



1418-818-6 0-118-8-8-8-8-8-8-8-8-

 $\begin{array}{c} 1.0 \\ 1.0 \\ 1.1 \\$

t

1

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963 A

AD-A191 912

UNCLASS

SECURITY CLASSIFILATION OF THIS PAGE

REPORT DOCUMENTATION PAGE								
14. REPORT SECURITY CLASSIFICATION				16. RESTRICTIVE MARKINGS				
UNCLASSIFIED								
28. SECURITY CLASSIFICATION AUTHORITY				3 DISTRIBUTION/AVAILABILITY OF REPORT				
				Annual for outling along at the time to a little t				
2b. DECLASSIFICATION/DOWINGRADING SCHEDULE				Approved for public release, distribution is unimited.				
4 PERFORMING DRGANIZATION REPORT AN IMPEGICS				5. MONITORING ORGANIZATION REPORT NUMBER(S)				
NOSC								
Sa NAME OF PERFORMING ORGANIZATION			60. OFFICE SYMBOL	78 NAME OF MONITORING ORGANIZATION				
			(if applicable)					
Naval Ocean Systems Center			NOSC	Naval Ocean Systems Center				
6c ADDRESS (City, State and ZIP Code)				7b. ADDRESS /City, State and ZIP Code)				
San Diego G	A 92152-500	a		San Diezo CA 02152 5000				
Ba NAME OF SUMME			BL OFFICE SYMBOL	San Diego, GA 92132-3000				
BE NAME OF FUNDING SPONSORING ORGANIZATION			(if applicable)	S FROODERERT INSTRUMERT IDENTIFICATION NUMBER				
Projecta Agency			DARPA					
BC. ADDRESS (CAY, S	- State and ZIP Code)			10. SOURCE OF FUNDING N	UMBERS	<u></u>		
				PROGRAM ELEMENT NO	PROJECT NO	TASK NO	AGENCY	
1400 Wilson Blvd Arlington, VA 22209							ACCESSION NO	
				63220C	SX47	DARPA	DN305 133	
11 TITLE (include Security Classification)								
High-Speed Systolic Array Testbed								
J.P. Loughlin	UM(S) L							
13a TYPE OF BERNA		12h Tible COVER	50	14 DATE OF REPORT	Marth Davi			
Presentation/Speech 130 TIME COVEMED Nov 1986 N			1986 Nov 1986	October 1987				
16 SUPPLEMENTARY NOTATION								
MAD O I DOO								
17 COSATI CODES 18 SUBJECT TERMS (Continu				on reverse if necessary and ide	ntify by block number)	~		
FIELD	GROUP	SUB-GROUP	systolic processing	element				
		\ <i>x</i>	numerical stability VLSI			£		
19 ABSTRACT (Com	Ave on reverse d-nee	X					·	
for signal pro	cessing appl	nationale. Naval	Ucean Systems Cente	er has investigated	the potential	of the systolic	architecture	
of nearest ne	highbor data	communciation	and repeated process	ing node structure	m 19/5. This e promises a	i nigniy parailel favorable marri	architecture age of VLSI	
wafer scale integration and matrix based signal processing algorithms. The successful merging of the technology with the								
mathematical concepts of eigenvector decomposition, single value decomposition, or orthogonal factorization necessitates a								
processing element must be addressed. For instance, should bit-serial or bit parallel computation by utilized. Described								
dynamic range of the candidate applications or numerical stability of the algorithms used require computations in fixed								
point and integer format or the architecturally more complex and slower floating point format. The relationship of								
input/output data flow rate and management and the internal computational speed must be studied in assessing the complexity of the processing element.								
χ								
		,						
		1						
20 DISTRIBUTION	ALABILITY OF ARS	TRACT		21 ABSTRACT SECURITY	CLASSIFICATION			
	ED/UNLIMITED	X SAME AS RPT	DTIC USERS	UNCLASSIFIEI	D			
22 NAME OF RESP	ONSIBLE INDIVIDUA			220 TELEPHONE Include	Area Codei	220 OFFICE SYMBOL		
				[(01A)332-3AA1		Code 741		
DD FORM 1473, 84 JAN B3 APR EDITION MAY BE USED UNTIL EXHAUSTED UNCLASSIFIED								
			ALL OTHER ED	DITIONS ARE OBSOLETE		SECURITY CLASSI	FICATION OF THIS PAGE	

DTIC FILE COPY

DISCLAIMER NOTICE

THIS DOCUMENT IS BEST QUALITY PRACTICABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

1 steller	Accession For			
DTIC COPY INSPECTED	NTIS GRALI DTIC TAB Unannounced Justification			
HIGH-SPEED SYSTOLIC ARRAY TESTBED				
	By			
J.P. LOUGHLIN	Distribution/ Availability Codes			
Signal Processing Branch				
NAVAL OCEAN SYSTEMS CENTER San Diego, California 92152	Dist Special			
alution	A-1 23			

Design History And Rationale

Ocean Systems Center hae Naval investigated the potential of the systolic architecture for signal processing applications since the concept was introduced by H.T. Kung in 1978. This WAS highly parallel architecture of nearest neighbor data communication and repeated processing node structure promises a favorable marriage of VLSI wafer scale integration and matrix based signal processing algorithms. The successful merging of the technology with the mathmatical concepts of migenvector eigenvector decomposition, single value decomposition, or orthogonal factorization necessitates a study of a large number of ural issues. Functional factors careful architectural issues. Functional factors associated with the design of a systolic processing element must be addressed. For instance, should bit-serial or parallel computation be utilized. should bit-serial or bit Does the dynamic range of the candidate applications or numerical stability of the algorithms used require computations in fixed point and integer format or the architecturally more complex and slower floating point format. The relationship of input/output data flow rate and management and the internal computational speed must be studied in assessing the complexity of the processing element.

Design factors bearing on the type of also systolic architecture used are derived from the need to fully utilize each processing elements in the afray. The number of elements, the interconnection scheme, the amount of local or global program intelligence must the be established with consideration of algorithm(s) to be mapped onto the architecture.

Initial work performed at NOSC² resulted in an 8 X 8 systolic array testbed and development software to aid in the subsequent algorithm mapping efforts. The array was built from off-the-shelf microprocessor based processor componentry. The machitecture was very flexible and programmable and served as a good platform to address the design issues described earlier. The limited data input/output throughput structure and moderate clock speed of this testbed limited its usefulness for real-time signal processing applications.

NOSC is presently investigating the application of systolic architectures to Using the adaptive beamforming. derived from the original background testbed investigations and the performance requirements associated with a chosen beamforming algorithm, a second generation systolic array processor has been designed built. A description of rithm, a special version of the and the algorithm, modified Gram-Schmidt orthogonalizer, and intended real-time adaptive its bearsforming application is beyond the scope of this paper. The architectural requirments imposed on the systolic array by the anticipated algorithm to be mapped, however, will be described here.

Z.L.L.

1.25523. July 1

Testbed Architectural Features

The systolic array testbed system , figure 1, is composed of 16 Arithmetic Processing Modules (APM), 4 Input/Output Modules



Figure 1 Systolic Testbed System

(ION). a System Control Hodule (SCH), and the system host control computer (an IBM-AT for this initial configuration). The 16 APM's are systolically connected via orthogonal 40-bit bi-directional parallel data buses to adjacent APH's or to an IOM on each of the boundaries of the 4 X 4 square array. Data communication to hardware external to the array occur via the 4 external ports (top, bottom, right, and left). An additional 40-bit bus, called the data circus, is included in the processor architecture allowing the data movement around the periphery of systolic array struc the structure. Communication between the elements of the systolic array processing elements and the system control module is handled by a global bus called the Array Control Bus (ACB). The host computer communicates control, diagnostics and data to the APH's and ION's via the SCM.

All A Face

Arithmetic Processor Hodule Functional Features

Each APM is composed of 330 off-theshelf integrated circuits and has been constructed on a 16" X 18" wire wrap circuit panel. Figure 2 identifies the major functional components of each APM and hints to the highly parallel architecture contained within each module.



Figure 2 APM Functional Diagram

The computational power of the APM resides in the ALU which is composed of a pair of 8 MHz Weitek floating point processor chips, the 1033 muliplier and the 1032 ALU. The module architecture allows both of these chips to perform simultaneous computations on separate sets of operands while communication to neighboring processing modules may also occur. This degree of parallelism is achieved by the use of 4 Weitek register file chips (1066), which is a five ported 32 location 32-bit wide scratch pad memory. Because a total of 128 (4 X 32) locations for operand storage was deemed inadequate to support most signal processing algorithms, an additional 4K locations of single ported memory is included in this scratch pad function.

The 1/0 structure of the APH has been made highly parallel and reconfigurable to allow the greatest latitude for algorithm data movement. Each register file chip can be dedicated to data movement associated with each adjacent module. This allows the simultaneous movement of up to four different data packets during a single transfer interval. The data transfer occur at the same rate as the internal computational rate, namely, nanoseconds/transfer. The data i 125 flow network is capable of supporting a number of topological configurations. . characteristic of many signal processing algorithms is the need for some sort of global or broadcast data movement. Each APM can support broadcast in geveral different configurations. By moving data through the data flow network in a transparent mode, row, column and diagonal broadcasting is supported during a single clock cycle.

The on-board control of all the functional elements of the APM described so far originates from a microsequencer/instruction RAM. To accommodate the highly parallel nature of the APM, the instruction word contained in the RAM is 176 bits wide. The micro-sequencer accepts pointing vectors to the starting address of desired program segments via the control bus. The program flow can be modified by testing the 1/0 handshaking, the contents of the data tag byte, auxillary mode registers, or data related arithmetic operations.

The final functional block in the APM is the diagnostics interface which allows the system host computer to load or interrogate APM memory registers and This interface is internal buses. used for such functions as down-loading instruction and data and has the additional feature of supporting initial debugging efforts and operational confidence testing/fault isolation.

Input/Output Hodule Eunctional Features

Each 10M is composed of 190 integrated circuits and has been constructed on a 9" X 16" wire wrap circuit panel. Figure 3 identifies the major functional components of each of 4 10M's in the system. To minimize the complexity of programming and the hardware debug cycle, the microcode sequencer and

N. Pepe



Figure 3 IOM Functional Diagram

diagnostics interface are identical in The function to those used in the APM. 10M contains no data computational circuitry but is expressly designed to efficiently move data. The data flow network connects the data present at the boundary of the systolic erray to the internal 4K buffer memory. The IOM internal 4K buffer memory. rates handshaking and transfer are identical to the APM's th which it is connected. Each of the boundary IOM's has 2 non-systolic ports included which serve important interface funtions in the application of the array hardware. The external port comes complete with . separate set of handshaking signals which allow the intelligent communication of with external hardware without data interferring with the systolic movement of data within the array itself. The data bus (data circus) allows the IOM processors to act as a distributed interface system. The registration of TOM data input and output to the array hardware with the external system hardware can be programmed into the IOM program.

System Control Module Functional Features

The SCH is composed of 140 integrated circuits and is similar in construction to the IOM's. Figure 4 identifies its functional components and its relationship to the other system components. The main function of the SCM is to convert an extension of the host computer bus (16-bits) to a format used in the ACB (65-bits). The host computer can address each The host computer can address each of the diagnostic and control registers contained in each or groups of APM's and/or IOM's. System status including arithmetic error global busy/ready, detection, or system instruction parity memory fault can be monitored by the host computer via the SCM. The incremental algorithm commands (the selection of the



Figure 4 SCM Functional Diagram

desired microcode program modules) can be directed at the hardware modules of the array. The system clock originates on the SCM board and a separate copy of the clock is sent to each system module. This clock is programmable in speed, and can be incrementally controlled and used during hardware debugging and algorithm mapping. The SCM incorporates the circuitry needed to allow data movement between the host computer and any one of the 4 external ports. This feature is included to aid in the initial mapping of the algorithm in the absence of the balance of the external system hardware.

Hardware Implementation Features

The system hardware, with the expection of the host computer, is housed in a 24" wide, 30" deep and 56" high equipment rack. A custom cardcage complete with fans was contructed which allows the mounting of the 16 APM cards in the front side of the backplane circuit card and the 10H's and SCH in the back. Due to the number of wide parallel buses and high clock speed of the array, all the systolic connectivity is contained in one 19" X 24" 10-layer circuit card. A special power distribution grid constructed from copper bar stock was attached to the backplane to accommodate the current load of the present system configuration (6500 ICs) and future enhancements up to 400 amps.

A secondary multibus oardcage has been included in the equipment cabinet to accommodate data acquisition system components and possible future use of a single board computer to replace the present IBM-AT host. • • •

Car and down down days in

1

.

Fie pe

The suthor wishes to thank Jerry Symanski at NOSC for his many suggestions and guidance in the design of the array architecture. Additional thanks is extended to Manfred Heigl, the principal hardware design engineer and an Australian participating in the exchange scientist program with the Navy laboratory command.

References

1 Kung, H.T., "Why Systolic Architectures?", Computer Magazine, IEEE Computer Society, January 1982, pp 37 - 45.

2. Symanski, J.J., "Implementation of matrix operations on the two-dimensional systolic array testbed" Proceedings of the SPIE international Technical Symposium, San Diego, Ca, 21-26 August 1983



