



















MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

OTIC FILE COPY



AD-A181 133

AD AD-E401 685

JIC

JUN 0 2 1987

TECHNICAL REPORT ARIMD-TR-87001

AUTOMATED SEMICONDUCTOR MODELING

JOHN P. TOBAK





APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

87 5 27 1 V7

REPORT DOCUMENTATIO	N PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO	D. 3. RECIPIENT'S CATALOG NUMBER
TECHNICAL REPORT ARIMD-TR-87001	AD-AIS	1133
4. TITLE (and Subtitie)		5. TYPE OF REPORT & PERIOD COVER
AUTOMATED SEMICONDUCTOR MODELIN	C	•
	•	- PERFORMING ORG. REPORT NUMBER
7. AUTHOR()		8. CONTRACT OR GRANT NUMBER(+)
John P. Tobak		
. PERFORMING ORGANIZATION NAME AND ADDR	ESS	10. PROGRAM ELEMENT. PROJECT, TAS
ARDEC, IMD		AREA & WORK UNIT NUMBERS
Technical Systems Div (SMCAR-MS	E)	
Picatinny Arsenal, NJ 07806-50	00	
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
ARDEC, IMD STINEO DA: (SMCAP MGI)		May 1987
Picatinny Argenal NI 07806-50	00	13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(11 dt	erent from Controlling Office)	15. SECURITY CLASS. (of this report)
		UNCLASSIFIED
		154. DECLASSIFICATION/DOWNGRADING
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract ent	stribution unlimit word in Block 20, 11 different f	rom Report)
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the abstract onto	stribution unlimit wed in Block 20, 11 different f	rom Report)
 DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the abotract anto 18. SUPPLEMENTARY NOTES 	stribution unlimit mod in Block 20, if different f	ron Report)
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the abotract ento 19. SUPPLEMENTARY NOTES	stribution unlimit ared in Block 20, 11 different f	red.
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract and 18. SUPPLEMENTARY NOTES	stribution unlimit	rom Report)
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract and 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse side if necessar ->Automated testing 2 -> Dio	stribution unlimit mod in Block 20, if different f y and identify by block numbe de modeling	rom Report)
 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the abstract entone) 19. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on revorce elds if necessaries >Automated testing 2000 2000 2000 2000 2000 2000 2000 20	stribution unlimit word in Block 20, 11 different f y and identify by block numbe de modeling iconductor analysi	schedule rem Report)
 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the abstract ant) 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse side if necessary ->Automated testing : -> Dio Semiconductor modeling; Sem Computer control : Semiconductor Semicon	stribution unlimit red in Block 20, 11 different f de modeling iconductor analysi iconductor paramet	schebule
 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract entries) 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse elds if necessaries and the sting in the public of the second se	stribution unlimit red in Block 20, 11 different f y and identify by block numbe de modeling iconductor analysi iconductor paramet	schedule rom Report) rom Report) is ' :ers 4
 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract entries) 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse side if necessaries >Automated testing >> Dio Semiconductor modeling Sem Computer control Sem Transistor modeling 	stribution unlimit red in Block 20, 11 different f y and identify by block number de modeling iconductor analysi iconductor paramet	schedule ren Report) (s ' ers 4
 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the abstract anto) 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse side if necessary >Automated testing >> Dio Semiconductor modeling Sem Computer control Sem Transistor modeling	stribution unlimit red in Block 20, 11 different f de modeling iconductor analysi iconductor paramet	schedule real. real Report) is ' ers 4 P) ion of diade and transistor
 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract onto) 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse eide if necessary >Automated testing Dio Semiconductor modeling Sem Computer control Sem Computer control Sem Transistor modeling A procedure is presented for the models used by the circuit and A Hewlett Packard 9816S microco unalyzer are used to control the second control the second	stribution unlimit red in Block 20, 11 different f de modeling iconductor analysi iconductor paramet automatic creati systems analysis c mputer and 4145B s e process.	<pre>schebule red. red. rem Report) is ' is ' ers 4 p) lon of diode and transistor computer program SUPER*SCEPT) semiconductor parameter</pre>
 16. DISTRIBUTION STATEMENT (of the Report) Approved for public release; di 17. DISTRIBUTION STATEMENT (of the obstract entries) 18. SUPPLEMENTARY NOTES 19. KEY WORDS Continue on reverse elds if necessare >Automated testing > Dio Semiconductor modeling Sem Computer control Sem Transistor modeling 24. AMSTRACT (Continue on reverse elds N researce A procedure is presented for th models used by the circuit and A Hewlett Packard 9816S microco unalyzer are used to control th 	stribution unlimit red in Block 20, 11 different f de modeling iconductor analysi iconductor paramet automatic creati systems analysis c mputer and 4145B s e process.	schebule ed. rem Report) (s' ers 4 v) lon of diode and transistor computer program SUPER*SCEPT semiconductor parameter

ر من

CONTENTS

Introduction	L
Diode Model	2
Diode Equation Constant and Reverse Saturation Current	2
Bulk Resistance	2
Leakage Resistance	3
Diffusion Capacitance Constant	3
Transition Capacitance Equation Constants	3
Diode Model for the 1N457	4
Transistor Model	4
Junction Constants and Saturation Currents	6
Forward and Inverse Current Gains	7
Emitter and Collector Transition Capacitances	7
Base and Collector Bulk Resistance	7
Junction Leakage Resistances	7
Time Constant of the Emitter Diffusion Capacitance Equation	7
Time Constant of the Collector Diffusion	10
A Transistor Model for the 2N2222	11
Conclusions	12
References	29
Appendixes	

- A HP16058A Test Fixture Layouts and Equipment List 31
- B Least-Squares Curve Fitting

Distribution List

sion For)
GRARI TAB Sounced fication	
ibution/	
Intiity	Codes
A 1 and	:/or
Special	L
	ibution/ Intiity A 1 and Sportal



37

43

FIGURES

l	SCEPTRE diode model	15
2	Forward diode characteristic test circuit	15
3	Forward diode characteristic of a 1N457	16
4	Curve fit of the forward characteristic of a 1N457	17
5	Reverse diode characteristic test circuit	18
6	Diffusion capacitance test circuit	18
7	Diode (1N457) reverse recovery waveform from the test setup of the diffusion capacitance test circuit	19
8	Transition capacitance test circuit	19
9	Transition capacitance of diode 1N457 as a function of reverse junction voltage	20
10	Simulated diode current of the diffusion capacitance test circuit	21
11	SCEPTRE NPN transistor model	22
12	Base-to-emitter forward characteristic test circuit	23
13	Base-to-collector forward characteristic test circuit	23
14	Base-to-emitter transition capacitance test circuit	24
15	Base-to-collector transition capacitance test circuit	24
16	Base-to-emitter reverse characteristic test setup	25
17	Base-to-collector reverse characteristic test setup	25
19	Rise time test circuit	26
19	Oscilloscope output of rise time test circuit	26
20	Simulated collector voltage of the rise time test circuit	27

i i

INTRODUCTION

The circuit and systems analysis program SUPER*SCEPTRE is a powerful and highly interdisciplinary simulation language. Among its various attributes is its ability to utilize user defined models as circuit or system elements. This report describes a procedure for automating the creation of diode and bipolar transistor (NPN) models used by SUPER*SCEPTRE. While the final models generated appear in SUPER*SCEPTRE format, they can be easily adapted to the format of any nonlinear circuit simulation program. The modeling procedure mentioned begins with the acquisition of semiconductor data by means of an automated test setup. The setup is controlled by a Hewlett Packard 9816S microcomputer in concert with an H.P. 4145B semiconductor parameter analyzer. The data is then transformed by the 9816S into a SUPER*SCEPTRE model. A discussion of the parameters used to describe each model will first be presented followed by a description of the test configurations used to collect parameter data.

DIODE MODEL

The diode model for which the following parameters will be developed is taken from reference 1 and appears in figure 1. Diode model parameter definitions are:

CD = The sum of the diode transition and diffusion capacitances where:

Transition capacitance =
$$\frac{CO}{(PHI-V_{CD})^N} = CJ$$

and

Diffusion capacitance = $KD (JD + I_c)$

JD = Current generator representing the diode junction current. This generator is a function of the voltage V_{CD} .

 $JD = I_S [EXP(Theta V_{CD}) - 1]$

I_c = Diode reverse saturation current

Theta = Constant of the diode equation

RB = Diode bulk resistance

Co = Constant of the transition capacitance equation

PHI = Junction contact potential

N = Junction grading constant

KD = Diffusion capacitance constant =
$$\frac{1643}{(6.28 \text{ F})}$$

F = Frequency parameter

V_{CD} = Voltage across capacitor CD, which is equal to the diode junction voltage

Diode Equation Constant and Reverse Saturation Current

The diode equation constant Theta is defined as

Theta =
$$\frac{q}{(k T)}$$
 (1)

where q is the charge of an electron, k is Botzman's constant, and T is the diode's junction temperature in Kelvins. Theta is obtained from the diode junction's measured forward biased characteristic and the assumption that the characteristic can be closely approximated by

$$JD = I_{S} EXP (Theta V_{CD})$$
(2)

where I_S represents the diode's saturation current and V_{CD} its forward junction

voltage. Diode D's forward characteristic is measured by using figure 2. The forward junction current and the foward junction voltage are recorded by means of source/monitor units SMU3 and SMU1, respectively, for automatically varied current values of SMU1. Source/monitor units are an integral part of the HP4145B and act as either voltage sources and current monitors or current sources and voltage monitors. In this test, SMU1 consists of a current source in parallel with a voltage monitor, while SMU3 acts as a zero voltage source in series with a current monitor. Physical connections between the diode under test and the HP4145B take place by means of an HP16058A test fixture. The fixture and its connections for the diode case are depicted in appendix A. The typical range of measurements taken are shown in figure 3.

Once obtained, measured data is submitted by means of an HPIB (IEEE-488) Interface to a computer program on the Hewlett Packard 9816s microcomputer. The program fits a curve of the form of equation 2 to the data yielding values for Theta and I_S . The curve fitting method used is described in appendix B. A comparison plot between typical measured data and its resulting fitted curve is shown in figure 4.

Bulk Resistance

Bulk resistance (RB) is obtained from the horizontal difference between the curves of figure 4 for high values of junction current. The migration of measured data to the right of the fitted diode equation is due to the forward voltage drop across RB and can be computed from figure 4 as,

$$RB = \frac{\sqrt{dif}}{I}$$
(3)

The data used to fit the curve does not include the last few points of measure data. This is done to separate the effects of Rb from the proper determination of parameters Theta and I_S as well as legitimizing the calculation of RB by means of equation 3.

Leakage Mesistance

Leakage resistance (RS) is obtained from the inverse slope of a curve fit (app B) of the diode's reverse leakage current versus its reverse bias voltage. The following is the assumed form to which the data is fitted:

$$I = \frac{V}{RS}$$
(4)

The circuit used to obtain the reverse bias data is demonstrated in figure 5. Voltage V is measured across SMUI while current I is measured by SMU3. Except for the direction of the current generated by SMU1, figure 5 is identical to figure 2. The H.P. 9816S regulates the measurement taking procedure by applying typical currents on the order of a nanoampere and voltages as high as 40 volts.

Diffusion Capacitance Constant

Constant KD is obtained from storage time measurements collected using the circuit of figure 6. A periodic positive and negative pulse is applied to the diode's junction. Forward and reverse values of junction current (I_F and I_R , respectively) are recorded along with the time (t_g) needed for the junction to discharge and begin to recover to its steady state reverse saturation current (I_S). The current seen through the scope monitored 100-ohm resistor is demonstrated in figure 7. A value for KD is obtained using the following equation (refs 1 and 2):

$$KD = Theta \left(\frac{I_{s}}{I_{p}}\right)$$
(5)
$$ln[1 + (\frac{I_{F}}{I_{p}})]$$

Transition Capacitance Equation Constants

Transition capacitance equation constants Co, PHI, and N are obtained from a curve fit of transition capacitance (CJ) measured as a function of reverse junction voltage. The H.P. 9816S driven circuit used to obtain the desired data is shown in figure 8. The bias voltage depicted is supplied by the 4145B as directed by the 9816S. Voltage and capacitance values as well as measurement taking instructions are transfered to and from the 9816S microcomputer by means of the HP-IB(IEEE-488) bus. The curve fitting procedure discussed in appendix B assumes the form of the transition capacitance to be

$$CJ = \frac{CO}{(PHI-V_{CD})^{N}}$$
(6)

where V_{CD} represents the diode's junction voltage. A comparison plot between typical values of measured capacitance and a curve fit of the measured data is shown in figure 9.

Diode Model for the 1N457

The procedures described in the previous sections were implemented in the development of the following model and circuit simulation:

MODEL DESCRIPTION MODEL 1N457(1-3) ELEMENTS $CD_1 - 2 = X1(2.3E - 11/ABS(.8 - VCD) * .874 + 1.96E - 5*(JD + 1.58E - 10))$ RB.2-3=3.45 RS,1-2=7.7E10 JD,1-2=DIODE Q(1.58E-10,22.72) CIRCUIT DESCRIPTION ELEMENTS R1, 2-3=100R2.5 - 3 = 47E1,1-2=TABLE1 E2.1-5=3D1,3-6=MODEL 1N457 RV.6-1=100 OUTPUTS E1,VRV,IRV CDD1,VCDD1 FUNCTIONS **TABLE1** 0,4,1E-6,4,1E-6,-7,5E-6,-7 RUN CONTROLS INTEGRATION ROUTINE=IMPLICIT RUN INITIAL CONDITIONS MAX INTEGRATION PASSES = 1E30 MINIMUM STEP SIZE = 1E-30COMPUTER TIME LIMIT = 1STOP TIME = 5E-6END *EOR 8 DBEND

The resulting output appears in figure 10. The results closely match the measured data depicted by figure 7. The only discrepency is the time needed for the diode current to go to zero after its junction becomes reverse biased. The difference occurs because the model does not include capacitances which exist throughout other parts of the circuit.

TRANSISTOR MODEL

The SCEPTRE transistor model (NPN) to be used is based on the Ebers-Moll model (ref 1) and appears in figure 11. The model parameters are defined as:

 $\mathbf{\hat{c}}$

$$CE = \frac{CO_E}{(PHI_E - V_{CE})^{N_E}} + Theta_E T_E(JE + IE_S)$$

Emitter transition Emitter diffusion capacitance
$$CE = \frac{CO_C}{(PHI_C - V_{CC})^{N_C}} + Theta_C TS(JC + IC_S)$$

Collector transition Collector diffusion capacitance
$$CO_E = Constant of the emitter transition capacitance equation$$

$$CO_C = Constant of the collector transition capacitance equation$$

$$PHI_E = Emitter base junction contact potential$$

$$PHI_C = Collector base junction contact potential$$

$$JE = IE_S[EXP(Thets_E V_{CE}) - 1]$$

$$JC = Current generator representing the collector base junction$$

 $JC = IC_{S}[EXP(Theta_{C} V_{CC}) - 1]$

 $N_{\rm E}$ = Emitter junction grading constant

 N_{C} = Collector junction grading constant

JN = Currect generator dependent on the emitter base junction current JN = α_N JE

JI = Current generator dependent on the collector base junction current

 $JI = \alpha_T JC$

 $IE_S = Emitter-base saturation current measured in the active region$ $<math>IC_S = Collector-base saturation current measured in the active region$ Theta_E = Constant of the emitter base junction equationTheta_C = Constant of the collector base junction equationTE = Time constant of the emitter diffusion capacitance equation

$$TE = \frac{1}{6.28 F_N}$$

TS = Time constant of the collector diffusion capacitance equation

$$rs = \frac{1}{6.28 F_{I}}$$

 F_N = The average f_t normal

 F_{f} = The average f_{r} inverse

TCI = Charge control parameter related to storage time

 $\alpha_{\rm N}$ = Forward current gain = $\frac{I_{\rm C}}{I_{\rm E}}$

 $\alpha_{\rm N}$ is entered as a function of JE in the SCEPTRE model.

 α_{I} = Inverse current gain = $\frac{I_{E}}{I_{C}}$

 $\boldsymbol{\alpha}_{_{T}}$ is entered as a function of JC in the SCEPTRE model.

RB = Base bulk resistance

RC = Collector bulk resistance

Rl = Emitter-base junction leakage resistance

R2 = Collector-base junction leakage resistance

Junction Constants and Saturation Currents

Constants Theta_E and Theta_C represent values for the base-to-emitter and base-to-collector junction constants, respectively. Similarly, parameters IE_S and IC_S represent base-to-emitter and base-to-collector saturation currents. These values are determined in the same way as in the diode case. The test setup used to obtain the forward chacteristic of the base-to-emitter junction is shown in figure 12, while the circuit used to obtain the characteristic of the base-to-collector junction is depicted in figure 13. An active region collector-to-emitter voltage on the order of that seen by the transistor during application should be applied by SMU2 during this test. In this test, SMU2 acts as a voltage source in series with a current monitor. Physical connections between the transistor under test and the HP4145B take place by means of an HP16058A test fixture. The fixture and its connections for the transistor case are depicted in appendix A.

Forward and Inverse Current Gains

Forward current gain (a) and inverse current tain (a) are defined by reference 1 as follows:

$$\alpha_{\rm N} = \frac{I_{\rm C}}{I_{\rm E}}$$
 and $\alpha_{\rm I} = \frac{I_{\rm E}}{I_{\rm C}}$ (7 and 8)

 α_N is obtained from the data measured by the circuit of figure 12 while determination of α_L is based on the results of the test setup of figure 13. α_L and α_L are determined for different values of I_W and I_Q , respectively,

 α_N and α_I are determined for different values of I_E and I_C , respectively, allowing them to be described within the model in a tabular way as functions of current.

Emitter and Collector Transition Capacitances

As with the junction constants and saturation currents previously discussed, the emitter and collector transition capacitance parameters (N_E , Co_E , PHI_E , N_C , Co_C , PHI_C) are also determined as in the diode case. The test circuits for each junction appear in figures 14 and 15.

Base and Collector Bulk Resistance

Bulk resistance (RB) is obtained from the base-to-emitter forward characteristic. Its determination is the same as in the diode case. Collector bulk resistance will be assumed to be typically on the order of 1 ohm. A more precise value for RC can be obtained by methods described in reference 1.

Junction Leakage Resistances

C. CODE CALLER CALLER

The base-to-emitter leakage resistance (R1) and collector-to-base leakage resistance (R2) are obtained from the junction reverse bias characteristics. The procedure is the same as in the diode case. The test setups used are described in figures 16 and 17. In these cases, SMU1 acts as a current source and voltage meter while SMU3 supplies a voltage of zero and measures the junction's current.

Time Constant of the Emitter Diffusion Capacitance Equation

Parameter TE is the emitter diffusion time constant and is introduced in an attempt to describe, in terms of a time constant, the capactive effect which is observed in the transistor's emitter junction as a function of forward base-to-emitter voltage. The development of such a relationship begins by expressing junction voltage in terms of parameter TE. This is done by equating the exponetial product of Theta_E and VC_E of the equation for current generator JE to the familiar exponential term of time divided by some time constant. In this case, the time constant will be called TE and will produce the following expression for junction voltage:

$$VC_E = \frac{t}{Theta_E TE}$$

(9)

An expression for the emitter diffusion capacitance (CE_D) as a function of TE can now be developed. Since capacitance is defined as

$$C = \frac{I}{\frac{dV}{dt}}$$
(10)

the derivative of equation 9 with respect to time can be subsituted into equation 10 yielding the following expression for capacitance CE_{D} :

$$CE_{D} = \frac{\frac{1}{CE_{D}}}{\frac{1}{Theta_{E} TE}} = Theta_{E} TE (JE + IE_{S})$$
(11)

The above expression describes the relationship between capacitance CE_D and parameter TE. Values for CE_D can now be determined once parameter TE is defined. With this in mind, an expression for TE is next developed from the charge voltage relationship across capacitor CE_D . Starting with the charge voltage relationship across a capacitor

$$Q_{\rm E} = CE_{\rm D} V_{\rm CE_{\rm D}} \tag{12}$$

where ${\tt Q}_{\tt F}$ is the charge on the junction diffusion capacitance ${\tt CE}_{\tt D}$ with voltage

 v_{CE_D} across it. Since a determination of TE would be most desirable in terms of emitter current, it is necessary to rewrite equation 12 as follows:

$$Q_{E} = CE_{D} I_{E} RE$$
 (13)

where I_E is the emitter current of the transistor and RE is the equivalent emitter junction resistance seen by current generator JE and dimensionally equal to $1/\text{Theta}_E(\text{JE} + \text{IE}_S)$. Differentiating both sides of equation 13 with respect to I_E yields

$$\frac{dO_E}{dI_E} = CE_D RE = \frac{CE_D}{Theta_E (JE + IE_S)} = TE$$
(14)

The term $\frac{dQ_E}{dI_E}$ has the units of a time constant and can be seen from equation 11 to

be equal to the emitter diffusion time constant TE. Through the use of this definition and the equation of charge continuity (eq 15), an expression for TE can be developed in terms of emitter current and time

$$I_{B} = \frac{dQ_{E}}{dt} + \frac{Q_{B}}{\lambda_{B}}$$
(15)

The above equation states that the base current of the transistor is made up of the recombination of excess carriers every λ_B seconds and the time varying change in excess carrier distribution. By separating variables and then inverting each side of the equation,

$$\frac{1}{I_B - \frac{Q_B}{\lambda_B}} = \frac{dt}{dQ_E}$$
(16)

By multiplying through by dI_E , substituting $\frac{dQ_E}{TE}$ for dI_E on the right side of the

equation, and then integrating, a solution for TE in terms of $I_{\rm E}$ can be obtained as follows:

$$\frac{73\%I_E}{27\%I_E} \begin{pmatrix} \frac{dI_E}{I_{B1} - \frac{Q_B}{\lambda_B}} & = \begin{pmatrix} \frac{dt}{dQ_E} & x & \frac{dQ_E}{TE} & = \begin{pmatrix} \frac{dt}{TE} & \frac{dt}{TE} & (17) \end{pmatrix} \\ 0 & 0 & 0 \end{pmatrix}$$

Limit t_r represents the time it takes for the emitter current to rise form 27% to 73% of its final value. I_B is assumed to go from zero to I_{B1} in a stepwise manner. Since $\frac{Q_B}{\lambda_B}$ represents the d.c. component of the base current, it can be subsituted by the d.c. emitter current divided by $\beta + 1$ as follows:

$$\binom{73\%I_{E}}{(\beta + 1)} \begin{pmatrix} \frac{dI_{E}}{(\beta + 1)I_{B1} - I_{E}} = \begin{pmatrix} tr \\ \frac{dt}{TE} \end{pmatrix}$$
(18)

 β is the average β for the 27% to 73% collector current transition experienced. Values of β for different values of collector current can be calculated from the α_N results obtained from equation 7 and the following expression for β .

$$\beta = \frac{\alpha_{\rm N}}{(1 - \alpha_{\rm N})} \tag{19}$$

Integrating, the following is obtained:

$$\frac{t_{r}}{TE} = -(\beta + 1) \ln[(\beta + 1) I_{B1} - I_{E}]$$

$$\begin{bmatrix} 73\% I_{E} \\ 27\% I_{E} \end{bmatrix}$$
(20)

By evaluating equation 20 over the limits indicated and then substituting $I_{F_{i}}$ for (β + 1) I_{B1} , the following expression for TE can be developed:

$$TE = \frac{t_r}{(\beta + 1) \ln \frac{0.73}{0.27}} \longrightarrow \frac{t_r}{\beta + 1}$$
(21)

Therefore, the value of TE for different saturation currents can be obtained by measuring the time necessary for the collector current or collector-to-emitter voltage of the transistor to go from 27% to 73% of its final value. Therefore, TE is expressed within the model in a tabular manner as a function of current generator JE and is obtained from the test setup of figure 18. An example of the oscilloscope trace generated by the test circuit of figure 18 is shown in figure 19.

Time Constant of the Collector Diffusion Capacitance Equation

The time constant (TS) of the collector diffusion capacitance equation is determined by observing the depletion of excess charge in the transistor's base region as it is brought out of saturation. By using the equation of charge continuity, reference 3 develops an expression for the transistor's storage time constant as a function of base current and collector saturation current. The expression is as follows:

$$\lambda_{S} = \frac{dQ_{BS}}{dI_{B}} = \frac{t_{S}}{(I_{B1} - I_{B2})}$$
(22)

In the above expression, I_{B1} represents the base current while the transistor is in saturation; I_{B2} , the base current used to bring the transistor out of saturation; and I_C , the collector saturation current. Parameter t_s is the storage time needed to deplete the base of excess charge carriers and begin to bring the transistor out of saturation. Values for I_{B1} , I_{B2} , and t_s can be obtained by using the circuit of figure 18. The method used to obtain a measurement for t_s is shown in figure 19. Parameter t_s is measured from the time when the transistor's base is at its minimum to the time its collector voltage reaches 10% of its final value. The 10% point of reference is used to make it easier to obtain a reading while introducing only a negligible amount of error into the measurement. The result of equation 22 and the inverse mode model components IC, CC, and JI of figure 10 are used to explain saturation region behaviour and develop time constant TS in terms of current generator JC. TS is defined as:

$$TS = \frac{dO}{dI} \frac{BS}{B} = \frac{\frac{t_s}{1 - \frac{t_s}{B}}}{\frac{1}{1 - \frac{t_s}{C}} - \frac{1}{B} \frac{BI}{B}} x \frac{\alpha I}{B}$$
(23)

Parameters β_N , β_1 , β_c , and α_1 are all functions of the operating point and are

obtained by a SCEPTRE simulation (ref 1). The simulation consists primarily of a constant capacitance steady state model of the transistor which uses all of the parameters obtained up to this point. The model is excited in a common emitter

circuit at different values of collector current. The results produce values from which parameter TS can be expressed in tabular form as a function of the model current generator JC.

A Transistor Model for the 2N2222

The procedures described in the previous sections were implemented in the development of a model for the 2N2222 transistor. Tabulated test results used in the determination of parameters TE and TS appear in tables 1 and 2, respectively. A listing of the model and the SCEPTRE input used to simulate the circuit of figure 18 follow:

```
MODEL DESCRIPTION
MODEL 2N2222(B-E-C)
ELEMENTS
CE_1 - E = Q1(4.5E - 11, .75, VCE_1, .78, 28, T3(JE), JE_2, 2E - 11)
CC_{1-2=01(2.9E-11,.75,VCC_{1.03,28.4,T4(1C),JC_{2.8E-11})
RB_{B-1}=47
RC, C-2=.5
R1,1-E=3.9E10
R2, 1-2=1.1E10
JE_{1-E=DIODE_{0}(2.2E-11,28)
JC,1-2=DIODE Q(2.8E-11,28.4)
JN_2 - 1 = TABLE1(JE) + JE
JI,E-1=TABLE2(JC)*JC
FUNCTIONS
Q1(A,B,C,D,E,F,G,H) = (A/ABS(B-C)**D+E*F*(G+H)
TABLE1=0,.9925,4.1E-4,.9925,1.1E-3,.9928,2.35E-3,.9926,1.04E-2,
.9926,1.15E-2,.9913,1.37E-2,.992,2E-2,.992
TABLE2=0,5.036E-2,2.019E-6,5.036E-2,2.67E-5,.1028,5.33E-5,.1386,
8.136E-5,.166,1.244E-4,.197,2.6E-4,.2615,3E-4,.2615
TABLE3=0,.5E-9,15E-3,.5E-9,20E-3,.42E-9,30E-3,.5E-9,40E-3,.8+3E-9,
1..833E-9
TABLE4=0,105.7E-9,5.34E-4,105.7E-9,1.117E-3,117E-9,2.44E-3,58.6F-9
1,58.6E-9
CIRCUIT DESCRIPTION
ELEMENTS
R1, 2-3=1E3
R2, 5-4=100
E1, 1-2=TABLE1
E2, 1-5=4
T1,3-1-4=MODEL 2N2222
J_{1,4-1=0}
OUTPUTS
VJ1,E1
FUNCTIONS
TABLEI
0,-1.6,1200E-9,-1.6,1280E-9,1.6,2480E-9,1.6,2520E-9,-1.6,2500E-9,-1.6
RUN CONTROLS
INTEGRATION ROUTINE=IMPLICIT
RUN INITIAL CONDITIONS
MAX INTEGRATION PASSES = 1E30
```

MINIMUM STEP SIZE = 1E-30 COMPUTER TIME LIMIT = 1 STOP TIME =4000E-9 END *EOR 8 DBEND

Its resulting output appears in figure 20. The results closely match the measured data depicted by figure 19.

CONCLUSIONS

The results obtained in this report confirm the modeling procedures used by Bowers and Sedore and demonstrate a method for successfully automating those procedures using the Hewlett Packard 9816S microcomputer and 4145B semiconductor parameter analyzer.

Table 1.	Transistor current rise	e time parameters	for the 2N2222
I _C (mA)	t _r (ns)	2	T _E (ns)
40	100	120	0.833
30	60	120	0.500
20	50	120	().42()
15	6 0	120	0.500

Table 2. Transistor storage time parameters for the 2N2222

<u>(17</u>			1 B2 (mA)	I (mA)	.1C (mA)	$\frac{t_s}{(ns)}$	ГУ (пs)
1.5	0.8	0.7	3	40	().53	20	105.7
2.0	0.8	1.2	-2.8	4()	1.17	40)	117.)
3.0	0.8	2.2	-3.8	44 I	2.44	3 0	58 . 6

 $B_{\rm N} = 124$ $B_{\rm T} = 0.354$

13

1.5

Self-Co



Figure 1. SCEPTRE diode model



Figure 1. Forward daode characteristic test circuit



Figure 3. Forward diode characteristic of a 1N457

1n

nen her en sen en s





Figure 5. Reverse diode characteristic test circuit



Figure 6. Diffusion capacitance test circuit



Figure 7. Diode (1N457) reverse recovery waveform from the test setup of the diffusion capacitance test circuit



Figure 8. Transition capacitance test circuit

and the second of the second second







ഷം

Ľ

stations.

5.6



Figure 11. SCEPTRE NPN transistor model







Figure 13. Base-to-collector forward characteristic test current



Figure 14. Base-to-emitter transition capacitance test circuit



Figure 15. Base-to-collector transition capacitance test circuit

.





Service Service







Figure 18. Rise time test circuit

Contraction of



Figure 19. Oscilloscope output of rise time test circuit



REFERENCES

- Bowers, James C. and Sedor, Stephen R., "SCEPTRE: A Computer Program for Circuit and Systems Analysis," Prentice-Hall, Inc., Englewood Clifts, New Jersev, 1971
- Streetman, Ben G., Solid State Electronic Devices, Prentice-Hall, Inc., Englewood Cliffs, New Versey, pp 170-176, 1980.
- 3. Phillips, Alvin B., Transistor Engineering, McGraw-Hill, New York, N.Y., pp. 341-346, 1962.
- Barnas, Robert E., <u>Cuvit II A Curve Fitting Program with Plotting Options</u>, Management Information Systems Directorate, <u>Ploatinny Arsenal</u>, Dover, N1.

الأعرب والمراجع والمراجع والمراجع والمراجع والمراجع والمحاج وال

and the second second second second second

APPENDIX A

HP16058A TEST FIXTURE LAYOUTS AND EQUIPMENT LIST

a a la calendaria de la c

and the

Physical connections between the devices under test and the HP4145B semiconductor parameter analyzer are discussed in this appendix. Connections are made through the use of an HP16058A test fixture. The wiring layouts used in the diode and transistor tests are demonstrated in figures A-1 and A-2. A general list of the equipment used in this report is shown in table A-1.

While acting as an interface between the HP4145B and the device under test (DUT), the test fixture also provides a means of easily modifying circuit connections with the use of a connection switch. The switch in figures A-1 and A-2 connects the center column nodes (COMM) to the nodes of either columns 1 or 2.

When performing diode related tests, the layout of figure A-1 is used. The connection switch is moved to position 1 when the diode's forward characteristic and leakage resistance are being determined. The switch is moved into position ? when transition capacitance tests are being performed, but the diode must be removed from the test fixture in this case and connected directly to the LCR meter.

Transistor tests are made using the layout of figure A-2. Once again, the connection switch is used to modify test procedures without disturbing the test fixture. The switch is placed in position 1 when performing the forward NORMAL mode characteristic test and in position 2 when determining the INVERSE mode characteristic. Transition capacitance tests are made using the layout of figure A-1 while remembering that the diode depicted represents the transistor junction under test. Junction leakage resistance tests use the layout of figure A-2 with modifications stipulated by base-to-emitter and base-to-collector reverse characteristic test setups described earlier in this report.

Table A-1. Equipment list

- 1. Hewlett Packard 9816S microcomputer.
- 2. Hewlett Packard 4145B semicoductor parameter analyzer.
- 3. Hewlett Packard 4262A LCR meter.
- 4. Lambda LE103 FM power supply.
- 5. Tektronix 5441 storage oscilloscope.
- 6. Tektronix FG504 function generator.



Figure A-1. Test fixture (H.P. 16058A) diode layout



Figure A-2. Test fixture (H.P. 16058A) transistor layout

APPENDIX B

LEAST-SQUARES CURVE FITTING

The curve fitting method used in this report is known as the least-squares method.* It is based upon the concept that the best line fitted to a set of data points is the one for which the sum of the squares of the deviations between the points and the line is a minimum.

The deviations are squared to eliminate the possible cancelling of positive and negative deviations at different points which could give a false impression of a good fit.

This report maps all of the expressions to be used for fitting purposes to the form of the straight line, Y = A + BX. The sum of the squares of the deviations may be expressed as

$$\sum (y_{c} - y_{o})^{2} = \sum (A + Bx_{o} - y_{o})^{2}$$
 (B-1)

where $y_c = A + Bx_o$ is the calculated ordinate for the value of $x = x_o$.

0

The values of the constants, A and B, for which this expression is a minimum may be determined by finding the partial differentiation of equation B-1 with respect to each constant and then setting it equal to zero.

For A:

$$\frac{\partial}{\partial A} = (A + Bx_o - y_o)^2 =$$

$$2 \sum_{i=1}^{n} (A + Bx_o - y_o) = 0$$

$$(A + Bx_o - y_o) = 0$$

For B:

$$\frac{\partial}{\partial B} \left[\left(\mathbf{A} + \mathbf{B} \mathbf{x}_{o} - \mathbf{y}_{o} \right)^{2} = 0 \right]$$

$$2 \left[\left(\mathbf{A} \mathbf{x}_{o} + \mathbf{B} \mathbf{x}_{o}^{2} - \mathbf{x}_{o} \mathbf{y}_{o} \right) = 0 \right]$$

$$\left[\left(\mathbf{A} \mathbf{x}_{o} + \mathbf{B} \mathbf{x}_{o}^{2} - \mathbf{x}_{o} \mathbf{y}_{o} \right) = 0 \right]$$

These two equations can be solved simultaneously for unique values of the quantities A and B since values of x_0 and y_0 are available from the original data. The two equations may be written in the form:

^{*} Barnas, Robert E., Cuvit II - A Curve Fitting Program with Plotting Options, Management Information Systems Directorate, Picatinny Arsenal, Dover, NJ.

$$\sum y_{o} = \sum A + \sum Bx_{o}$$
$$\sum x_{o}y_{o} = Ax_{o} + \sum Bx_{o}^{2}$$

Factoring A and B from the terms gives

$$y_0 = NA + B \sum x_0$$

 $y_0 x_0 = A \sum x_0 + B \sum x_0^2$

where N = number of data points and finally

$$A = \frac{\sum_{v_{o}} x_{o}y_{o} - \sum_{v_{o}} y_{o} - \sum_{v_{o}} x_{o}^{2}}{(\sum_{v_{o}} x_{o})^{2} - N \sum_{v_{o}} x_{o}^{2}}$$
$$B = \frac{y_{o} - \sum_{v_{o}} x_{o} - N - \sum_{v_{o}} x_{o}^{2}}{(\sum_{v_{o}} x_{o})^{2} - N - \sum_{v_{o}} x_{o}^{2}}$$

The manner in which assumed data forms were mapped into the straight line form is described in table B-1.

Equation no.	Original form	Desired form	Mapping
2	I=I _S Exp(Theta V _{CD)}	Y=A+BX	Y=ln(I)
			A=ln(I _S)
			B=Theta
			X=V
4	$I = \frac{V}{RS}$	Y=A+BX	Y=I
			A=0
			$B = \frac{1}{RS}$
			X=V
6	$CJ = \frac{Co}{((PHI - VI)^N)}$	Y=A+BX	Y=ln(CJ)
	((rn1-v3)))		A=ln(Co)
			B=N
			X=ln(PHI-VJ)

Table B-1. Straight line equation mappings used in the least-squares fit of semiconductor data

MANDATORY DISTRIBUTION LIST

Commander Armament Research, Development and Engineering Center U.S. Army Armament, Munitions and Chemical Command ATTN: SMCAR-MSI (5) SMCAR-MSE (5) SMCAR-AEF-F, H. Rand Picatinny Arsenal, NJ 07806-5000

Commander U.S. Army Armament, Munitions and Chemical Command ATTN: AMSMC-GCL(D) Picatinny Arsenal, NJ 07806-5000

Administrator Defense Technical Information Center ATTN: Accessions Division (12) Cameron Station Alexandria, VA 22304-6145

Director U.S. Army Materiel Systems Analysis Activity ATTN: AMXSY-MP Aberdeen Proving Ground, MD 21005-5066

Commander Chemical Research, Development and Engineering Center U.S. Army Armament, Munitions and Chemical Command ATTN: SMCCR-MSI Aberdeen Proving Grouond, MD 21010-5423

Commander Chemical Research, Development and Engineering Center U.S. Army Armament, Munitions and Chemical Command ATTN: SMCCR-RSP-A Aberdeen Proving Ground, MD 21010-5423

Director Ballistic Research Laboratory ATTN: AMXBR-OD-ST Aberdeen Proving Ground, MD 21005-5066

المراجع المراجع

Chief Benet Weapons Laboratory, CCAC Armament Research, Development and Engineering Center U.S. Army Armament, Munitions and Chemical Command ATTN: SMCAR-CCB-TL Watervliet, NY 12189-5000

Commander U.S. Army Armament, Munitions and Chemical Command ATTN: SMCAR-ESP-L Rock Island, IL 61299-6000

Director U.S. Army TRADOC Systems Analysis Activity ATTN: ATAA-SL White Sands Missile Range, NM 88002

