



MICROCOP

411.21



Continuous advancements in technology have resulted in integrated circuits with smaller device dimensions, and larger area and complexity. The overall circuit performance has depended primarily on the device properties. However, the parasitic resistance and capacitance associated with interconnections and contacts, as shown in Fig. 1(a) for an MOS transistor, are now beginning to influence the circuit performance and will be the primary factors in the evolution of submicron VLSI technology. Fig. 1(b) - 1(d) show examples of contact resistance, shallow junction series resistance and RC time delay of interconnections, respectively. Results of theoretical modeling indicate that below 1 µm minimum feature size the impact of these parasitics will seriously hurt the circuit and system performance [1]. The RC time delay, the IR voltage drop, the power consumption and the crosstalk noise due to these parasitics will become appreciable. Thus even with very fast devices the overall performance of a large circuit could be seriously affected by the limitations of interconnections and contacts.

During the last few years a good amount of work has been done on new and innovative materials, device structures and fabrication technology to overcome these problems. Fig 2 shows the past, present and the future status of the technology. It is evident that refractory metals and silicides are playing increasingly important roles. It must also be pointed out that these materials will not replace aluminum but compliment it.

In order for a certain conductor to be used to form multilayer interconnections, several requirements which are imposed by fabrication technology and required circuit performance must be met.

The main requirement is good conductivity, because it can substantially improve the resistance and delay times of the electrical interconnection lines used for VLSI structures. In general, several other requirements are imposed on interconnection materials by fabrication technology. In a multilaver interconnection structure, the layers incorporated early in the process sequence might be subjected to several fabrication steps, that layers incorporated later might not be subjected to. The most rigorous set of requirements are, low resistivity, ease of deposition of thin films of the material, ability to withstand the chemicals and high temperatures required in the fabrication process, good adhesion to other layers, ability to be thermally oxidized, stability of electrical contacts to other layers, ability to contact shallow junctions, good MOS properties, resistance to electromigration and ability to be defined into fine patterns.

The materials which have been used or proposed for forming interconnections can be broadly classified into four categories: heavily doped polysilicon, low temperature metals, high temperature refractory metals and metal silicides. Table [1] compares properties of some of these materials showing their compatibility with present silicon fabrication technology.

32nd Symp. American Vacuum Society, Howston, Nov. 1988 ((INVITED TALK)

242

AD-A169

Ye OO

JIIO

86

163

For a long time, aluminum has been used to form the metal interconnects, however as device dimensions are scaled down, its reliability is becoming a major issue. Some of the problems are, electromigration, high solubility of silicon leading to poor contact reliability to shallow junctions, hillock formation causing electrical shorts between successive layers fo A1, and corrosion. Many of these problems have been solved by using alloys of aluminum with Si, Cu and recently Ti [2].

With the advent of silicon-gate MOS technology, polycrystalline silicon has been extensively used to form gate electrodes and interconnections. The success of the silicon-gate MOS technology can be largely attributed to the use of polycrystalline silicon as an additional layer of interconnections. In many applications two or even three layers of polycrystalline silicon have been used. From numbers shown in Table [1] and Fig. 1(d) it is evident that the resistivity of polycrystalline silicon is too high and is beginning to limit the performance of large circuits with small dimensions. In all other respects, it is a very nice material to work with because basically it is silicon and therefore highly compatible with silicon technology.

During the last few years, use of refractory metal silicides have been heavily investigated for this application and for silicidation of diffusions and the results have been very exciting. From Table [1] it can be seen that silicides of tunosten (W), molybdenum (Mo) and tantalum (Ta) have reasonably good compatibility with IC fabrication technology. They have fairly high conductivity, they can withstand all the chemicals normally encountered during the fabrication process, thermal oxidation of their silicides can be done in oxygen and steam to produce a passivating layer of SiO₂, their contacts to shallow p-n junctions are reliable, and fine lines can be etched by plasma etching these materials. The formation of thin films of silicides is not as straightforward as that of aluminum and polycrystalline silicon, but it can be done by a variety of deposition techniques. These properties suggest that the silicides of W, Mo and Ta can be used in all of the applications where polycrystalline silicon has been used so far. While TiSi2 is very attractive for this application, its etch rate in hydrofluoric acid (HF) is very fast. If the use of HF can be avoided during the fabrication by employing dry etching techniques, TiSi₂ can also be used successfully.

Several problems remain to be solved before silicides can be used on a routine basis in production. Deposition techniques will have to be much more controllable and reproducible than those being used today. CVD technology offers the most promising results [3]. Silicide films as deposited by current deposition techniques have very low conductivity, and additional high temperature annealing is required to increase it. These temperatures might be too high for the VLSI technology of the the future, since these deposited films can have tensile or compressive stress in them the type and magnitude of which change as a function of processing temperature. The magnitude of this stress can be enough in some cases to cause cracks and poor adhesion. This poses serious yield and reliability problems.

During the early seventies, several attempts were made to develop refractory metal (tungsten and molybdenum) gate technology. However, in comparison to silicon gate technology it had no apparent advantage. The minimum feature size at that time was around 10 μ m and the chip area was rather small. Therefore the RC time delay was not a big issue, and the industry's interest in refractory metal gate technology gradually cooled off. As circuit complexity and size grew, and the inadequacies of polycrystalline silicon and Al started surfacing, interest in refractory metals was rejuvenated. During the last

few years, W and Mo have been successfully used to form gate electrodes and interconnections in several VLSI applications and it appears that this trend will grow.

These materials have very attractive properties for multilayer interconnection applications. Their resistivities are only slightly higher than that of AI, their melting points are much higher than silicon, the thermal expansion coefficients are closer to that of silicon (see Table 1) and they are highly resistant to electromigration. They are inert to many chemicals allowing the use of patterned films of these materials as etching masks for both SiO₂ and Si₃N₄. They are easy to etch using the plasma technology and thus fine lines can be defined with relative ease. At temperatures below the silicide formation temperature (~600°C) the solubility of silicon is negligible and thus the stability of contacts is excellent.

Deposition of the thin films of Mo and W has been investigated by electron beam evaporation, sputtering and recently by chemical vapor deposition. The films deposited by CVD generally have such superior properties as low contamination, lower resistivity, better step coverage, lower stress and better compatibility with batch production techniques. Selective CVD of W appears to be a very promising technology for many VLSI applications [4].

The major disadvantage of W and Mo is that their oxides are volatile at high temperatures ($\sim > 400$ °C). Therefore these metals can be used only when all of the steps where exposure to high temperature oxidizing ambient might occur are over, but high temperature steps in inert ambient are still remaining. Recent work involving the use of H₂ rich H₂O to avoid oxidation of W yet oxidize Si appears to be very promising and may provide the necessary ingredients of the submicron MOS technology [5].

References

- [1] K.C. Saraswat and F. Mohammadi, "Effect of Interconnection Scaling on Time Delay of VLSI Circuits", IEEE Trans. Electron Dev., Vol. ED-29, April, 1982., pp. 645-650.
- [2] D.S. Gardner, T.L. Michalka, K.C. Saraswat, T.W. Barbee Jr., J.P. McVittie and J.D. Meindl, "Layered and Homogeneous Films of Al and Al/Si with Ti and W for Multilayer Interconnects" IEEE Trans. Electron Dev., Vol. ED-32, February, 1985, pp. 174-183.
- [3] K.C. Saraswat, D.L. Brors, J.A. Fair, K.A. Monig and R. Beyers, "Properties of Low Pressure CVD Tungsten Silicide for MOS VLSI Interconnections", IEEE Trans. Electron Dev., Vol. ED-30, November, 1983, pp. 1497-1505.
- [4] K.C. Saraswat, S. Swirhun and J.P. McVittie, "Selective CVD of Tungsten for VLSI Technology", VLSI Science and Technology, Electrochemical Society, 1984, pp. 409-419.

[5] S. Iwata, N. Yamamoto, N. Kobayashi, T. Terada and T. Mizutani, " A New Tungsten Gate Process for VLSI Applications," *IEEE Trans. Electron Dev.*, Vol ED-31, pp.1174-1179, September 1984. PROPERTIES OF INTERCONNECTION MATERIALS

 \mathbf{k}

						-	•			
THERMAL EXPANSION COEFFICIENT (PPM/°C)	12.5	8.25	8.8-10.7	12.4	10.14	1	ω	4.5	5.0	·
REACTION WITH AL (°C)	500	500	500	450	100	250	577	500	500	
Process Compatibility	Good .	ციით	ETCHES SLOWLY IN HF	Etches in HF	ETCHES IN HF	с Нібн темр.?		POOR OXIDATION RESISTANCE	POOR OXIDATION RESISTANCE	Accuration For
EUTECTIC TEMP. WITH SI (°C)	1440	. 01410	1335	1330	1195	830				By Distribution/ Availability Codes [Avail and/or [Tist Special
ΤΗΙΝ FILM RESISTIVITY (μαcm)	30-70	40-100	35-55	13-16	18-25	28-35	500	3-10	3-10	A-1 3 160
SILICIDE	WS12	MoSiz	TaS ₁₂	TISI2	CoS12	Ρτςι	(+N) IS	И	11o	

and the second process and

٢

٠...



Fig. 1(a) A cross section of an MOS transistor with parasitic elements associated with poly-Si, shallow diffusions, contacts and interconnections.



Fig. 1(b) Contact resistance vs contact area

:

Fig. 1



NAMES OF THE PARTY OF THE PARTY







Fig. 1



Teres Services

ģ



Fig. 2. Use of refractory metals and silicides to solve the problems created by parasitics shown in Fig. 1(a) (a) present technology (b) Future technology













22. |kt/2010/04. |X2525228. |K/0

