



-- maria

È

MICROCOPY RESOLUTION TEST CHART

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS
PORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
ARO 18896.30-EL	N/A	N/A
LE (and Subtitie)		5. TYPE OF REPORT & PERIOD COVERED
Research in Distributed and Parallel Systems		Final Report
		1 May 82 - 31 Dec 85
		6. PERFORMING ORG. REPORT NUMBER
		A CONTRACT OR GRANT NUMBER(A)
Joseph Ja'Ja and Janos Simon		DAAC29 = 82 = 4 = 0.110
		DARG29-02-R-0110
RFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Pennsylvania State University		
,		
NTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
I. S. Army Research Office		
Post Office Box 12211		13. NUMBER OF PAGES
esearch Triangle Park, NC 27709		
INITORING AGENCY NAME & ADDRESS(If different	from Controlling Office)	15. SECURITY CLASS. (of this report)
		Unclassified
		154. DECLASSIFICATION DOWNGRADING
		SCHEDULE
STRIBUTION STATEMENT (of this Report)		
pproved for public release; dist	ribution unlimit	ted.
		MAR 1 9 Yest
STRIBUTION STATEMENT (of the abetract entered li	n Block 20, if different fro	m Report)
A		
A		X
A IPPLEMENTARY NOTES		A
A PPLEMENTARY NOTES he view, opinions, and/or findin	es contained in	this report are
A PPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should	gs contained in not be constru	this report are ed as an official
A IPPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position,	gs contained in not be construct policy, or decis	this report are ed as an official sion, unless so
PPLEMENTARY NOTES ne view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on revealed th necessary and	gs contained in not be construct policy, or decis	this report are ed as an official sion, unless so
PPLEMENTARY NOTES ne view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse elde II necessary and istributed Systems Communic	igs contained in not be construct policy, or decis (Identify by block number) ations	this report are ed as an official sion, unless so
PPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse elde if necessary and istributed Systems Communic arallel Systems	gs contained in not be construct policy, or decise identify by block number) cations	this report are ed as an official sion, unless so
PPLEMENTARY NOTES ne view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reserve elde II necessary and istributed Systems arallel Systems arallel Algorithms	igs contained in not be construct policy, or decis identify by block number) sations	this report are ed as an official sion, unless so
PPLEMENTARY NOTES ne view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse elde if necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits	igs contained in not be construct policy, or decis identify by block number) cations	this report are ed as an official sion, unless so
PPLEMENTARY NOTES ne view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse elde if necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits lgorithms	igs contained in not be construct policy, or decis (identify by block number) ations	this report are ed as an official sion, unless so
A PPPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse side if necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits lgorithms STRACT (Continue on reverse side if necessary and be main acientifie arbitrary and	Identify by block number)	this report are ed as an official sion, unless so
PPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse elde II necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits lgorithms STRACT (Contance on reverse etch II necessary and he main scientific achievements f communication complexity large	Identify by block number) have been in the	this report are ed as an official sion, unless so
A PPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation 'Y WORDS (Continue on reverse elde // necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits lgorithms STRACT (Continue on reverse eth // necessary and he main scientific achievements f communication complexity, lowe lgorithms and special - nurpose	Igs contained in not be construct policy, or decis identify by block number) ations Identify by block number) have been in the probunds for VLS architectures for	this report are ed as an official sion, unless so e following areas: Theory SI computations, or VISL, theory of
A PPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation Y WORDS (Continue on reverse elde II necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits lgorithms STRACT (Contane on reverse elde II necessary and he main scientific achievements f communication complexity, lowe lgorithms and special - purpose omputation, CAD tools. parallel	igs contained in not be construct policy, or decis identify by block number) ations identify by block number) have been in the r bounds for VLS architectures for computation and	this report are ed as an official sion, unless so e following areas: Theory SI computations, or VLSI, theory of fault-tolerant
A PPPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation 'Y WORDS (Continue on reverse alde if necessary and bistributed Systems Communication reverse alde if necessary and bistributed Systems 'arallel Systems 'arallel Algorithms ISI Circuits lgorithms BTRACT (Continue on reverse alde if necessary and 'he main scientific achievements f communication complexity, lowe lgorithms and special - purpose omputation, CAD tools, parallel istributed computation.	igs contained in not be construct policy, or decis (identify by block number) ations identify by block number) have been in the r bounds for VLS architectures for computation and	this report are ed as an official sion, unless so e following areas: Theory El computations, or VLSI, theory of fault-tolerant
A JPPLEMENTARY NOTES he view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, esignated by other documentation works (Continue on reverse side II necessary and Distributed Systems Communication communication 'arallel Algorithms 'ISI Circuits lgorithms BTRACT (Contant on reverse side II necessary and 'he main scientific achievements of communication complexity, lowe lgorithms and special - purpose omputation, CAD tools, parallel istributed computation.	Identify by block number) have been in the r bounds for VLS architectures for computation and	this report are ed as an official sion, unless so e following areas: Theory SI computations, or VLSI, theory of fault-tolerant
PPLEMENTARY NOTES ne view, opinions, and/or findin hose of the author(s) and should epartment of the Army position, signated by other documentation Y WORDS (Continue on reverse elde H necessary and istributed Systems arallel Systems arallel Algorithms LSI Circuits lgorithms STRACT (Continue on reverse elde H necessary and he main scientific achievements f communication complexity, lowe lgorithms and special - purpose omputation, CAD tools, parallel istributed computation.	igs contained in not be construct policy, or decis identify by block number) ations Identify by block number) have been in the r bounds for VLS architectures for computation and	this report are ed as an official sion, unless so e following areas: Theory SI computations, or VLSI, theory of fault-tolerant
PPLEMENTARY NOTES Ne view, opinions, and/or findin lose of the author(s) and should partment of the Army position, signated by other documentation (WORDS (Continue on reverse side II necessary and istributed Systems trallel Systems trallel Algorithms SI Circuits gorithms TRACT (Contage on reverse side II necessary and the main scientific achievements communication complexity, lowe gorithms and special - purpose imputation, CAD tools, parallel istributed computation.	igs contained in not be construct policy, or decis identify by block number) ations identify by block number) have been in the r bounds for VLS architectures for computation and	this report are ed as an official sion, unless so e following areas: Theory SI computations, or VLSI, theory of fault-tolerant

دهمه جريخ

.

OTIC FILE COPY

18896.30-EL

Research in Distributed and Parallel Systems

Final Report

Joseph Ja'Ja' and Janos Simon

US Army Research Office Contract Number DAAG 29-82-K-0110

The Pennsylvania State University

February 27, 1986

Approved for Public Release Distribution Unlimited



Summary of Most Important Results

and the second

We have proposed to do research in four related areas: design of parallel algorithms, design of efficient VLSI circuits, study of movement in distributed computations and the use of randomness in parallel computations.

We have been quite successful: the project has yielded well over 30 publications, two completed Ph.D. dissertations (all receipients are currently holding academic positions, one at University of Southern California, and one at Harvard University), several MS papers, and three additional Ph D dissertations in final phase of completion. We discuss the scientific accomplishments of some of the papers below. It may be significant to note that the results are not only appearing in prestigious journals (SIAM J. COMPT., JACM, Journal of Computer and Systems Sciences, IEEE Transactions on Computers) but they have been presented at very selective conferences (like the MIT VLSI Conference (1 paper) the IEEE Foundations of Computer Science (5 papers) and the ACM Principles of Programming Languages Conference (1 paper)). Usually only one of 4 or 5 submissions are accepted at these conferences, and the submitted papers are generally of very high quality.

On the more applied end of things, as a result of ARO support there are now active VLSI design facilities at Penn State. Several chips have been designed and fabricated. In addition, considerable progress has been made in research about synthesis of VLSI circuits and CAD tools for VLSI design. At university of Maryland, J. Ja'Ja' and his students have developed a new methodology to compile logic that does not use the PLA approach. At Penn State, Larry Jones, a Ph.D. student supported by the contract, and J. Simon have developed on incremental hierarchical circuit editor based on the precise and rigorous foundations of attribute grammars.

We believe that our main scientific achievements have been the following:

Theory of Communication Complexity: Together with our students V.K. Prasanna Kumar and R. Paturi, we have contributed significantly to this now theory. Our reported results characterize precisely the amount of information that needs to be exchanged between two computing agents in order to compute a given function. We have extended the theory to interesting new models of computation and obtained elegant mathematical charecterizations. Our work is extensively referenced and has inspired new theoretical developments.

Lower Bounds for VLSI Computations: Using information transfer arguments (and in many cases, developing new powerful methods to account for information flow), we have been able to prove minimal requirements on the area and the time of VLSI chips to compute a large number of problems. Some of the lower bounds are general, while many are applicable to interesting problems like graph connectivity, sorting and problems in signal processing. Some of our earlier work has been included in Uliman's text on VLSI.

Algorithms and Special-Purpose Architectures for VLSI: We have developed novel architectures based on recently discovered fast algorithms to solve several basic problems in signal processing. Our approach will result in fully pipelined bit serial architectures which require no control units. We have shown that the aera is about the minimum possible and the overall delay is within an optimal order of magnitude. An essential ingredient of these implementations is the use of digit online adder and multiplier cells. Several chips have been fabricated for the DFT processor. Other type of architectures we considered uses serial memories (such as those appearing in magnetic disks, magnetic bubble, charge coupled devices, and even VLSI shift registers) that have a high information density and low cost. We have developed optimal algorithms for sorting, computing the discrete Fourier transform and matrix operations. On the other hand, optimal algorithms for several graph problems were obtained by one of our students (S. Hambrusch).

Theory of Computation: Although not a main focus of research, the techniques used in some of our proofs yielded excellent results in nearby areas of theoretical computer science. For example, arguments used for information transfer (Kolmogorov complexity) gave powerful lower bounds on the time required for certain on-line computations. Similarly, very sharp lower bounds have been obtained for certain probabilistic space-bounded computations and restricted ways of computing the permanent.

CAD Tools: A new approach for compliing logic has been developed by Ja'Ja' and his students. The standard approach is usually based mostly on using PLA's and sometimes Weinberger Arrays. Our method tries to exploit all the symmetries inherent in the given functions and forms a layout that is especially tailored for symmetric or partially symmetric functions. We can rigorously show that if the given functions have a reasonable degree of symmetry, then our method will be considerably better that any of the known methods. In case no symmetry is detected, some transformation are applied and the resulting functions are guaranteed to have a certain degree of symmetry. We can show that we will always end up with a layout that is at least as good as the one produced by the PLA approach. A new system SYMBL, SYMmetric Boolean Layout, has been built and we are in the process of

experimenting with it.

Larry Jones and J. Simon are in the final stages of implementing a structured circuit editor based on attribute grammars. The system will maintain dynamically properties of the circuit being designed. When a subcircuit is redesigned only the changes caused by the substitution will have to be recomputed. The selection of what to recompute and in what order is done fairly optimally by the system. The algorithms, an extension of similar techniques used for incremental grammar- based editors, are new. We believe that such systems are going to be practical, and will enable the construction of efficient "expert" editors for VLSI designs. As an illustration of the power of the formalism, it was possible to add to the sytem a version of the MOSSIMII circuit simulator with very little effort. While the implementation is very slow, it took only few days of programming to bring it up. A preliminary report of this work was given at the Principles of Programming Languages Conference this January.

In addition to the major pieces of work discussed above, several of our students have done work on VLSI design tools or designed small chips. There was work on PLA generators, Weinberger Array Generators, design of adders as well as a large number of MS papers that although not supported by the contract, would not have been possible without the initial impetus to VLSI design at Penn State given by the contract.

Parallel Computation: Much research effort has been expanded into mapping algorithms designed for not realistic general purpose computers into models that can in fact be realized, either with present technology, or with technol-

ogy that should be available within a decade. We mention the following results. With Y. Chang (a graduate student supported by the project) and S. Hambruch, we investigated the feasibility of mapping parallel algorithms with given submodules into systolic arrays. Unfortunately we showed that except in very simple cases such attempts are bound to fall: even the problem of deciding whether a given module is feasible is already NP-complete. Another major result, obtained recently by Y Chang and J Simon, concerns routing of messages on the hypercube. We show that it is possible to pipeline routing instances efficiently. More precisely, it has been known that it is possible to route probabilistically on an n-dimensional hypercube in time O(n). We show that this is true even if one starts a new routing instance every c units of time. More precisely, there are constants c and d such that is a new batch of messages appears at times ic for i=0,1,2,... then the messages will reach their destination by time ic+dn with overwhelming probability. It was not known previously that n batches could be routed in less than $O(n^2)$ time, nor that the probabilistic scheme could be repeated indefinitely without serious degradation. Since several hypercube multicomputers have been built recently, such schemes have more than academic interest.

Fault-Tolerant Distributed Computation: Massively parallel computers will have failing components. Our research has dealt with the problem in two important ways:

a) the reduced hardware architecture proposed by Ja'Ja' and Owens is well suited for graceful degradation in the presence of certain classes of processor failure.

b) Very recent work by Berman and Simon deals with clock failures. We

show that there is only a constant factor slowdown if one uses a self-timed circuit to simulate a fully synchronous one. Since self-timed circuits have no global clock, and the result remains true under fairly strong modes of local clock skew (like no assumptions on nearby clock ratios), the rather surprising result (after all slow processors could delay each other and such delays could cascade intolerably) may have practical implications for clocking disciplines for WSI processors.

Publications

J. Ja'Ja', V. K. P. Kumar and J. Simon," Information Transfer under Different Sets of Protocols," SIAM J. COMPT. 13(4): 840-849, 1984.

J. Ja'Ja'," The VLSI Complexity of Selected Graph Problems," JACM 31(2): 377-391, 1984.

J. Ja'Ja' and V.K. P. Kumar," Information Transfer in Distributed Computing with Applications to VLSI," JACM 31(1):150-162, 1984.

J. Ja'Ja' and R. Owens," New VLSI Architectures with Reduced Hardware," Very Large Scale Integration, ed. R. Bryant, Computer Science Press, pp 351-379, 1983.

J. Ja'Ja' and R. Owens," VLSI Sorting with Reduced Hardware," IEEE Transactions on Computers, vol C-33(7):668-670, July 1984.

J. Ja'Ja' and R. Owens," An Achitecture for a VLSI Processor INTEGRA-TION: The VLSI Journal, 1(4):305-316, Dec. 1983.

J. Ja'Ja' and V.K. P. Kumar," VLSI Computation of Real Valued Functions," Technical report, Penn State University, 1983.

S. Hambrusch and J. Simon," Lower Bounds for Solving Undirected Grph Problems on VLSI," SIAM J. COMPT. 14(3): 527-544, 1985.

J. Ja'Ja' and J. Simon," Probabilistic Computation on Parallel Computers," Technical Report, Penn State University, 1983.

J. Ja'Ja' and V.K. P. Kumar," Lower Bounds for Probabilistic VLSI Computations," Technical Report, Penn State University, 1983.

D. Greenstein." VLSI Implementation of a Digit Online Integer Adder," Technical Report, Penn State University, 1983.

Joseph Ja'Ja'," High-Speed VLSI Networks For Computing the Discrete

Joseph Ja'Ja'," Parallel Architectures For Digital Convolution and Fitering," Technical Report, University of Maryland, 1984.

Joseph Ja'Ja'," Identification Is Easier Than Decoding," Proceedings of the 1985 Symposium on Foundations of Computer Science, Portland, OG. 1985.

R. Owens and J. Ja'Ja'," Sorting with Serial Memorles," IEEE Transactions on Computers, C-34(4), pp. 379-383, April 1985.

R. Owens and J. Ja'Ja'," A VLSI Chip for the Winograd/Prime Factor Algorithm to Compute the Discrete Fourier Transform," To appear in IEEE Transactions on Acoustics, Speech and Signal Processing.

J. Ja'Ja' and R. Owens," VLSI Architectures Based on the Small n Algorithms," Technical Report, University of Maryland, 1985.

R. Owens and J. Ja'Ja'," A High-Level Interactive System for Generating VLSI Devices For Signal Processing," Technical Report, University of Maryland, 1985.

J. Ja'Ja'," VLSI Algorithms for Graph Problems," Proceedings of the 1985 International Symposium on Circuits and Systems, Kyoto, Japan, 1985.

J. Ja'Ja' and R. Owens," Optimal Algorithms for Mesh-Connected Parallel Processors with Serial Memories," to appear in Advances Computing Research.

D. Sherlekar and J. Ja'Ja'," Embedding Graphs into Binary Trees to Derive Efficient VLSI Layouts," Technical Report, University of Maryland, 1986. Submitted for publication.

J. Ja'Ja' and R. Kosaraju," Planar Graph Isomorphism on Array Processors," in preparation. J. Ja'Ja', S. Wu and C. Chakrabarti," A New Approach for Compiling Boolean Functions," in preparation.

R. Paturi and J. Simon, "Lower Bounds on the Time of Probabilistic Online Simulations," Proceedings 24th FOCS Symposium, Nov. 1983, pp 343-350.

P. Berman and J. Simon," Lower Bounds on Graph Threading by Probabilistic Machines," Proceedings 24th Symposium, Nov. 1983, pp 304-311.

P. Chandra, "Optimal PLA folding", Technical Report, Penn State University, 1984.

R. Paturi and J. Simon, "Probabilistic Communication complexity", Proceedings 25th FOCS, 1984, pp 118-126.

S. Narakornpichit, "The Implementation of Weinberger Array Generator", Technical Report, Penn State University, 1985.

Y. Chang, S. Hambrusch and J. Simon, "Continous Routing and Broadcasting on Interconnection Networks", Proceedings of the 1985 Allerton Conference, pp 270-279.

Y. Chang, S. Hambruch and J. Simon, "On the Computational Complexity of Continous routing", Technical Report, Penn State University, 1985. Submitted for Publication.

Y. Chang and J. Simon,"Continous Routing and Batch Routing on the hypercube", Technical report, University of Chicago, 1985.

P. Berman and J. Simon," The Price of Freedom: Bounds on degradation of processor arrays with independent clocks", preprint, University of Chicago, 1985.

L. Babal, P. Franki and J. Simon," BPP and the Polynomial time hierachy in communication complexity", Preprint, University of Chicago, 1985.

L. Jones and J. Simon, "Hierarchical VLSI design systems based on attribute

grammars", Proceedings 13th POPL Conference, 1986, pp. 58-69.

Participating Scientific Personnel

- V. K. Prasanna Kumar, Ph.D. 1984.
- R. Paturi, Ph.D. 1985.

- L. Jones, Ph.D. expected 1986
- R. Zaccone, Ph.D. 1984.
- S. Wu, Ph.D. expected 1986.
- Y. Chang, Ph.D. expected 1986.
- C. Chakrabarti, MS 1986.
- D. Greenstein, MS 1984.

