



MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS - 1963 - A

AFOSR-TR. 0734

Report SARL #7

AD-A160 206

f

Ď

# Conflict Sensitivity of Algorithms Part I: A CRAY X-MP Study

D. A. Calahan

March 15, 1985

Sponsored by

Air Force Office of Scientific Research Los Alamos National Laboratory



Supercomputer Algorithm Research Laboratory Department of Electrical Engineering & Computer Science





· • · • · • · • • • • • • • • • • • • •	<u>Unclassified</u>	
SECURITY	CLASSIFICATION OF	THIS PAGE

× 1

-

F

AD	-A	160	200	5

A REPORT SECURITY CLASSIFICATION     Unclassified     SECURITY CLASSIFICATION AUTHORITY     SECURITY CLASSIFICATION REPORT NUMBER(S)     SECURITY CLASSIFICATION REPORT NUMBER(S)     SECURITY OF MICHIGAN     SECURITY OF REPORT SECURITY     SECURITY OF ALPONT OF ALPO	RESTRICTIVE M Approved for Unlimited Approved for Unlimited ADDITORING OR AFOSR AFOSR ADDRESS (City, 1 Bidg, 410 Bolling AFE ROCUREMENT IN AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	ARKINGS VAILABILITY OF DY Public re GANIZATION REL - TR - E ORING ORGANIZ State and ZIP Code 3, D.C. 203 NSTRUMENT IDE 096 101NG NOS. PROJECT NO. 2304 17 (Yr., Mo., Day) 085 Cessary and identify emories, Sup	REPORT elease; dis port number - 0 7 6 2ATION 332 NTIFICATION N TASK NO. A3 15. PAGE C 23	WORK UNIT NO.		
Unclassified       3.1         a. SECURITY CLASSIFICATION AUTHORITY       3.1         b. DECLASSIFICATION/DOWNGRADING SCHEDULE       N/A         PERFORMING ORGANIZATION REPORT NUMBER(S)       5.1         SARL #7       Sh. OFFICE SYMBOL         a NAME OF PERFORMING ORGANIZATION       Sb. OFFICE SYMBOL         University of Michigan       (If applicable)         c. ADDRESS (City. State and ZIP Code)       7b.         Dept. of Elec. Eng. & Computer Science       7b.         ANAME OF FUNDING/SPONSORING       8b. OFFICE SYMBOL         ORGANIZATION       (If applicable)         AFOSR       NM         AFOSR       NM         C. ADDRESS (City. State and ZIP Code)       10.         Bldg. 410       BOLD.C. 20332-6448         1. TITLE (Include Security Classification) Conflict Sensitivity       10.         A TYPE OF REPORT       13b. TIME COVERED       14.         Interim       To       14.         Supplementary NOTATION       Subject TERMS (Contine Interesultaria)       Linear algebra,         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Approved for Unlimited ADDITORING OR AFOSR AFOSR ADDRESS (City, 1) Bildg, 410 Bolling AFE ROCUREMENT IN AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	VAILABILITY OF DY Public re GANIZATION REI - TR - E ORING ORGANIZ State and ZIP Code 3, D.C. 203 NSTRUMENT IDE 096 DING NOS. PROJECT NO. 2304 TT (Yr. Mo., Day) 085 Cessary and identify emories, Sup	REPORT elease; dis port numbers - 0 7 6 EATION 332 NTIFICATION N TASK NO. A3 15. PAGE C 23	WORK UNIT NO.		
a. SECURITY CLASSIFICATION AUTHORITY  b. DECLASSIFICATION/DOWNGRADING SCHEDULE  . N/A  PERFORMING ORGANIZATION REPORT NUMBER(S)  SARL #7  a. NAME OF PERFORMING ORGANIZATION  C. ADDRESS (City, State and ZIP Code) Dept. of Elec. Eng. & Computer Science Ann Arbor, MI 48109  a. NAME OF FUNDING/SPONSORING ORGANIZATION  AFOSR  C. ADDRESS (City, State and ZIP Code) Bldg. 410 Bolling AFB, D.C. 20332-6448  1. TITLE (Include Security Clausification) Conflict Sensitivity of Algorithms Part I: A CRAY X-MP Study 2. PERSONAL AUTHOR(S)  D. A. Calaban 3a. TYPE OF REPORT FIELD GROUP SUB. GR. XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Approved for Unlimited Approved for Unlimited AFOSR AFOSR AFOSR ADDRESS (City, S Bldg, 410 Bolling AFE ROCUREMENT IN AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	ANIZATION REI GANIZATION REI - TR - E ORING ORGANIZ State and ZIP Code 3, D.C. 203 NSTRUMENT IDE 096 101NG NOS. PROJECT NO. 2304 TT (Yr., Mo., Dey) 085 CEMARY and identify Semories, Sup	ALEPORT PORT NUMBER PORT NUMBER PORT NUMBER PORT NUMBER TASK NO. A3 15. PAGE C 23 Port NUMBER PORT NUMER PORT NUMBER PORT NUMBER PORT NUMBER PORT NUMBER PORT	SI LIDUTION		
DECLASSIFICATION/DOWNGRADING SCHEDULE     N/A PERFORMING ORGANIZATION REPORT NUMBER(S) SARL #7      NAME OF PERFORMING ORGANIZATION C. ADDRESS (City, State and ZIP Code) Dept. of Elec. Eng. & Computer Science Ann Arbor, MI 48109      NAME OF FUNDING/SPONSORING ORGANIZATION AFOSR C. ADDRESS (City, State and ZIP Code) Bldg, 410 Bolling AFB, D.C. 20332-6448      TITLE (Include Security Classification) Conflict Sensitivity of Algorithms Part I: A CRAY X-MP Study 2. PERSONAL AUTHOR(S) D. A. Calaban 3. TYPE OF REPORT FIELD GROUP SUB. GR. XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Approved To Unlimited ADDITORING OR AFOSR AFOSR ADDRESS (City: 1 Bldg. 410 Bolling AFE ROCUREMENT IN AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	GANIZATION REL - TR - E ORING ORGANIZ State and ZIP Code 3, D.C. 203 NSTRUMENT IDE 096 101NG NOS. PROJECT NO. 2304 1T (Yr., Mo., Day) 085 cessary and identify emories, Sup	PORT NUMBERIN - 0 7 G EATION 332 NTIFICATION N TASK NO. A3 15. PAGE C 23 y by block number Parc omputer	UMBER WORK UNIT NO.		
N/A         PERFORMING ORGANIZATION REPORT NUMBER(S)         SARL #7         NAME OF PERFORMING ORGANIZATION         Iniversity of Michigan         C. ADDRESS (City, State and ZIP Code)         Dept. of Elec. Eng. & Computer Science         Ann Arbor, MI 48109         Image: Name of Funding/sponsoring         Image: Organization         AFOSR         C. ADDRESS (City, State and ZIP Code)         Dig. 410         Bolling AFB, D.C. 20332-6448         Image: Time of Report         Isonal authors         A Laban         A Calahan         The of Report         Isonal authors         Image: Algorithms Part I: A CRAY X-MP Study         PERSONAL AUTHOR(S)         D. A. Calahan         The of Report         Isonal authors         Image: Algorithms on reverse if necessary and identify by block number/         The delay of algorithm execution due to memory         extension is considered. The association betwee writes, and delays in the resultant algorithm execution	AFOSR ADDRESS (City, S Bldg. 410 Bolling AFE ROCUREMENT II AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	GANIZATION REI • TR • • Tr • Code • Tr • Code	PORT NUMBER 2 0 7 C EATION 332 NTIFICATION N TASK NO. A3 15. PAGE C 23 y by block number percomputer	NUMBER WORK UNIT NO.		
PERFORMING ORGANIZATION REPORT NUMBER(S)       5. (         SARL #7       SARL #7         A NAME OF PERFORMING ORGANIZATION       5b. OFFICE SYMBOL (// applicable)         University of Michigan       (// applicable)         c. ADDRESS (City. State and ZIP Code)       7b.         Dept. of Elec. Eng. & Computer Science       7b.         Ann Arbor, MI 48109       8b. OFFICE SYMBOL (// applicable)         e. NAME OF FUNDING/SPONSORING       8b. OFFICE SYMBOL (// applicable)         ORGANIZATION       8b. OFFICE SYMBOL (// applicable)         AFOSR       NM         c. ADDRESS (City. State and ZIP Code)       10.         Bldg. 410       8o. Office Sensitivity         Bolling AFB, D.C. 20332-6448       10.         1. TITLE (Include Security Classification) Conflict Sensitivity       10.         B Algorithms Part I: A CRAY X-MP Study       10.         PERSONAL AUTHOR(S)       13b. TIME COVERED         D. A. Calahan       13b. TIME COVERED         3a. TYPE OF REPORT       13b. TIME COVERED         FIELD       GROUP       SUB. GR.         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	AFOSR AFOSR AFOSR ADDRESS (City. 1 Bldg. 410 Bolling AFE ROCUREMENT II AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	GANIZATION REC • TR • E ORING ORGANIZ State and ZIP Code 3, D.C. 203 NSTRUMENT IDE 096 DING NOS. PROJECT NO. 2304 IT (Yr. Mo., Day) 085 Cessary and identify emories, Sup	DORT NUMBERIS - 0 7 G EATION 332 NTIFICATION N TASK NO. A3 15. PAGE C 23 y by block number Dercomputer	5) 4. NUMBER WORK UNIT NO. COUNT		
SARL #7         A NAME OF PERFORMING ORGANIZATION         B. OFFICE SYMBOL         University of Michigan         C. ADDRESS (City. State and ZIP Code)         Dept. of Elec. Eng. & Computer Science         Ann Arbor, MI 48109         A.NAME OF FUNDING/SPONSORING         ORGANIZATION         AFOSR         C. ADDRESS (City. State and ZIP Code)         Bldg. 410         Boolling AFB, D.C. 20332-6448         1. TITLE (Include Security Classification) Conflict Sensitivity         of Algorithms Part I: A CRAY X-MP Study         2. PERSONAL AUTHOR(S)         D. A. Calahan         3a TYPE OF REPORT         Ib. SUBJECT TERMS (Contin         FIELD       GROUP         S. SUPPLEMENTARY NOTATION             2. COSATI CODES         18. SUBJECT TERMS (Contin         FIELD       GROUP         SUB. GR.         XXXXXXXXXXXXXXXXXXXXXX             19. ABSTRACT (Continue on reverse if necessary and identify by block number)    The delay of algorithm execution due to memory          Y tension is considered. The association betwee	AFOSR NAME OF MONIT AFOSR ADDRESS (City. S Bldg. 410 Bolling AFE ROCUREMENT IN AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	-TR - E ORING ORGANIZ State and ZIP Code 3, D.C. 203 INSTRUMENT IDE 096 IDING NOS. PROJECT NO. 2304 IT (Yr., Mo., Day) 085 cessary and identify emories, Sup	TASK NO. A3 15. PAGE C 23	4. NUMBER WORK UNIT NO. COUNT		
AAME OF PERFORMING ORGANIZATION     University of Michigan     University of Michigan     ADDRESS (City. State and ZIP Code)     Dept. of Elec. Eng. & Computer Science     Ann Arbor, MI 48109     Anme of Funding/sponsoring     ORGANIZATION     AFOSR     AFOSR     AFOSR     AFOSR     CADDRESS (City. State and ZIP Code)     Bldg. 410     Bolling AFB, D.C. 20332-6448     TITLE (Include Security Classification) Conflict Sensitivity     of Algorithms Part I: A CRAY X-MP Study     PERSONAL AUTHOR(S)     D. A. Calahan     Ja TYPE OF REPORT     IJb. TIME COVERED     SUBJECT TERMS (Contin     FROM	NAME OF MONIT AFOSR ADDRESS (City, S Bldg, 410 Bolling AFE ROCUREMENT IN AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	State and ZIP Code State and ZIP Code 3, D.C. 203 INSTRUMENT IDE 096 101NG NOS. PROJECT NO. 2304 17 (Yr., Mo., Day) 085 cessary and identify emories, Sup	TASK NO. A3 15. PAGE C 23	WORK UNIT NO.		
University of Michigan C. ADDRESS (City. State and ZIP Code) Dept. of Elec. Eng. & Computer Science Ann Arbor, MI 48109 a. NAME OF FUNDING/SPONSORING ORGANIZATION AFOSR C. ADDRESS (City. State and ZIP Code) Bldg. 410 Bolling AFB, D.C. 20332-6448 1. TITLE (Include Security Classification) Conflict Sensitivity of Algorithms Part I: A CRAY X-MP Study 2. PERSONAL AUTHOR(S) D. A. Calahan 3a. TYPE OF REPORT Interim 5. SUPPLEMENTARY NOTATION 2. COSATI CODES FIELD GROUP SUB.GR. XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	AFOSR ADDRESS (City. S Bldg. 410 Bolling AFE ROCUREMENT II AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19 III Computer me	State and ZIP Code 3, D.C. 203 INSTRUMENT IDE 096 DING NOS. PROJECT NO. 2304 IT (Yr. Mo., Day) 085 cessary and identify emories, Sup	A32 TASK NO. A3 15. PAGE C 23 y by block number percomputer	WORK UNIT NO.		
C. ADDRESS (City. State and ZIP Code) Dept. of Elec. Eng. & Computer Science Ann Arbor, MI 48109   NAME OF FUNDING/SPONSORING AFOSR AFOSR AFOSR AFOSR AFOR AFOR AFOR AFOR AFOR AFOR AFOR AFO	ADDRESS (City 1 Bldg. 410 Bolling AFE ROCUREMENT II AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19	State and ZIP Code State and ZIP Code NSTRUMENT IDE 096 101NG NOS. PROJECT NO. 2304 17 (Yr., Mo., Day) 085 cessary and identify emories, Sup	) 332 NTIFICATION N TASK NO. A3 15. PAGE C 23 y by block number percomputer	WORK UNIT NO.		
AAME OF FUNDING/SPONSORING ORGANIZATION     AFOSR     AFOSR     ADDRESS (City, State and ZIP Code)     Bldg. 410     Bolling AFB, D.C. 20332-6448     TITLE (Include Security Classification) Conflict Sensitivity     of Algorithms Part I: A CRAY X-MP Study     PERSONAL AUTHOR(S)     D. A. Calahan     TYPE OF REPORT     I3b. TIME COVERED     IA. Calahan     SUPPLEMENTARY NOTATION     COSATI CODES     IB. SUBJECT TERMS (Contin     Linear algebra,     XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19 We on reverse if ne Computer me	NSTRUMENT IDE 096 DING NOS. PROJECT NO. 2304 T (Yr. Mo., Day) 085 cemary and identify emories, Sup	TASK NO. A3 15. PAGE C 23	WORK UNIT		
AFOSR ( <i>if applicable</i> ) AFOSR NM C. ADDRESS ( <i>City, State and ZIP Code</i> ) Bldg. 410 Bolling AFB, D.C. 20332-6448 1. TITLE ( <i>Include Security Classification</i> ) Conflict Sensitivity of Algorithms Part I: A CRAY X-MP Study 2. PERSONAL AUTHOR(S) D. A. Calahan 3a TYPE OF REPORT 13b. TIME COVERED 14. Interim FROM TO 14. SUPPLEMENTARY NOTATION 2. COSATI CODES 18. SUBJECT TERMS ( <i>Contin</i> FIELD GROUP SUB.GR. Linear algebra, XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	AFOSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19 twe on reverse if ne Computer me	096 PROJECT NO. 2304 IT (Yr., Mo., Day) 085 Cessary and identify emories, Sup	TASK NO. A3 15. PAGE C 23 y by block number	WORK UNIT NO.		
AFUSR NM AFUSR NM C. ADDRESS (City, State and ZIP Code) Bldg. 410 Bolling AFB, D.C. 20332-6448 1. TITLE (Include Security Classification) Conflict Sensitivity of Algorithms Part I: A CRAY X-MP Study 2. PERSONAL AUTHOR(S) D. A. Calahan 3. TYPE OF REPORT 13b. TIME COVERED Interim FROM TO S. SUPPLEMENTARY NOTATION 2. COSATI CODES FIELD GROUP SUB.GR. XXXXXXXXXXXXXXXXXXXX B. ABSTRACT (Continue on reverse if necessary and identify by block number) The delay of algorithm execution due to memory extension is considered. The association betwee writes, and delays in the resultant algorithm execution for the first of the first	AFUSR-84-00 SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19 We on reverse if ne Computer me	195 PROJECT NO. 2304 IT (Yr. Mo., Day) 285 Cessary and identify emories, Sup	TASK NO. A3 15. PAGE C 23	WORK UNIT NO.		
ADDRESS (City, State and ZIP Code)       10.         Bldg. 410       Bolling AFB, D.C. 20332-6448         1. TITLE (Include Security Classification) Conflict Sensitivity       1         of Algorithms Part I: A CRAY X-MP Study       2         PERSONAL AUTHOR(S)       13b. TIME COVERED         D. A. Calahan       13b. TIME COVERED         3a. TYPE OF REPORT       13b. TIME COVERED         Interim       FROM	SOURCE OF FUN PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19 We on reverse if ne Computer me	PROJECT NO. 2304 T (Yr., Mo., Day) 285 Cessary and identify emories, Sup	TASK NO. A3 15. PAGE C 23	WORK UNIT NO.		
Diug. 410         Bolling AFB, D.C. 20332-6448         1. TITLE (Include Security Classification) Conflict Sensitivity         of Algorithms Part I: A CRAY X-MP Study         2. PERSONAL AUTHOR(S)         D. A. Calahan         3a TYPE OF REPORT         13b. TIME COVERED         Interim         FROM         COSATI CODES         FIELD         GROUP         SUB. GR.         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	PROGRAM LEMENT NO. 61102F DATE OF REPOR 15 March 19 tue on reverse if ne Computer me	PROJECT NO. 2304 T (Yr. Mo., Day) 985 Cessary and identify emories, Sup	TASK NO. A3 15. PAGE C 23 y by block number			
1. TITLE (Include Security Classification) Conflict Sensitivity         0. Algorithms Part I: A CRAY X-MP Study         2. PERSONAL AUTHOR(S)         D. A. Calahan         3a TYPE OF REPORT         13b. TIME COVERED         Interim         FROMTO	DATE OF REPOR 15 March 19 we on reverse if ne Computer me	cessary and identify emories, Sup	15. PAGE C 23 y by block numbe			
of Algorithms Part I: A CRAY X-MP Study         2. PERSONAL AUTHOR(S)         D. A. Calahan         3a TYPE OF REPORT         13b. TIME COVERED         Interim         FROM         5. SUPPLEMENTARY NOTATION         2. COSATI CODES         FIELD       GROUP         SUB. GR.         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	DATE OF REPOR <u>15 March 19</u> we on reverse if ne Computer me	(Yr. Mo., Day) 985 cessary and identify emories, Sup	15. PAGE C 23 y by block number			
2. PERSONAL AUTHOR(S)         D. A. Calahan         3a TYPE OF REPORT         Interim         FROM         S. SUPPLEMENTARY NOTATION         2. COSATI CODES         FIELD         GROUP         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	DATE OF REPOR 15 March 19 use on reverse if ne Computer me	(Yr. Mo., Day) 985 cessary and identify emories, Sup	15. PAGE C 23			
III A. Calahan         3a TYPE OF REPORT       13b. TIME COVERED         Interim       FROMTO14.         S. SUPPLEMENTARY NOTATION       FROMTO14.         P. ABSTRACT (Continue on reverse if necessary and identify by block number)       Intertify by block number)         The delay of algorithm execution due to memory extension is considered. The association betwee writes, and delays in the resultant algorithm execution	DATE OF REPOR <u>15 March 19</u> we on reverse if ne Computer me	(Yr., Mo., Day) 385 cessary and identify emories, Sup	15. PAGE C 23	20UNT		
Interim       FROMTOTO	<u>15 March 19</u> ue on reverse if ne Computer me	cessary and identify emories, Sup	y by block numbe	r)		
COSATI CODES     Is. SUBJECT TERMS (Contin FIELD GROUP SUB. GR. XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	ue on reverse if ne Computer me	cemary and identify emories, Sup	y by block numbe	r)		
9. ABSTRACT (Continue on reverse if necessary and identify by block number) The delay of algorithm execution due to memory extension is considered. The association betwee writes, and delays in the resultant algorithm e				^S		
cremental algorithm delay sensitivity and relat random variations. It is shown that, by devisi sensitivity, library software highly resistant many-processor X-MP.	conflicts en memory a execution is ing it to s on algorith to large de	in a 16-prod access delay s studied by simulated la mms with zen elays may be	cessor CRAY ys of reads y defining arge-delay ro incremer e achieved	(X-MP and and and in a		
The second of th		-				
CONTRIBUTION/AVAILABILITY OF APETRACT						
INCLASSIFIED/UNLIMITED I SAME AS RPT. I DTIC USERS	Unclassifi	ed	ATION			
28. NAME OF RESPONSIBLE INDIVIDUAL 22t	TELEPHONE NL	MBER I	2c OFFICE SYN	ABOL		
John P. Thomas Jr., Capt. USAF	(Include Area Col 202)767-5020	226 TELEPHONE NUMBER (Include Area Code) (202)767-5026 NM				
D FORM 1473 83 APR	-	-	NM			

# È 5 F .

#### Abstract

ት በተለከተለ የሚያስት የሚያስት

The delay of algorithm execution due to memory conflicts in a 16-processor CRAY X-MP extension is considered. The association between memory access delays of reads and writes, and delays in the resultant algorithm execution is studied by defining an incremental algorithm delay sensitivity and relating it to simulated large-delay and random variations. It is shown that, by devising algorithms with zero incremental sensitivity, library software highly resistant to large access delays may be achieved in a many-processor X-MP.

#### Acknowledgement

The assistance of Ken Elliott III in development of a (proprietary) CRAY X-MP simulator is acknowledged.

#### TABLE OF CONTENTS

f

ļ

-

F

l l

.

•••

Ë

A.	INT	ROD	LOD	101	١.	•	•	•	• •		•	•	•	•		•	•	•	•	•	•	•	
Β.	MEM	ORY	A	CES	SS	VE	RS	US	AI	GO	RI	r H I	1	DEI	LA	YS		•		•	•	•	
	1.	Cr	iti	[ca]	LI	?at	h							•		•							
	2.	A	Ser	nsi	tiv	/it	Y	Me	ası	ıre	٠	•	٠	•	•	•	•	•	•	•	•	•	•
SI	ULAT	ED	SEN	ISI	<u>, 11</u>	/IT	Y	ST	נסט	ES	•	•	٠	•	•	•	•	•	•	•	•	•	•
Α.	T.AR	GE-	OEI	.AY	SF	INS	τ'n	TV	<b>ፐ</b> ጥነ			_			_	_	_						
B.	EFF	ECT	s (	) F 1	2 A N	חמי	MN	IES	ŝ	••			•		•	•	•	•	•	•	•	•	•
Č.	AN	END	TPI		. E	26T.	ልጥ	TO	NCH	 1 T D	•	•	•	•	•	•	•	•	•	•	•	•	•
n.	CON	ict i	101/	NG.				10			•	•	•	•	•	٠	•	•	•	•	•	•	•
ALC	GORIT	HM	DEI	LAY	RE	ESU	LT	s	• •	•••	•	•	•	•	•	•	•	•	•	•	•	•	•
<u>C01</u>	FLIC	<u>T-R</u>	ESI	(ST)	ANT	<u>A</u>	LG	OR	ITH	<u>IM</u> .	•	•	•	•	•	•	•	•	•	•	•	•	•
A.	INT	ROD	UCI	101	١.	•	•	•	• •	•	•	•	•	٠	•	•	•	•	•	•	•	•	•
в.	LOC	AL	MEN	IOR:	r t	JTI	LI	ZA	TIC	DN.	•	•	•	•	•	•	•	•		•	•	•	•
с.	NON	-UN	IT	ST	RIC	DE .	AC	CE	SS.	•	٠	•	٠	•	•	•	•	•	•	٠	•	•	•

#### PAGE

#### I. ALGORITHM CONFLICT SENSITIVITY.

#### A. INTRODUCTION

r

. .

.

•

In a companion report [1], the effect of different memory conflict resolution protocols on delays of memory accesses was studied. These <u>access delays</u> produce a delay in algorithm execution or <u>algorithm delay</u>. However, the relationship between these two delays has not been investigated in the literature, in part because the hardware cannot measure access delay in general, and partly because a memory access simulator is far easier to develop than the full instruction-level timing simulator necessary to measure algorithm delay.

A priori, it may not seem worth correlating access and algorithm delays. An architect may be comfortable with the assumption that there is a general correspondence between the two. Indeed, it will be one of the purposes of this research to determine a rule-of-thumb relationship by examining some typical scientific application codes; the question of whether the code itself is responsible for enhancing access delays will therefore be answered. Algorithmically, however, it will be shown that codes can be designed to exploit local conflict-free memory and achieve virtual independence of main memory access delays. These will be termed <u>conflict-resistant</u> algorithms. Their study may have short term value in the immediate task of developing library codes for the CRAY family of multiprocessors, and long term value in establishing an additional application of cache and local memory in MP supercomputer architectures.

The experimental vehicle for this largely empirical study is a CRAY X-MP simulator. This instruction-level simulator produces

-1-

numerical and timing results; the latter are accurate to within .2% for typical codes executing on a uniprocessor X-MP-2 without interprocessor conflicts. The conflict mechanism of the X-MP-2 is also simulated and has been found to be exact for large kernels of read and write instructions only. The conflict protocol of the X-MP-2 has been adopted in extension to 16 processors (even though the X-MP-4 is known to have some variations), except that processors are paired to achieve adequate memory bandwidth for buffer fetches. More validation is given in an appendix of [1].

#### B. MEMORY ACCESS VERSUS ALGORITHM DELAYS

1. Critical Path

Ë

-

r

.

ſ

The X-MP operates by a system of register and functional unit reservations. Instructions begin execution either (1) when reservations expire on the resources they require, or (2) when elements of a vector operand become available from a functional unit ("chaining"). When reads or writes are delayed by conflicts, the associated register reservations are held and chains are delayed.

A particular instruction issue and/or execution may or may not influence total execution time. For example, address formation is often masked by floating point computation in a vectorized code. When such influence does exist, the instruction is on the critical path of execution.

Determining which instructions are on this critical path is difficult even with a simulator. For example, a hold on instruction issue does not guarantee that the instruction creating the hold is on the critical path; both of the instructions may be

-2-

off the critical path and their issue time superfluous to total algorithm timing. The critical path is first a global issue.

\$7.5.5% \$1.5% Exception \$1.5% Exception \$1.5%

This critical path can change as access delays lengthens; for example, a formerly masked read or write may enter the critical path when its execution is delayed and no longer masked. An instruction awaiting two reads, as V3 in the vector sequence (in CRAY assembly language)

V0	,A0,1	(vector read)
V1	,A0,1	(vector read)
V2	S1*V1	(vector multiply)
<b>V</b> 3	V2+FV0	(vector add)

could be delayed by conflicts on either VO or V1; thus the algorithm delay is a function of delays on VO and V1 reads, creating a "worst-case" risk situation.

In contrast, a "best-case" condition occurs when an instruction is awaiting availability of alternate identical resources. In the X-MP, the read port (of two ports) is chosen during execution. If both ports are busied with delayed reads, the first available one is used.

#### 2. A Sensitivity Measure

In spite of the above threats to a well-behaved cause-effect relationship between memory access and algorithm delays, it is nonetheless possible to develop a meaningful sensitivity measure relating the two. Only <u>vector</u> access delays will be considered in the following discussion.

Define

Ë

F

-

r

T - algorithm execution time

-3-

Tm - time memory is busied during access
 of the ith vector in the critical path

 $\Delta T_{m_i}$  - change in  $T_{m_i}$  $\Delta T_i$  - change in T due to  $\Delta T_{m_i}$ 

r

Ŋ

r

 $\Delta T$  - total change in T due to delays in vectors. where T<sub>m</sub> is VL+3 without conflicts, where VL is the vector i length. Then if only the ith instruction is delayed

$$\Delta T_{i} = \Delta T_{m_{i}}$$
(1)

and the algorithm sensitivity to a delay in the ith access is

$$S_{i} \stackrel{\Delta}{=} \frac{\text{fractional change in } T}{\text{fractional change in } T_{m_{i}}}$$
(2)

$$= (\Delta T_{i}/T)/(\Delta T_{m_{i}}/T_{m_{i}})$$
(3)

$$= T_{m_{i}}/T$$
 (4)

Thus, this normalized sensitivity is not dependent on the fraction of time a read or write is in the critical path, but, once in the critical path, on its total vector length.

If m vectors are in the critical path, and if the effects on T of each vector access delay are independent of other delays (to be tested by simulation), then

$$\Delta T = \sum_{i=1}^{m} \Delta T_{m_{i}}$$
(5)

If all vectors are delayed by a <u>uniform</u> fraction of their lengths so that  $\Delta T_{m_i}/T_m = D$ , a constant, then define the global sensitivity

$$S_{III} \stackrel{\Delta}{=} \frac{\text{fractional change in } T}{D}$$
 (6)

$$= (\Delta T/T)/D$$
(7)

$$= \begin{pmatrix} m \\ \Sigma & T \\ i=1 & m \\ i \end{pmatrix} / T$$
(8)

In the limiting case, then, if every vector access has one clock in the critical path in the conflict-free case, the total sensitivity would be proportional to the sum of all the read/write vector lengths!

(9)

II. SIMULATED SENSITIVITY STUDIES

.

•

Ĺ

A. LARGE-DELAY SENSITIVITY

The relationship of Eq. (9) merely represents the additive nature of independent delays. The practical issues are the effects of (a) large and (b) random access delays on the critical path or, equivalently, on the algorithm delay. These two effects will be measured separately by simulation.

The S<sub>u</sub> defined in Eq. (6) can be measured, irrespective of whether Eq. (9) applies as a result of independence. By disabling the X-MP conflict resolution protocol in the simulator and instead artifically delaying all accesses a uniform fraction D of their vector lengths, the delay  $(D_u)$  in algorithm execution can be measured as a function of D. This will test the dependence of the critical path on large but uniform delays.

The result (Figure 1) shows that, for the three test codes, the slope  $S_u$  remains nearly constant for delays of up to 100% of the vector length. Thus, under the assumption of uniform delays, the hazards to the critical path disruption are insignificant for access delays far greater than likely to be encountered in practice. The incremental sensitivities  $S_u$  measured at D = 0 are given in Table 1 for a large number of cases.

It should be noted that Eq. (9) has been verified by inspection of clock-level timing of MUL2 and CFD executions.



ř

i N

.

r

.

١.

Thus, algorithm delay seems likely to be independent of access delays for even large uniform delays.

B. EFFECTS OF RANDOMNESS

Q

With the conflict protocol enabled, the delay in algorithm execution  $(D_{al})$  was measured for all processors involved in a simulation, and the delays averaged  $(\overline{D}_{al})$ . The delays of all accesses were also recorded and averaged  $(\overline{D}_{ac})$ . These delays were normalized by dividing by the total algorithm execution time and by VL (=64 for all codes), respectively; this yielded  $\widetilde{D}_{al}$  and  $\widetilde{D}_{ac}$ . The sensitivity

$$S_{a1} \stackrel{\Delta}{=} \widetilde{D}_{a1} / \widetilde{D}_{a0}$$

is then the measure of the random, large-deviation sensitivity encountered in practice.

Table 1 indicates that  $S_u$  and  $S_{al}$  are sufficiently different that the critical path must be moderately altered in some codes. Since large uniform deviations have been shown to have nominal effects on sensitivity, one is left to conclude that it is the randomness which disrupts the critical path. This is consistent with the previous discussion of how the critical path is altered, e.g., by masking and by best-case and worst-case events.

It appears that the sensitivity to a single delayed access should be less than unity; the provision for late chaining avoids the prospect of a delayed access causing a missed chain-slot time, as in the CRAY-1. However, it is unclear whether  $S_{al}$  can be greater than unity. Nonetheless,  $S_{al} < 1$  for all measured sensitivities (Table 2), with the largest being .939.

-7-

and the second second

		1	Utili	zations	ļ	Delay	s × 100	I	Sei	nsitivi	ties
Code	Banks		Ū	Ūb		õ	D <sub>a</sub>	1	S <sub>al</sub>	s <sub>u</sub>	s <sub>al</sub> /Ū <sub>m</sub>
ዮኖጥ	256	1	653	965	1	7 7	2 0	T	403	417	766
	128	ł	.629	.998	I	16.8	8.1	ł	.493	.417	.766
					ł			-   -			
CFD	256		.682	.986		6.0	2.3		.383	.336	.561
	128	ł	.668	.999		12.3	4.3	1	.349	.336	.522
		-			-						
MUL1	256	I	.690	.832	۱	5.1	2.5	ļ	.490	.464	.710
	128	1	.664	.921	1	16.8	6.5	1	.387	.464	.592
		-			-						
MUL2	256	I	1.51	.998	ł	5.9	5.1	I	.864	.602	.572
	128	1	1.31	.998	1	25.4	21.9	ł	.862	.602	.658
		-			-						
MUL 3	256		.932	.966	ł	2.6	.4	ł	.150	.147	.160
_	128	1	.925	.989	1	6.5	1.1	ł	.161	.147	.174
		-			-				•		

Table 1. Summary of simulation results for 16 processors. Sixteen samples were used to determine averages.

#### C. AN EMPIRICAL RELATIONSHIP

Aside from confirming intuition, Table 1 appears to show a relationship between sensitivity of Fortran codes and their memory utilization.

Define

È

## $\overline{U}_{m} = \frac{\text{average number of memory reads ad writes per processor}}{\text{algorithm execution time per processor}}$

Then the ratio  $S_{al}/\overline{U}_{m}$  is shown in Table 1 to range over a rather restricted set of values (.552 to .766), across different codes and in the presence of access delays  $\widetilde{D}_{ac}$  which vary over a 5:1 range (.051 to .254) as the number of banks is varied. An approximate sensitivity determined from

$$S_{a1} = .65 \overline{U}_{m}$$

would be within 18% for all cases. The range of this approximation is limited however, if  $S_{al}$  is bounded by unity. The relationship between  $S_{al}$  and  $\overline{U}_m$  is felt to be indirect; possibly it is due to the number of ports rather than  $\overline{U}_m$  which supply vector operands to the matrix multiply inner loop. If one of these ports is delayed, a "worst-case" delay is imposed on the loop and  $S_{al}$  increases.

D. CONCLUSIONS

In this section, two results stand out.

- (a) The randomness rather than the size of the access delays have the greatest effects on the critical path.
- (b) If the memory utilization per processor  $\overline{U}_{m}$  is known, the algorithm sensitivity to access delays may be estimated from the rule-of-thumb

MUL3 is a specially coded CAL routine (see Section III).

for conventional Fortran vector codes. This puts the simpler memory access simulation performed by computer architects on firm grounds, in so far as their ability to predict algorithm delay.

The above conclusions are based on three Fortran codes; this must be acknowledged as a small sample, in spite of the diversity of their access patterns. Also, the vector length was constant at 64; the above formula could also depend on VL, since for a given  $\overline{U}_m$ , the critical path would likely be more disrupted by short vectors.

s<sub>al</sub> = .65 U<sub>m</sub>

#### III. ALGORITHM DELAY RESULTS

ř

Although the above study of the two components of  $\tilde{D}_{al}$  (=  $\tilde{D}_{ac}$   $S_{al}$ ) may give insight, the algorithm delay  $\tilde{D}_{al}$  itself is ultimately of interest. These are depicted in Figures 2 and 3 and given in Table 2.

Figure 2 gives  $\tilde{D}_{al}$  when  $R_{bp} = 16$ , the most likely situation. The FFT, MUL, and CFD codes have nearly the same delay between 2% and 3% from 1 to 16 processors, corresponding to their simular  $\overline{U}_{m}$ . MUL<sub>2</sub>, with high access delay and large S<sub>al</sub>, has nearly a 5% delay. Their are seemingly no surprises here.

When the number of banks is halved, Figures 3 indicates that  $S_{al}$  of the high access  $MUL_2$  code increases by the greatest ratio (4.1:1). Even the small differences been curves in Figure 2 are magnified in Figure 3. The implication is that, since  $S_{al}$  remains relatively constant (Table 2) as  $R_{bp}$  increases,  $R_{bp} = 16$  is the smallest ratio which avoids the risk of high  $\tilde{D}_{ac}$ 's with common  $\overline{U}_{m}$ 's.





#### IV. CONFLICT-RESISTANT ALGORITHMS

#### A. INTRODUCTION

F

<u>.</u>

E

Undoubtedly, the greatest benefit of defining an algorithm sensitivity is in algorithm design. It will be shown possible, with careful control of the data flow in each processor using assembly language (CAL), to defeat the normal relationship between  $D_{ac}$  and  $D_{al}$  and ultimately to reduce the small-delay (incremental) sensitivity to zero. Since assembly coding is a common practice for CRAY-1 and CRAY X-MP library programs, it may take a small additional effort to isolate these workhorse codes from the large delays possibly associated with many-processor architectures.

#### B. LOCAL MEMORY UTILIZATION

Two conditions must be met to guarantee code performance resistant to access delays.

(a) Shared memory access must be off the critical path, and

(b) Vector access must be on data in conflict-free storage. The vector register set forms such storage on the X-MP; the former can be achieved by pre-fetching operands and post-storing results.

Prefetching is difficult to achieve for general codes, and, where possible, usually requires loop reordering and other instruction scheduling beyond commercially-available compilers. Library programs, which are often built around a small kernel, are candidates for such coding. Fortunately, CRAY-1 experience has shown that prefetching can be completely masked by floating point computation in linear algebra codes without reducing the execution rate; the vector register set is sufficiently large to act as a non-conflict buffer [2].

-14-

A matrix-vector multiply  $(MUL_3)$  has been assembly coded with these features; the resultant sensitivities are shown in Table 1. The related and  $S_{al}$ 's are a small fraction (20-25%) of those for the corresponding  $MUL_2$  Fortran code, and considerably less than any other kernel in the table.

C. NON-UNIT STRIDE ACCESS

0

r

 $S_{al}$  of the inner loop of MUL<sub>3</sub> has a zero value for small delays. However, the CAL implementation that yielded the low  $S_{al}$  of MUL<sub>3</sub> in Tables 1 and 2 for 64 × 16 matrix-vector multiplies produced quite different results when 64 × 64 matrices were multiplied, as indicated in Table 3a. The sensitivities  $S_{al}$  increase with number of banks, although  $\overline{D}_{ac}$  and  $\overline{D}_{al}$  decrease individually. The orgin of the problem seems worthy of discussion.

It is a convenience in CAL coding of matrix multiplies and other linear algebra codes to implement

Y + Y + MX

by loading the elements of X in reverse order into a vector register, and then arranging them as scalars to multply the columns of M. The related assembly code has the form

	A1 VL VO	64 A1 ,AO, -1
nner		•
.00 <b>p</b>	S1 .	. VO, Al
	V3	S1*FV2
		•

-15-

Banks	D <sub>ac</sub>	$\tilde{v}_{al}$	<sup>S</sup> al
	(%)	(%)	
Original code			
16	19.4	4.84	.249
32	5.32	1.64	.309
64	1.52	.842	.657
Modified Code			
16	17.6	1.47	.083
32	1.74	.391	.224
64	1.53	.271	.178
	Table 3	Effort of	eliminating counter-

Ċ

Ģ

\_

Ê

•

İ

r

•

Ċ

L

ble 3. Effect of eliminating counter-grain access in  $64 \times 64$  multiply; p = 4.



ř

r

2

.

.

F.

ÊĹ

Г

۰.

•

۰.

•

r

İ

-

1. A S

14

<sup>R</sup>pb  $R_{pb} = 8$ = 16 ₿<sub>ac</sub> ₿<sub>al</sub>  $s_{al}$ **D**<sub>ac</sub> Ď<sub>a1</sub> Sal 1 processor ( % ) (8) (%) (%) MUL 4.22 2.53 .600 MUL 2 3.75 2.19 .584 MUL<sub>3</sub> CFD<sup>3</sup> .76 3.43 .221 6.56 <u>4.37</u> <u>4.72</u> 1.85 .282 .393 FFT 2.07 .464 Average 2 processor MUL 1 26.5 9.25 .349 2.36 .756 3.12 MUL2 4.53 29.6 20.0 .675 .671 3.04 MUL3 .56 6.87 1.81 .263 .089 4.68 CFD 15.9 .294 7.19 2.21 .307 .374 .444 17.8 6.66 4.84 2.15 FFT 22.4 10.1 .423 4.92 2.44.544 Average 4 processor MUL .311 6.09 21.2 6.61 2.61 .429 MUL2 27.9 19.8 .709 5.62 .939 5.28 MUL3 1.12 .217 1.87 .31 5.15 .166 CFD 14.3 5.93 1.88 5.15 .360 .317 .496 15.0 .448 6.73 2.71 FFT 5.46 19.6 9.57 .457 3.12 5.77 .545 Average 8 processor MUL 1 6.02 16.2 .484 .371 4.69 2.27 MUL 2 .769 19.7 6.87 6.14 25.6 .893 MUL3 .49 7.34 .185 .262 1.36 1.87 1.85 .370 CFD 4.24 .350 5.00 12.1 .530 .472 6.56 6.61 3.48 FFT 14.0 5.78 17.0 9.14 .491 3.43 .569 Average 16 processor MUL 1 .385 16.9 6.51 5.00 2.51 .502 MUL 2 5.93 25.3 21.9 .865 5.09 .858 MUL<sup>2</sup> CFD<sup>3</sup> .158 2.65 6.56 1.04 .40 .151 4.30 12.3 .349 6.09 2.29 .376 .482 .500 FFT 16.9 8.16 7.65 3.83 Average\* 10.2 6.17 3.43 17.8 .520

<sup>\*</sup>MUL<sub>3</sub> not included in averages

Table 2. Delay and sensitivity summary for two R<sub>bp</sub> ratios. X-MP-2 protocol.

A delay in the load of VO may delay the first trip through the inner loop if VL is sufficiently long, since the load of S1 will not chain off the read. Worse, the read has a negative unit stride, whereas all other accesses have positive unit strides. Figure 4 shows the effects of such an access on the other highlyregular accesses. Access Z3, beginning at clock 5588, intesects and delays seven other accesses, two of them twice. It is evident that a window of accesses extending approximately -VL and +2VL clocks from the initiation of VO is potentially affected by such a counter-grain access. The access Z3 itself is delayed by 28 clocks.

ينې د ا

Γ

When the access is replaced by a positive unit-stride access, the low sensitivity of the modified code of Table 3 is obtained. The  $\tilde{D}_{al}$  is reduced to insignificant levels (.272%) for a typical  $R_{bp} = 16$ , and retains these levels (1.47%) when the number of banks is reduced by a further factor of 4!

#### REFERENCES

ji L

2

 $\sum$ 

- [1] Calahan, D. A., and K. E. Elliott III, "Memory Conflict Simulation of Many-Processor CRAY Architecture. Part I: A CRAY X-MP Study," Report SARL #6, Supercomputer Algorithm Research Laboratory, Department of Electrical Engineering and Computer Sciences, University of Michigan, March 1, 1985.
- [2] Calahan, D. A. et al, "Sparse Matrix and Other High Performance Algorithms for the CRAY-1," Report #124, Systems Engineering Laboratory, Department of Electrical Engineering, University of Michigan, January, 1979.

#### APPENDIX A

#### EXPERIMENT DESCRIPTION

#### EXPERIMENTAL PARAMETERS

D

The codes were produced by the X-MP CFT compiler from Fortran source codes. Vector length (VL) is 64 and stride is 1 for all cases.

Distinct program and data storage was used for each of the 16 processors. Code executions were initiated at irregular intervals to further randomize accesses between processors. In general, p samples were used to produce mean values with p procesors.

Two global static measures of memory accesses were made to monitor their uniformity.

(a) Memory utilization. This is the fraction

### $\overline{U}_{m} = \frac{\text{Total operands and results}}{\text{Simulation time (CP's)}}$

for the average processor; it is a measure of memory traffic for each code, and has a maximum value of 3, corresponding to the number of memory ports per processor. Table 1 shows  $\overline{U}_m \approx .67$  for FFT, CFD, and MUL<sub>1</sub>.

(b) Bank utilization. Let  $N_b$  be the number of banks. There is a risk with 64-length unit-stride vectors and  $N_b > 64$  that banks will not be equally utilized; this would create uncharacteristic delays in heavily-utilized banks. If  $\tilde{N}$ is the average number of accesses per processor across all banks, and N is the standard deviation from this average, define the bank utilization

$$\overline{U}_{b} = \frac{\overline{N} - N}{\overline{N}}.$$

-21-

 $\overline{U}_{b}$  = 1 indicates uniform accessing; if only 1/2 of the banks are accessed,  $\overline{U}_{b}$  = 1/2. Table 1 indicates .832 <  $\overline{U}_{b}$  < .998..

#### CODE DESCRIPTIONS

(a) Fluids kernel (CFD). Taken from the vectorized code of [7], this is a 32-statement single-loop Fortran kernel with an average of 3.2 64-length vector-vector operations/statement. Lack of a repetitive computational structure like FFT and MUL should make the access pattern the most random. Six buffer fetches occur in one kernel execution.

(b) FFT kernel (FFT). This code determines multiple 8-point complex-complex FFT's. Five buffer fetches occur in one kernel execution.

(c) Matrix-vector multiply kernel (MUL<sub>1</sub>, MUL<sub>2</sub>, MUL<sub>3</sub>). The inner-loop of MUL<sub>1</sub> and MUL<sub>2</sub> has two vector reads and one write per execution. MUL<sub>1</sub> maintains low memory utilization ( $U_m = .69$ ) with VL = 64 by multiplying 4 small (64 x 3) matrices in one kernel execution step; MUL<sub>2</sub>uses the same code with 512×2 matrices, which successively exercises the inner-loop 512/64 = 8 times, and achieves  $\overline{U}_m = 1.58$ , a value more characteristic of a large Fortran-coded matrix multiply on the X-MP. No buffer fetches occur in consecutive executions of the kernel. The inner loop of MUL<sub>3</sub> has one pre-fetched vector read per inner loop execution.

-22-

# FILMED

EN

11-85

DTIC