AD-A155 849	SOFTWARE MI AND 280 REF MONTEREY C	AIŃTENANCE RELAT ALIZATION(U) N A R R YOGEL MAR	ING TO THE INPUT AVAL POSTGRADUATE 85	TRANSLATOR School	1/2
UNCLASSIFIED				F/G 9/2	NL
	¥				



A CALL AND A

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

. /



AD-A155 849

NAVAL POSTGRADUATE SCHOOL Monterey, California





THESIS

SOFTWARE MAINTENANCE RELATING TO THE INPUT TRANSLATOR AND 280 REALIZATION VOLUME OF THE COMPUTER SYSTEMS DESIGN ENVIRONMENT

by

Robert Ralph Vogel

March 1985

OTIC FILE COPY

3

A. A. Ross Co-Advisors: N. F. Schneidewind

Approved for public release; distribution is unlimited

85 6 25 040

DISCLAIMER NOTICE

THIS DOCUMENT IS BEST QUALITY PRACTICABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
REPORT NUMBER 2. GOVT ACCESSION	HO RECIPIENT'S CATALOG NUMBER
A/53 8	47
TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERE
Software Maintenance Relating to the	Master's Thesis
Input Translator and Z80 Realization	March 1985
For the computer systems design	5. PERFORMING ORG. REPORT NUMBER
AUTHOR(e)	8. CONTRACT OR GRANT NUMBER(4)
Robert Ralph Vogel	
·	
PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT PROJECT, TASK
Naval Dostaraduate School	AREA & WORK UNIT NUMBERS
Monterey, CA 93943	
. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Naval Postgraduate School	March 1985
Monterey, CA 93943	121
MONITORING AGENCY NAME & ADDRESS(II dillerent from Controlling Offi	ce) 15. SECURITY CLASS. (of this report)
	SCHEDULE
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if differen	ion is unlimited
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if differen	ion is unlimited
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different SUPPLEMENTARY NOTES	ion is unlimited
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the ebstrect entered in Block 20, if different SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse side if necessary and identify by block num	ion is unlimited
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the ebetract entered in Block 20, if different SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse eide if necessary and identify by block num Computer aided design, controller, CSD realization, input translator	ion is unlimited
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse eide if necessary and identify by block num Computer aided design, controller, CSD realization, input translator	ion is unlimited from Report) nbor) E, CSDL, Z-80 Primitive,
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 different SUPPLEMENTARY NOTES SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse elde 11 necessary and identify by block num Computer aided design, controller, CSD realization, input translator ABSTRACT (Continue on reverse elde 11 necessary and identify by block num This thesis corrects the discrepancies Translator and the Z-80 Realization Vo System Design Environment (CSDE). It first time, complete processing of a p is a computer-aided design system for The Translator takes as input, a Compu (CSDL) problem and generates a primiti	ion is unlimited it from Report) E, CSDL, Z-80 Primitive, between the input lume of the Computer also demonstrated for the roblem through CSDE. CSD real time controllers. ter System Design Languag tive list. Each primitiv
DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribut DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 different SUPPLEMENTARY NOTES SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse side 11 necessary and identify by block num Computer aided design, controller, CSD realization, input translator ABSTRACT (Continue on reverse side 11 necessary and identify by block num This thesis corrects the discrepancies Translator and the 2-80 Realization Vo System Design Environment (CSDE). It first time, complete processing of a p is a computer-aided design system for The Translator takes as input, a Compu (CSDL) problem and generates a primiti is matched to identically named primit	ion is unlimited "from Report) E, CSDL, Z-80 Primitive, between the input lume of the Computer also demonstrated for the roblem through CSDE. CSD real time controllers. ter System Design Languag tive list. Each primitiv ive realizations (Continu

ABSTRACT (Continued)

.

.

6

Ģ

27

in the Realization Volume. The final outputs are hardware and software listings to implement the initial design.

Acce	soion For	
NTIS	GRA&I	K
i DTIC	TAB	Ē
Unan	nounced	ñ
i Just	ification_	
· · · · · · · · · · · · · · · · · · ·		
Bu	•	
្រូ សរនេស	ribution/	
Ave	lability (Codes
•	Avail and	/or
01st	Special	
	.	
A-1		
, ·	Ł	

S N 0102- LF- 014- 6601

2 SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

Approved for public release; distribution unlimited

Software Maintenance Relating to the Input Translator and Z80 Realization Volume of the Computer Systems Design Environment

by

Robert Ralph Vogel Lieutenant, United States Navy B.S., United States Naval Academy, 1977

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN INFORMATION SYSTEMS

from the

NAVAL POSTGRADUATE SCHOOL March 1985

Author:

folient K. Vogel Robert R. Vogel

Approved by:

lan a Co-Advisor

Marg Schneidewind, Co-Advisor

Win Willis R. Greer, Jr., Chairman,

Department of Admini rative Sciences Vine.

Kneele T. Marshall, Dean of Information and Policy Sciences

ABSTRACT

This thesis corrects the discrepancies between the input Translator and the Z-80 Realization Volume of the Computer System Design Environment (CSDE). It also demonstrated, for the first time, complete processing of a problem through CSDE. CSDE is a computer-aided design system for real time controllers. The Translator takes as input, a Computer System Design Language (CSDL) problem and generates a primitive list. Each primitive is matched to identically named primitive realizations in the Realization Volume. The final outputs are hardware and software listings to implement the initial design.

TABLE OF CONTENTS

I.	INTRODUCTION	8
II.	BACKGROUND	12
	A. SYSTEM DESIGN	12
	B. FOCUS OF THESIS	17
III.	NETHODOLOGY	20
	A. DETERMINING MEANINGS OF NEW PRIMITIVES	21
	B. CONPUTER SYSTEN DESIGN LANGUAGE (CSDL) PHILOSOPHY	24
	C. PRIMITIVE CONSTRUCTION	27
	1. Input/Output	31
	2. S.fixedwait	37
	3. S.call	38
	4. S.equivalenc and S.implicate	39
	5. S.forcons	39
	6. S.whilestart	41
	7. S.in and S.ni	43
	8. S.stboolwait and S.boolwait	43
	9. S.waitleast	46
	10. Changes to Smith's Primitives	48
IV.	TESTING AND DEMONSTRATION	51
	A. TESTING SEQUENCE AND EXAMPLE	52
	B. TRANSLATOR ERRORS	55
	C. THE CSDE PROGRAM	59
ν.	CONCLUSIONS	63

APPENDIX A - PRINITIVES AVAILABLE FROM TRANSLATOR 6
APPENDIX B - CSDL TEST PROGRAM 6
APPENDIX C - PRIMITIVE LIST, APPLICATION TIMING TABLE AND SYMBOL TABLE PRODUCED BY
TRANSLATUR FRUM CSDL TEST PRUGRAM
APPENDIX D - COMPARISON OF PRIMITIVES 7
APPENDIX E - REVISED Z-80 REALIZATION VOLUME 8
APPENDIX F - WORKING CSDL TEST PROGRAM 10
APPENDIX G - SUMMARY OF TRANSLATOR ERRORS 11
LIST OF REFERENCES 11
INITIAL DISTRIBUTION LIST 12

LIST OF FIGURES

1.	Current Ross Controller Design System12
2.	Syntax Structure Corresponding to 's.fixedwait'22
з.	Primitive List Segment Containing 's.fixedwait'23
4.	CSDL Problem Segment Corresponding to Primitives in Figure 324
5.	CSDL Implementation of Input32
6.	Changes Required for 's.whilestart'42
7.	Changes Required for Boolean Wait Primitives45
8.	Changes Required for 's.waitleast'47
9.	Realization of Blocks of Code to be Executed Once Only49
10.	Changes Required for Relational Primitives58
11.	Contents of Global Variable File62

I. INTRODUCTION

In the field of computer systems development, the current techniques are coming under increased scrutiny because of intolerably high costs. Hardware and software costs make up the two component parts of computer systems development costs. One source projects software to comprise approximately 90 percent of total system costs by 1985 [Ref. 1: p. 7]. This trend applies equally to large automated data processing systems and to special purpose microprocessor based systems, also called embedded systems. Total software costs for embedded computer systems, alone, in the Department of Defense(DOD) are projected to exceed 32 billion dollars by 1990 [Ref. 1: p. 8] with 40 to 75 percent of this total going to software maintenance. Since embedded computer system expenditures comprise roughly 50 percent [Ref. 2: p. 45] of all DOD software spending, this clearly illustrates that ways must be found to reduce these costs.

Current software/systems development methodologies generally embody a life-cycle approach with various phases such as requirements analysis, design, coding, implementation and testing. This process is expensive, time consuming and flawed mainly because the hardware choices are made early in the process to insure has ware availability upon

commencement of system testing. Consequently, misjudgments concerning hardware and software integration and the inability to completely satisfy the original requirements specification must either be 'lived with' at the end of the project or corrected at great expense.

A romated design tools of various types seem to hold the greatest promise in terms of increasing productivity of systems designers and programmers. They range in complexity from single function tools such as compilers, interpreters and editors to fourth generation languages, applications generators and complete software systems generators [Ref. 3: p. 63]. The key point of these latter types is that they greatly reduce the amount of labor required to finish a system design once the requirements specification has been completed. Although these tools may be primarily thought of as applying to large automated data processing projects, the principles also apply to embedded computer systems. Thus, similar tools exist and are being developed to aid designers of embedded systems, examples of which are realtime controllers and computers found in weapons systems guidance packages.

One approach to computer-aided design tools for software and systems design is rapid prototyping. Rather than going through the traditional phases of the design process and hoping that the single final product is on time, on budget, and satisfies the requirements specification, rapid

prototyping ellows preliminary designs to be produced relatively cheaply and quickly. Changes to a first prototype can be easily incorporated into a second and the process continues until the desired results are achieved. The important point to be remembered is that the first step in any design, the requirements specification, will still require thorough research by the designer regardless of what design tools are employed. Rapid prototyping encourages the consideration of software and hardware simultaneously throughout the development cycle and should result in the optigum design of a microcomputer based product at the lowest cost [Ref. 3: p. 76].

A computer-aided design tool for rapid prototyping of microprocessor based real-time controllers has been in development at the Naval Postgraduate School since 1982. The Computer Systems Design Environment (CSDE) Was originally implemented by Alan A. Ross [Ref. 4] in 1978 based on initial research by M.N. Matelan [Ref. 5]. CSDE has been the subject of several thesis efforts at NPGS, each examining a different module of the system. Currently, all components of the system have been completed, but certain conflicts between some of them required resolution before a successful demonstration of CSDE could be accomplished. The subject of this thesis was to identify and resolve the procedural conflicts that existed between certain

elapsed. This definition of 's.fixedwait' was confirmed by LtCol Ross prior to construction of the Z-80 primitive. He

TASK KBINPMAIN; MENU:=0; ISSUE (MENU); SENSE (KEYCHAR); IF KEYCHAR=1 THEN MINTAC :=1; END IF; ----> WAIT 10MS; <----END KBINPMAIN;

Figure 4

CSDL Problem Segment Corresponding to Primitives in Fig 3

was consulted prior to construction of all other primitives in question because of his familiarity with Matelan's concepts of the CSDL language.

A final source of information to be checked prior to actual Z-80 primitive construction is one or both of the other two currently existing realization volumes. For example, Ross wrote an 's.fixedwait' primitive for his Intel 8080 Realization plume [Ref. 4: p. B-4]. This provided an excellent model for which to work with good examples of the proper placement of CSDE statements as well as the assembly language statements that would cause the controller to execute the function of this primitive.

B. COMPUTER SYSTEM DESIGN LANGUAGE (CSDL) PHILOSOPHY

Before discussing actual primitive construction an important question needs to be answered. Why only construct primitives in the Z-80 Realization Volume to match existing primitives available from the Translator instead of changing as terminals. In this case <PERIOD> can ultimately be a number and measure of time ranging from hours to nanoseconds. The syntax for 's.fixedwait' is relatively straight forward but the format for construction of a primitive has still not been made clear.

The next step is to look at the primitive list generated by the Translator from the CSDL test program to find 's.fixedwait'. A segment of the primitive list containing 's.fixedwait' is shown in Figure 3. This primitive list was

	P	33t.generated	for: KBINPMAIN	*******	
	P	34s.proc	(KBINPMAIN:)		
	P	35s.essign	(MENU, @C02:8,8)		
	Ρ	36s.issuevent	(MENU:8)		
	P	37s.sensecond	(KEYCHAR:8)		
	₽	38 s.e g	(GTO1, KEYCHAR, GCO1	:8,8,8)	
	₽	398.jmpf	(@T01,@02:8)		
	P	40a.assign	(MINTAC. 0C01:8.8)		
	P	41s.loc	(02:)		
>	P	42s.fixedwait	(10)		<
	P	43s.exitproc	(KBINPHAIN:)	*******	

Figure 3 Primitive List Segment Containing 's.fixedwait' generated for TASK KBINPHAIN in the procedures section of the CSDL test program, shown in Figure 4. By looking back and forth between the these two figures one can understand each CSDL construct and its matching primitive. In the case of 's.fixedwait', 'WAIT 10MS' results in the primitive 's.fixedwait (10)' and means that when the 'WAIT' instruction is encountered no other tasks are to be executed or contingencies checked until the specified time has

thesis (Ref. 8: pp. 47-54). The syntax structure for a given primitive serves as the basis for development of a new primitive realization. Newly developed primitives are discussed individually in subsection C of this chapter and the CSDL syntax structures that apply are listed as each one is discussed.

In most cases, the Backus-Neur syntex structures were insufficient to determine the meanings of new primitives. One also had to study the applicable port: n of Carson's CSDL test program and look at the corresponding set of primitives. In this manner one could see the context in which the primitive was used to better determine its meaning. For example, to determine the meaning of 's.fixedwait' first look at its syntax structure in figure 2. Note that a word not enclosed in brackets is called a

<WAIT> ::= WAIT <PERIOD>

/ WAIT <EXPRESSION> : <PERIOD>
<PERIOD> ::= *NUMBER* <TIME MEASURE>
<TIME MEASURE> ::= H / M / S / MS / US / NS

Figure 2 Syntax Structure Corresponding to 's.fixedwait'

terminal and a word that is enclosed in brackets, < >, is called a nonterminal. Terminals appear in a CSDL problem as is, while nonterminals are located elsewhere in the Backus-Neur description of CSDL until they ultimately are defined

available from the Translator for one to one correspondence. The net result was that 15 of 39 possible primitives available from the translator had no matching primitive in the 2-80 Realization Volume. Thus, the first task was to write new primitives for the 2-80 Realization Volume to match the outstanding 15 from the Translator.

Smith wrote 68 software primitives for his Z-80 Realization Volume. It would seem to be a fairly reasonable task to write 15 more. Some were relatively easy while a few were not constructed for reasons discussed later.

A. DETERMINING MEANINGS OF NEW PRIMITIVES

The general approach to writing a new Z-80 primitive is to first examine the part of the CSDL language that the primitive represents and to understand what it means. Since no language manual exits for CSDL, one must examine the actual ayntactic structure that corresponds to the primitive. Carson made this correspondence through the use of production numbers. Each CSDL primitive listed in Appendix A has a production number which corresponds to the production number of its syntax structure. The CSDL syntax structures are displayed in Backus-Naur form which is a stendard representation of the syntax structures of a computer language [Ref. 10: p. 16]. Originally conceived by Matelan, CSDL was refined by Carson when he developed his Translator and is displayed by production number in his

III. <u>METHODOLOGY</u>

The tesk of identification and correction of discrepencies between output from Carson's Translator and primitives available in Smith's Z-80 Realization Volume is a difficult software maintenance project. The importance of well documented code and the desirability of a face to face turnover between past and current researchers was made painfully clear as work progressed. The primary sources of information regarding CSDE were more than adequate with the availability of Matelan's reports, Ross's thesis, and LtCol Ross, himself. Information regarding Carson's Translator consisted of his thesis, a loose sheet summarizing Translator produced primitives (Appendix A), and a CSDL test program (Appendix B) designed to produce a primitive list (Appendix C) containing all primitives available from the Translator. These last two items proved invaluable in helping to determine the functional meanings of the Translator produced primitives. Information regarding Smith's Z-80 Realization Volume consisted of his well documented thesis and a simple but important demonstration problem written and discussed by Riley [Ref. 9: Appendix E.].

Initially, a comparison was made between software primitives in the Z-80 Realization Volume and those

Once the discrepancies with primitives were corrected, sample demonstration problems were run through the entire process to test each new primitive and those old Smith primitives retained in the revised Z-80 Realization Volume. The demonstration problems were simple and only proved that each primitive could be processed by the CSDE system based on a single set of data. This brings to light the general problem of systems testing within the computer industry. Just because one problem was successfully demonstrated in CSDE does not mean other errors do not exist. However, exhaustive testing was not possible during the scope of this research just as it is rerely possible in industry.

primitives that were available for use in the Z-80 Realization Volume. For example, the Translator generates a primitive called 's.sensecond' which relates to sensing a condition or testing for a certain flag. There was no 's.sensecond' primitive in the Z-80 Realization Volume. This did not mean that the Z-80 Volume lacked primitives that could implement the function of 's.sensecond'. Rather, the problem may only have existed in the names used to label the same macro-instruction. This problem of discrepancies between primitives generated by the Translator and those available in the Z-80 Volume caused CSDE to abort an attempted controller implementation with Z-80 a microprocessor when such a discrepancy was encountered.

To correct the discrepancies with primitives, all primitives available from the Translator were compared to those present in the 2-80 Realization Volume. For Translator primitives like 's.sensecond', which had no matching 2-80 primitives, a solid understanding of the function of the primitive was gained. Then the 2-80 Volume was examined to see if the function in question was labeled with a different name or implemented in a different manner. Corrective actions consisted of modifying old primitives and adding new primitives to the 2-80 Realization Volume so that all primitives produced by the Translator can now be realized except for 's.in/outport'.

Translations of software primitives in the Realization Volume contain references to hardware primitives, also contained in the same Realization Volume. For example, the translation for a software primitive like 's.clockon25' (generate a 25 millisecond clock) contains the statement, 'include h.clock'. 'h.clock' is the Z-80 hardware primitive which details the connections for the counter-timer chip on the CPU circuit board to produce a 25 millisecond clock. Modifications or additions to software primitives in a Realization Volume must also be accompanied by appropriate changes to hardware primitives. This insures that a realizable controller design, in terms of software and hardware, can still be produced by CSDE.

B. FOCUS OF THESIS

The Translator module of the CSDE system was not developed by Ross during his initial research. During subsequent thesis research at NPGS the Translator module was written by T. H. Carson [Ref. 8]. Concurrent to Carson's work, the Z-80 Realization Volume was developed by Smith [Ref. 6]. A successful demonstration of the complete CSDE, from input to operation, is the subject of this thesis. Previous discrepancies between these two modules prevented such a demonstration.

The discrepancies involved differences between the primitives that were produced by the Translator and

[Ref. 7]. The Z-80 volume, added by Smith [Ref. 6], was chosen for use during this thesis research because the prototype computer used for demonstration is currently configured for Z-80 operation.

1

Device Description and Library Update (Figure 1) refer to the process of adding new Realization Volumes in the future as well as updating currently existing volumes. This process is extremely complex because a Realization Volume not only includes software primitives and their assembly language translations, but also contains hardware primitives describe the chips or multi-chip circuit boards which required to implement the software primitives. In the Z-80 Realization Volume, all hardware primitives refer to circuit boards rather than individual chips because Smith designed his Volume for the Pro-Log computer. The Pro-Log can be reconfigured easily by installing different boards as required [Ref. 13]. An example of a Z-80 hardware primitive is 'h.atod' which calls for an 8 bit analog to digital conversion board. The actual translation of 'h.etod' specifies items like which circuit board to use and which jumper pins should be connected or disconnected.

The hardware listing produced by CSDE for a given design is the indirect result of the software primitives generated by the Translator. As Translator-produced software primitives are successfully mapped to software primitives in a Realization Volume, .hardware is also specified.

errors in Translator input, will deposit error messages in this file [Ref. 8: p. 28].

The key aspect of CSDE is how it picks the perticular microprocessor to be used and how it generates the assembly code listing to make the system work according to the requirements of the initial problem statement. The primitives generated by the Translator are really generic in nature. To convert them to assembly code, each primitive is metched to an identically mamed primitive in the Realization Volume that applies to the specific microprocessor that has been selected to implement the problem. For example, the Realization Volume for the Zilog Z-80 contains a list of primitives and the 2-80 assembly code sequence that implements each primitive. Thus, the Functional Mapper would take the primitive, 's.jmpf', which had been produced by the Translator and match it to 's.jmpf' in the Z-80 Realization Volume. The primitive, 'a.jmpf', is implemented or realized with three Z-80 assembly language statements. This matching process is called functional mapping because the Translator primitive is mapped into the 2-80 Realization Volume. Details relating to variables, precision, and timing are addressed by Ross [Ref. 4: pp.79-85].

The Library of Realization Volumes (Figure 1) currently contains three volumes based on three microprocessors. An Intel 8080 Volume was developed by Ross during his original research and an Intel 8086 volume was added by A. J. Cetel microprocessor. An example of a primitive is 's.jmpf' which causes a jump to a location if a variable is false.

The second the second function of the second function of the second second second second second second second s

The Timing File, also called the Application Timing Table, is output in a file named 'IADEFL.DAT' and contains attributes of the contingency/task pairs such as maximum allowed time duration of each task and contingency and the relative priority of each pair. This information is stored in a table format and is used by the Timing Analyzer to produce a monitor program for the melected microprocessor. The monitor program (similar to a simplified operating system) insures that all contingency/task pairs are executed within the required time constraints as stated in the original CSDL problem.

The third and fourth output files from the Translator are named 'SYMFILE.DAT' and 'TRANSLATE.DAT'. 'SYMFILE.DAT' contains the Symbol Table, also called the Environment Table. The Symbol Table is a listing of attributes of variables and constants such as type, precision, and value. The Symbol Table is actually a subset of the Primitive List ('PRIMFILE.DAT'). It's use by the CSDE program is optional. If SYMFILE.DAT is available, the Functional Mapper will read the Symbol Table before reading the entire Primitive List and the CSDE program will execute faster. 'TRANSLATE.DAT' is a text file for user convenience and is not used by CSDE. Carson used it as an aid in debugging during the development of the Translator. Currently, diagnostics which trace

Currently, three common microprocessors, the Zilog Z-80, Intel 8080 and Intel 8086, are available for hardware implementation depending on which microprocessor best satisfies the design requirements as determined by CSDE.

The following discussion relates to the various blocks in Figure 1. First, the problem statement or functional description of the controller is written in the Computer System Design Language (CSDL). The syntax used by CSDL was originally defined by Natelan and is summarized by Ross (Ref. 4: pp. 10-12]. A dedicated language manual for CSDL has not yet been developed. The CSDL problem statement includes such things as the variables to be used, functions to be executed and contingency/task pairs. A contingency/ task pair is simply a statement that describes which function or task will be executed in response to a particular condition or contingency. The problem statement is then input to the Translator which is equivalent to inputting a Pascal source program into a Pascal compiler. ● 見たなるのかなる 見たた となるのない見たたたたたがが見たたたのであるので、「「ないたたた」を見たためです。 見たたたたたたので、見たたたたながらいまです。 マンド

The Translator is a compiler which reads the CSDL program and generates four output files. Two of these four files are required by the CSDE system and are shown in Figure 1. The Primitive List is output in a file named 'PRINFILE.DAT' and contains a list of primitives which describe the input problem. A primitive is basically a macro-instruction which is later translated by CSDE into assembly language instructions for the chosen

II. BACKGROUND

A. SYSTEM DESIGN

To better understand what the procedural conflicts were and where they specifically existed within CSDE, a review of the system is essential. Refer to Figure 1 [Ref. 6: p. 20] for a simplified block diagram.



Figure 1 Current Ross Controller Design System

The basic concept of CSDE is that a designer be able to describe a controller application functionally in a high order language, input this description into the system and obtain software and hardware listings that describe a prototype implementation of the desired application. modules of the CSDE system and to complete a successful demonstration.

Concurrent to this research, two projects related to CSDE were also completed. Mr. Greg Lukas was hired to perform extensive software maintenance on the CSDE program to make it more user friendly and run more efficiently. LCDR Jim Poole worked on a project to streamline the physical process of running a design problem through CSDE.

Poole's research attacked a problem, documented by Smith [Ref. 6] and Riley [Ref. 9], in which numerous steps were required to work within the CSDE environment. The steps involved the separate uses of the VAX 11/780 minicomputer, ALTOS Z-80 microcomputer, the Pro-Log microcomputer, and data transfer via modem. Poole constructed a single Zenith Z-100 microcomputer workstation from which all CSDE operations could be conducted. This makes CSDE much more convenient for the user. [Ref. 12] the Translator to produce primitives to match the ones originally evailable in the Z-80 Realization Volume?

The philosophy of CSDL is that the designer should be able to specify the functional design of a controller totally independent from the knowledge of any specific hardware that might be used to build it. The structures available in CSDL are generic in nature and allow the description of arithmetic, logical, and input/output operations that could be applied to any computer-based controller. Thus, the primitives that are available from the Translator are a direct reflection of the CSDL language as originally defined by Matelan. To change the Translator so it would produce a primitive such as 's.atod' would first require a change to CSDL. A syntax structure would have to be added such that a designer could specify an analog to digital signal conversion during an input/output operation. Why did Smith include an 's.atod' primitive in the Z-80 Realization Volume?

Smith included many primitives whose functions are not supported by CSDL. Some, like 's.atod', were written to provide the capability to use the hardware that was available to him. In this case, one of the boards currently available is a Pro-Log compatible analog to digital conversion board, a Mostek mdx-a/d8 board. Another is 's.clockcons', written to enable use of the 3-channel clock that is co-mounted with the cpu on the Z-80A cpu board. As

it stands now, an analog to digital function can not be included in a controller designed within the scope of CSDE and would have to be added externally once the CSDE controller design was realized.

In addition to hardware specific primitives, Smith also included specialty primitives such as 's.consfp', 's.varfp', and 's.fptoieee' to handle internal data represented in floating point notation. Here too, CSDL does not allow the designer to be this specific.

The net result is that the modified Z-80 Realization Volume produced by this thesis research excludes many of Smith's primitives. If the CSDL language is expanded in the future some of these deleted primitives might then be included.

The final reason for not making any changes to the Translator is the lack of expertise of this researcher in the area of compiler design and construction. This also makes it impossible to correct a few formatting errors that occur in the Translator's output files. These iormatting errors cause the CSDE program not to accept a logically correct CSDL problem straight from the Translator. The specific errors discovered are discussed in Chapter 4 and summerized in Appendix G.

C. PRIMITIVE CONSTRUCTION

Having determined the meaning of the new primitive to be constructed, the first step in construction was to write the Z-80 assembly language routine that would accomplish the desired function. The routine was then tested independently to eliminate logical and syntax errors prior to inclusion in the rest of the primitive body. Although the routine could be tested separately on any CP/M Z-80 microcomputer, it was easily tested right on the Pro-Log utilizing the Zenith Z-100 workstation set up specifically for CSDE research. This workstation consists of the Z-100 connected to the Prolog and connected to the VAX 11/780 on which the Translator and the CSDE program both reside [Ref. 12].

To test a routine, it was first written on the 2-100 using an editor or word processor like Wordstar in nondocument mode. It was then assembled and linked using the procedures set forth by LCDR Jim Poole, developer of the CSDE work station [Ref. 12]. The starting address specified at time of linkage must be 4000h since this is where user addressable RAM starts in the Pro-Log. Once the routine was linked its resultant hex file was downloaded to the Pro-Log using the AHDS program resident on the 2-100 and on an EPROM starting at 0000h in the Pro-Log. Detailed procedures are contained in Poole's thesis. Having downloaded the routine into the Pro-Log, it was run by pressing the reset button on the Pro-Log then typing G4000 on the ADH-3 monitor which is

iso connected to the Pro-Log. Results were checked by inspecting the contents of appropriate memory locations, again using the facilities of the AMDS monitor in the Pro-Log. This same procedure was used to test programs generated by CSDE except that instead of creating the assembly routine on the Z-100, the assembly program output from CSDE was downloaded from the VAX to the Z-100.

In the case of 's.fixedwait', for example, the assembly code consists of two down counter loops, one nested inside the other, that delays the cpu from doing anything else as its executing the loops. For demonstration purposes, it was linked to a short routine to display some letters on the Pro-Log once the software delay had been completed. The delay was written to handle time in milliseconds vice microseconds so that the user could see the delay by timing the interval with a watch from the time the routine was started until the letters actually appeared on the Pro-Log display. The reference for Z-80 assembly language was Zaks' <u>Programming the Z-80</u> [Ref. 14] and the reference for writing the letter display routine was the users manual for the Pro-Log 7303 Keyboard/Display Card [Ref. 15: p.3-5].

Once the assembly language routine was written and tested the rest of the primitive was constructed. There are very strict formatting requirements for the construction of a primitive. Detailed instructions ar contained in Ross's thesis [Ref. 4: pp. 79-85.] and particular attention must be

paid to the column dependencies and format for the arguments contained in the primitive title line. The best way to understand primitive construction format is to study previously written primitives by Ross [Ref. 4: Appendix B] and Smith [Ref. 6: Appendix C].

When the primitive was finished it was added to the Z-80 Realization Volume. The Volume is normally contained in a file called RELIZE.NAC although the CSDE program allows the designer to name the required files anyway he chooses. Its format is strict in that the first portion of the Volume must be an index of the primitive title lines in alphabetical order. The last 4 numbers following the second colon of each title line specify the first occurrence of a CALC line, the first occurrence of an ATTR line and the beginning and ending line numbers locating the primitive within the Volume. To make the addition or deletion of primitives to the Volume easier. a program is available on the VAX called FORMAT.EXE. It takes as input just the primitives, stripped of line numbers and with no index. The primitives must start in column 6 and the last 4 numbers specified in the primitive title lines can be delineated simply as spaces or asterisks such as in 's.fixedwait (time:0,1275:15,-5,18, , ,****,****)'. If certain values in a title line are to be left intentionally blank such as in 'h.cardcage (:: , , 0,0,****,***)', the blanks must be present before input to FORMAT or else FORMAT will inject an

extra comma into the primitive title line. The FORMAT program will create the index, add line numbers, and correctly fill in the last 4 numbers in each primitive title line. To use the formatter, type RUN FORMAT. It will ask for an input file name which is the file containing the unnumbered primitives. Then it will ask for an output file name which should usually be RELIZE.MAC. The resultant output file is ready for use by the CSDE program.

Because of the variation in complexity of the new primitives, it is important to discuss specific aspects that make each one unique. This should help future researchers if CSDL or the Translator is modified and more primitives need to be added to the Realization Volume. The following primitives were added to the Z-80 Realization Volume: s.inputport, s.sensecond, s.outputport, s.issuevent, s.fixedwait, s.call, s.equivalenc, s.implicate, s.forcons, s.whilestart, s.in, s.ni, s.stboolwait, s.boolwait, and s.waitleast. These new primitives along with relevant primitives from Smith's original Z-80 Realization Volume can be found in the revised Z-80 Realization Volume in Appendix E. Each of the constructed primitives is discussed below. The primitive, 's.in/outport', was not constructed. The 2-80 Realization Volume now contains a realization of every primitive that can be invoked by the Translator except for 's.in/outport'.

1. Input/Output

Ì

Ś

Five different primitives relating to input/output (I/O) are produced by the Translator which were not present in Smith's Z-80 Realization Volume. They are 's.inputport', 's.sensecond', 's.outputport', 's.issuevent', and 's.in/outport'. A discussion of Matelan's philosophy towards I/O is appropriate before describing primitive details.

Natelan stated that 'type' refers to how data may be used rather than how it is stored. Traditionally, we think of types in the latter sense, such as a variable being specified as type integer or real. CSDL allows 3 transmission types: INPUT ONLY, OUTPUT ONLY, and DUPLEX (input and output) [Ref. 10: p. 18]. To understand the differences a real world example is presented.

If a controller were to periodically sense the position of a valve, the valve would need to produce a proportional analog output signal which would then be converted to a digital signal by an analog to digital converter. This digital signal would be available via a specific line to a specific port which would be uniquely addressed by the cpu of the controller. This port would be for INPUT ONLY with data on the current valve position always available.

A typical hardware I/O implementation for a 2-80 microprocessor might involve using a parallel input/output interface chip (PIO), which provides 2 or 3 ports. A port, here, refers to an 8-bit connection that may be used for input or output [Ref. 11: p. 162]. A PIO chip is programmable to set the direction for which the ports will be used. To provide INPUT ONLY, the software must first select the port to which the position signal is sent and program the PIO so that the selected port is set up in the INPUT direction. Once the port is set up, information can be read from it as often as the programmer desires with a simple instruction such as the Z-80 "in $a_r(n)$ ", where 'n' is the port address and 'a' is the accumulator.

The primitive, 's.inputport', comes from the CSDL syntax, <INPUT SPEC>::= INPUT:<TRANSHISSION BODY> END INPUT, and the primitive, 's.sensecond', comes from the CSDL syntax, <DATA INPUT>::= SENSE (<NAME>). Using the valve example, source to and primitives generated by the Translator might appear as in Figure 5. The primitive,

SOURCE	: <u>OBJECT</u>		
(CSDL Problem Statement)	(Primitive List)		
: ENVIRONMENT INPUT: VLVPOS,8,TTL		(VLVPOS,TTL:8)	
•			
PROCEDURES			
FUNCTION VALVCHEK	: .		
SENSE (VLVPOS)	: s.sensecond	(VLVPOS:8)	
•	: .		
•	•		

Figure 5 CSDL Implementation of Input
's.inputport', would be used to set up the desired port for input (i.e. send appropriate control code to the PIO) and 's.sensecond', would be used to actually get data from the desired port into the cpu.

Similarly, the controller should be able to send a digital output signal via a digital to analog converter to the valve positioning motor. This would be an OUTPUT ONLY function. The primitive, 's.outputport' comes from the CSDL syntax, <OUTPUT SPEC>::= OUTPUT:<TRANSHISSION BODY> END OUTPUT, and 's.issuevent' comes from <DATA OUTPUT>::= ISSUE (<NAME>). The primitive, 's.outputport', would be used to set up the desired port for output (i.e. send the appropriate control code to the PIO) and 's.issuevent' would be used to actually send the digital valve positioning signal to the desired port for output.

The implementation of data transmission type DUPLEX is more complex. Duplex means the capability of INPUT AND OUTPUT through a single port with no prior set up. Theoretically, this might imply using a PIO that did not require control codes to set up the direction of one of its ports prior to using that port. Data could be 'sensed' from or 'issued' to a port defined as duplex without having to worry if the port was configured correctly. In the event that duplex was not implemented solely through the use of a non-programmable PIO, it might be achieved by including code within the 's.issuevent' and 's.sensecond' primitives

to change port direction whenever an output or input was required. Under what conditions would a designer desire a DUPLEX transmission type? Perhaps there are hardware restrictions that limit the number of ports available to the controller and DUPLEX is the only way to satisfy all of the I/O requirements of the external device being controlled. The CSDL philosophy is that the designer is not concerned with hardware when he originates his design. Hardware is determined by the realization volume, whose software primitives are written for a fixed set of components specified by the hardware primitives. If a designer inputs one design into CSDE with too many INPUT ONLY or OUTPUT ONLY data transmission types, CSDE might declare the design not realizable for a given microprocessor type such as contained in the Z-80 Realization Volume. In the case of the Z-80 Volume, hardware is specifically configured at the board level and I/O software primitives must incorporate the programming guidelines of the board manufacturers. Alternately, if the designer resubmitted his design using more DUPLEX types in lieu of separate INPUT and OUTPUT types, the design might be realizable.

There are no PIO devices installed in the hardware currently allowed by the Z-80 Realization Volume. If a PIO chip was installed, a DUPLEX data transmission type primitive could be added to the Z-80 Volume by constructing the 's.in/outport' primitive such that it emulates the

DUPLEX function. One possible scheme might be that when a DUPLEX type is declared, it is automatically set up to a default mode of INPUT only. Data may be 'sensed' from the referenced port with no change in port setup. If data is 'issued' to this port than a software mechanism must exist to reset the port for OUTPUT first and, upon completion of the data output, reset the port to its default configuration of INPUT ONLY.

and the second state of the state of the second state of the secon

In the case of the Z-80 Realization Volume, a single data port on the Pro-Log keyboard/display card is available for input or output. A single control port is also available to control the mode of display of data once it has been output from the CPU to the keyboard/display card. Data sent to the control port controls the output display and not the data port. Thus, this single data port is DUPLEX in nature since no control codes are required to configure it for input or output. However, no DUPLEX function. i.e. an s.in/outport primitive, has been added to the Z-80 Volume. Because of the simple hardware available, it would merely duplicate the functions of the 's.inputport' and 's.outputport' primitives. More importantly, a flaw exists in the Translator which will not allow data to be 'sensed' or 'issued' through a variable that has been declared as DUPLEX.

To demonstrate the concepts of I/O for this thesis, the I/O primitives have been constructed very simply. The

hardware they use is the Pro-Log keyboard/display board which only has one data port addressed at dOh. The value of the digital signal available at the port can be determined by inspection of the 8 leds on the board, representing bits O through 7 read right to left. The 's.outputport' primitive creates an output variable used to hold the output value, clears the led display, and sends a control code to the board's single control port, dIh, to disable the alphanumeric display. The 's.issuevent' primitive outputs the contents of the output variable declared by 's.outputport' to the data port. The value can then be determined by inspection of the 8 leds.

The primitive, 's.inputport', creates an input storage location. No other actions are required because of the very limited I/O facilities of the Pro-Log keyboard/display card. With only one data port available for input, no control codes are required. When more complex I/O hardware is available this primitive will require modification. The primitive, 's.sensecond', is slightly artificial in that a conversion routine was added to accommodate the 2 rocker switches on the keyboard/display card. These awitches directly control the contents of bits 6 and 7 (assumes bits numbered 0 to 7) of the 8-bit data port when it is 'sensed' for input. Thus by masking out all but the left most 2 bits, 4 possible values can be 'sensed' for input as directly controlled by the position of the rocker switches. Four possible input values were sufficient for the demonstration problems attempted. Exact details as to switch positions can be found in the comment lines of the primitive in Appendix E.

2. <u>S.fixedwait</u>

The primitive, 's.fixedwait', has already been discussed in section III.A. There are a few additional points of interest.

primitive contains an attribute line This in addition to comment and calc lines. Attribute lines are used when the length of time of execution of a primitive is directly related to one of its input values. In this case, the input value is the desired time delay in milliseconds and also controls the length of execution of the primitive. Normally, the maximum execution time for a given primitive appears in the primitive title line as the second number after the second colon. The units are in clock cycles. A negative number is treated as a flag to indicate that the actual attribute needs to be calculated at code generation time. The flag is also the offset value, starting from the primitive title line, of the line number where the attribute calculation can be found.

)

In the case of 's.fixedwait', the attribute line is 'attr time =<time>=4000' and means take the input value and multiply it by 4000, with the result being the real execution time for this primitive in terms of clock cycles.

The factor of 4000 comes from the fact that 1 millisecond equals 4000 clock cycles with a 4 Mhz clock. The Z-80A supplied on the Pro-Log cpu board uses a 4Mhz clock.

There is a format error in the way the Translator produces this primitive. Specifically, there is a missing colon; the format should be 's.fixedwait (10:)' instead of 's.fixedwait (10)'. Normally the missing colon would cause a fatal error within the CSDE program but the program has been modified to accept 's.fixedwait' without the colon. Informative error messages still result to remind the designer that the Translator requires modification.

3. <u>5.call</u>

The primitive, 's.call', comes from the syntax, <PERFORM TASK> ::= *ID*, and gives the designer the ability to execute one task from inside another task without first having to check the other task's associated contingency. The Z-80 code to implement this primitive consists of a call instruction to a label that marks the desired task's subroutine. Although logically correct, this primitive is not useful within CSDE because no mechanism exits to account for the extra run time that is incurred when a task is executed in this manner. If 's.call' is used, CSDE will not have an accurate execution time statistic for a given design and could falsely generate a realization of a problem that does not meet the designer's timing requirements.

As discussed below in section IV.C., the CSDE program underwent extensive revision to improve efficiency and ease of use. An indirect benefit of primitive testing for this thesis was that the revised CSDE program was able to be debugged. While important to the overall CSDE project this sometimes caused great frustration when CSDE program errors alowed down the testing process. Primitive testing also validated the usefulness of the CSDE workstation.

A. TESTING SEQUENCE AND EXAMPLE

A detailed user's manual for working within the CSDE environment is contained in Poole's thesis (Ref. 12]. It specifies the exact command sequences to use the CSDE program on the NPGS Computer Science VMS Vax 11/780. It also explains how to use the CSDE workstation to transfer files between the 2-100 and the VAX, assemble and link 2-80 programs produced by CSDE, and download resultant hex files to the Pro-Log. The process is summarized as follows.

Once a new primitive realization was written and added to the Realization Volume as discussed in Chapter 3, a short CSDL problem was written to exercise it. Appendix B shows the proper CSDL format to generate every primitive except 's.not'. The file containing the CSDL problem was renamed DAT.DAT, as required for input to the Translator. The problem was then run through the Translator to generate the primitive list, application timing able, symbol table, and

IV. TESTING AND DEMONSTRATION

The objective during testing was to verify that every primitive in the revised Z-80 Realization Volume could be processed through CSDE to produce error free code that would run on the Pro-Log computer. This applied to newly constructed primitive realizations as well as those retained from Smith' Z-80 Volume. All primitives were successfully tested at least once except for 's.in', 's.ni', and 's.not'. The first two were discussed in section III.C.7. and the latter was not tested because the Translator would not generate it. Many unsuccessful attempts were made to discover the proper syntax for 's.not' mine the Backus-Naur form specified by Carson failed to work.

To minimize the potential for multiple errors within one test problem only one new primitive was tested at a time. This involved writing simple CSDL problems for each primitive usually with only two contingency task pairs. The testing was not exhaustive. For example, if a primitive like 's.ge' (checks condition for greater than or equal to) was tested, not all possible combinations of positive and negative numbers were submitted as input data. This was because of time constraints and the fact that Smith already tested the logic of his Z-80 code during development of the original Z-80 Realization Volume. inclusion in a controller program. This feature is available for use, utilizing the global variables 'initlk' and 'arnd'. Figure 9 demonstrates how blocks of code to be executed once (for initializations) might be realized.

The primitive, 's.monitor', also contained a means of generating code within a controller program that would only be executed once before entering the monitor section. This was different from the method use in 's.main' in that a boolean flag, 'Ginitial', was checked to cause a jump to another segment of code that might be used for such things as initializing variables. This initializing block of code was realized from two primitives, 's.initalcons' and 's.initalend'. These primitives are not produced by the Translator and were discarded along with the statements in 's.monitor', that referred to them. The method available in 's.main' for initializations is simple and more flexible. Initial values of variables are currently set at zero when a controller program is assembled by use of assembler statements such as 'defw 0'.

Finally, the primitive, 'h.clock', was rewritten to correctly describe all jumper connections required on the cpu board to implement a 1 millisecond clock. The original version of 'h.clock' listed only one of the six connections required to enable channel 0 to feed channel 1 of the ctc.

not implemented in the revised Realization Volume, such blocks could be realized by modifying existing primitive realizations with 'incl' or 'call' statements. These statements could, in turn, reference other software primitives whose code would be executed only once upon

Sample Software Output from CSDE Comments .z80 888g Code generated from the primitive 's.main' **jp @iO** This instruction appears in the realization as 'jp @i<initlk>' where initially, initlk = 0. (other code) This instruction would appear !_in the realization as 1 10 000 <--'jp @@<arnd>' where initially, 1 GiO: nop arnd = 0. --> 1 (code here : This block of code is executed executed once) ! once. When the monitor starts executing by calling contingency . jp @i1 <----1 task pairs, this block will **GGO:** nop _! always be jumped. ! (other code) :____ The global variable, initlk, has been incremented so initlk = 1. ->@spvsr: nop _ Monitor section. (monitor code) 1 1 1 jp Gapvar _! 1 --> - @i1: jp @spvar <-- This instruction comes from 's.end' and marks end of blocks of code to be executed once.

> Figure 9 Realization of Blocks of Code to be Executed Once Only

serve as a counter for the loop structure produced by 's.waitleast'. Also, care must be taken when picking the values to be inserted in the label arguments so that they are different from label names used elsewhere in the primitive list.

10. Changes to Smith's Primitives

Three of the primitives retained from Smith's Z-80 Realization Volume were revised significantly. Many of the others required minor corrections, most regarding incorrect byte counts. In a few cases, comment lines were added to clarify certain points regarding the structure of a particular primitive. Generally, Smith was thorough and the logic of his Z-80 assembly code routines was flawless.

The primitive, 's.main', appears in the second line of every primitive list generated by the Translator. The 's.main' realization contains the code that appears at the top of every software output from CSDE. Smith included statements that would allow a designer to specify a debug mode. A controller program produced from CSDE in debug mode could be run and tested on a C/PM based microcomputer. These references to debug mode were eliminated mince, with the use of the CSDE workstation, testing on the Pro-log is more effective. Another capability of 's.main' was retained to generate blocks of code within a controller program that are only executed once before the monitor loop is entered. Smith referred to this as hardware initializations. Although

's.waitleast' realization required several additional arguments to be present in the title line than those generated by the Translator. The differences are displayed in Figure 8 as well as proposed CSDL syntax changes. Note that editing the primitive list requires more than just changing the 's.waitleast' title line. An additional variable may need to be added with an 's.var' primitive to

كالهائر والمالية الم

Current CSDL Syntax:

"WAIT SABLE+1: 500MS"

Proposed CSDL Syntax:

"WAIT SABLE+1: 500MS: 1500MS" ______ ! ___ max time integer result__: !__ period from this expression

Sample Output From Translator (unedited)

P 47s.waitleast (@T01,8:500)

Required Format for Input to CSDE Program (with argument explanations)

1 2 3 4 5 6

P 47s.waitleast (@T02,@T01,@05,@06,500,1500:8,8)

1 - variable to be used for loop counter 2 - variable containing integer result 3 - top label 4 - bottom label 5 - time period 6 - max allowed time period

Figure 8 Changes Required for 'S.waitleast'

Thus, there would be no reason to incorporate a polling routine, knowing the result could never change. The CSDL syntax and the Translator should be corrected to allow additional primitives within the boolean wait routine such as 's.sensecond'. It would then be possible for the result of the final expression to change during the specified time period. The boolean wait realizations have been written accordingly.

9. <u>S.waitleast</u>

This primitive concretes a software delay that is computed by multiplying the integer result of an arithmetic expression by a specified time period. The integer result is passed to 's.waitleast' from primitives that appear above it. The specified time period appears in 's.waitleast'. The syntax for it is <WAIT>::= WAIT <EXPRESSION> : <PERIOD>. An example can be found in Appendix B in the task, MSGDSPLY.

When code from this primitive is incorporated into a task the execution time of that task becomes variable based on internally computed results when the controller program is running. Since these changes in execution time occur completely external to CSDE, there is no way to achieve accurate timing statistics when the program is generated unless the designer can specify some maximum delay in the CSDL problem. Additionally, since the integer result passed to 's.waitleast' is passed via a variable and not an absolute number, the loop structure used in the

implementation can be found in the comment lines for 's.setime' and 'h.clock' in Appendix E.

The CSDL syntax currently calls for the time period to appear in 's.boolwait' and not in 's.stboolwait'. This is wrong because CSDE needs the time period at the beginning of the boolean wait construct to insure accurate timing statistics are kept. This is accomplished by use of an attribute line in 's.stboolwait' as is similarly done in the primitive, 's.fixedwait'. Editing of the primitive list output from the Translator is required as shown in Figure 7.

Sample Output From the Translator (unedited) P 36s.stboolwait(@03:) P 37s.eq (@T01,LIGHT,@C06:8,8,8) p 38s.boolwait (@T01,@03,@04:8,1700) <-- 1700 is period in MS

Required Format for Input to CSDE Program P 36s.stboolwait(@03,1700:) <-- time period P 37s.eq (@T01,LIGHT,@C06:8,8,8) here P 38s.boolwait (@T01,@03.@04:8)

Figure 7 Changes Required For Boolean Wait Primitives

A logical error exits in CSDL relating to the expression primitives that may appear between 's.stboolwait' and 's.boolwait'. Currently, only one expression may appear which means that once the boolean wait routine is entered there is no way that the result of the expression could change while waiting for the specified period to expire.

expression is checked until either the result is true or the specified time has expired after which the rest of the task is executed. An example can be found in Appendix B in the task, 'MSGDSPLY'. The syntax for 's.stboolwait' is <WAIT HEAD> ::= WAIT UNTIL and for 's.boolwait' is <WAIT UNTIL> ::= <WAIT_HEAD> <EXPRESSION> : <PERIOD>.

The logic of the realization is fairly simple. The primitive, 's.stboolwait', sets the time to check the expression by calling another primitive, 's.setime'. This is analogous to setting a timer, in this case the counter timer chip (ctc) on the Pro-log cpu board. Then it establishes a label for the top of a mini polling routine. The expression primitive would appear between 's.stboolwai'' and 's.boolwait'. Finally, 's.boolwait' completes the polling loop by first checking the result of the expression primitive. If the result is true the routine is exited. If the result is false, the current time is read from the ctc. If the time is expired the routine is exited. Otherwise a jump is executed to the top of the loop.

The primitive, 's.setime', is not generated by the Translator. It was written as a separate primitive to maintain the modularity of the Realization Volume and to allow testing of the CSDE 'call' instruction in the primitive, 's.stboolwait'. It sets up the ctc as a down counter which decrements at 1 ms intervals. Details of

7. S.in and S.ni

ď

Ì

These primitives are produced when a timed block is specified. A timed block is a nested set of actions within a task or function, with its own timing criteria. This timing criteria is in addition to any criteria specified for the parent task or function in the application timing table. An example can be found in Appendix B within the function 'TPOLL'. The syntax for s.in is <TIMED_BLOCK_HEAD> ::= IN <PERIOD> and for s.ni is <TIMED BLOCK>::= <TIMED_BLOCK_HEAD> DO <STMT GP> END IN.

These primitives are in the same format as they originally appeared in Ross's 8080 Realization Volume. They were added to the Z-80 Volume for purposes of completeness only and cannot be used in their present form. This is because the mechanism by which the CSDE program would implement a nested timing requirement is not functional. No effort was expended to correct this problem because it was reasoned that if a designer had an inclination to specify a timed block he could just as easily take the actions in question and put them in a separate task or function.

8. S.Stboolwait and s.boolwait

These primitives are generated when a boolean wait construct is specified. This construct would be specified by a designer when he wanted to check the results of an arithmetic expression for a fixed time period. The executed for every repetition of the loop. For correct timing statistics the execution times for both the condition checking primitives before 's.whilecon' and the action primitives after 's.whilecon' be must multiplied by max loop count. This requires that the max loop count value appear in 's.whilestart'. The primitive realizations have been written accordingly. Editing of the primitive list output from the Translator is required whenever the whiledo-loop primitives are generated. Examples of the changes required are shown in Figure 6.

Sample Output From Translator (unedited)

P 31s.whilestart(203:)

(condition checking primitives)

- P 33s.whilecon (@T01,@04:4) <--- '4' is max loop count. Precision of @T01 is (action primitives) missing.
- P 38s.whend (203,004:)

Required Format for Input to CSDE Program

- P 31s.whilestart(@03,4:) <---Max loop count here. . (condition checking primitives)
- P 38s.whend (803,804:)

Figure 6 Changes Required For 's.whilestart'

available within the primitive. Consequently, the primitive realization was constructed to accept the following format:

s.forcons (COUNT, GCO2, GCO4, GO3, GO4, 120:8,8,8). The max loop count value also appears in the 's.forend' primitive as generated by the Translator. It is not required for proper construction of a for-loop and is ignored. Manual editing of the primitive list output file from the Translator is required whenever the for-loop primitives appear. Otherwise a fatal error will result upon running the CSDE program.

6. <u>S.whilestart</u>

This primitive is used in conjunction with the primitives, 's.whilecon' and 's.whend' to construct a whiledo-loop. Its functions are to establish a label for the beginning of a while-do-loop and manipulate the max loop count using the global variable, 'reps'. This is similar to the method used in 's.forcons'. The CSDL syntax is '<WHILE> ::= WHILE'. Again, there is a problem as to where the max loop count is placed.

The CSDL syntax currently calls for max loop count to appear in the 's.whilecon' primitive and not in 's.whilestart'. This is wrong because the condition to be checked to determine if the while-do-loop should be continued appears as other primitives between 's.whilestart' and 's.whilecon'. Thus, these primitives, as well as the primitives appearing between 's.whilecon' and 's.whend'.

is the factor by which the execution time of each primitive is multiplied prior to being accumulated by the timing analyzer. It is normally set equal to 1 but in the case of a loop it is set equal to the value of max loop count specified by the designer. Once the 's.forend' primitive is encountered, the value of 'reps' is reset to the value it had upon entering the for-loop. Previous values of 'reps' are saved and recovered through the use of a stack inside the CSDE program. This stack is only used for the global variable 'reps' and manipulated with the statements, 'calc push reps' or 'calc pop reps'. This stack arrangement allows the construction of nested loops.

The format of the realization title line is slightly different for the primitive format generated by the Translator because of an error related to the positioning of the value for max loop count. Currently the Translator output appears as follows:

s.forcons (COUNT, CC02, CC04, C03, C04:8, 8, 8, 120).

The criteria section of the title line (to the right of the colon) should contain only values corresponding to the variables in the argument section (to the left of the colon). In this case there are 3 variables and 2 labels in the argument section and as such there should only be 3 values in the criteria section. The value, 120, is the specified max loop count and should be in the argument section instead of the criteria section in order to be

4. S.equivelenc and S.implicate

Both of these primitives perform logical comparisons between two expressions in the same manner as 's.or' or 's.and'. The inputs to them are the boolean results of 2 expressions, true (ff hex) or false (00 hex). The output is a boolean result according to the specified truth table [Ref. 16: p. 81]. Truth tables for both primitives can be found in Appendix E in the comment lines for each primitive. The CSDL syntax for 's.equivalenc' is '<EXPRESSION> ::= <EXPRESSION> == <EXP_2>' and for 's.implicate' is '<EXP_2> ::= <EXP_2> => <EXP_3>'.

5. <u>S.forcons</u>

This primitive marks the top of a for-loop and was already included in Smith's Realization Volume under the primitive name 's.forstart'. Statements have been added to properly account for changes in execution time that arise depending on how many times a for-loop is executed. Also, the arrangement of arguments within the title line is slightly different from the format output from the Translator because of the rules by which primitive realizations must be constructed. The CSDL syntax is '<FOR HEAD> ::= FOR *ID* FROM <EXPRESSION> TO <EXPRESSION> : <MAX LOOP COUNT>'.

To accurately keep track of total execution time during loop operations Ross incorporated the global variable, 'reps', in the CSDE program. The value of 'reps'

Translator error file. These files were discussed in Chapter 2. It was important to view the Translator error file before inputting the problem to CSDE because this was the only way to know if the CSDL program contained any syntax errors. Any manual changes to the primitive list were made using the EDT editor available on the VAX. Next, the CSDE program, currently named CLIB, was run to produce a software listing, a hardware listing and a debug file. Different levels of debugging may be selected from the initial CLIB menu. The software listing was then downloaded to the Z-100 microcomputer, part of the CSDE workstation. On the Z-100, it was assembled and linked to produce a hex file. The hex file was downloaded from the Z-100 to the Pro-Log where it was finally executed.

As mentioned above, different levels of debugging may be selected when running the CSDE program. When level 0 is selected only the actual error message lines will appear in the debug file. When level 3 is se octed an extensive chronological record of CSDE program execution is written to the debug file. In most cases it was easiest to select level 0 and if errors developed, rerun the problem with a more detailed debug level selected. Another point is that just because the CSDE program flags errors does not mean that an unsatisfactory realization has been produced. In some cases, such as with 's.fixedwait', only non fatal

informative errors are generated. This was mentioned in section III.C.2.

An actual test program and all related files are contained in Appendix F. This CSDL problem was written to test the primitives associated with a while-do loop. Referring to the problem, 'FUNCTION EACH1' is a contingency which senses an input value, stores it in the variable, 'ARG1', and sets the boolean variable, 'EACM1', equal to -1 if 'ARG1' is less than or equal to 2. The boolean variable is set equal to -1 because -1 decimal is represented by FF hexadecimal in twos complement form. A boolean true value is defined as FF hex. The net result is that if 'ARG1' is less than or equal to 2 than the contingency is true. The 'CONTINGENCY LIST' specifies that if 'EACH1' is true then 'TASK ONLITA' must be executed. Both the contingency and task must be completed within 1600 milliseconds including any other blocks of code that are executed during the remaining portion of the current monitor cycle.

The while-do loop comprises the bulk of 'TASK ONLITA'. The net result of the while-do loop is that the values 1, 3, 5, and 7 will be output at 250 ms intervals and can be viewed in binary form on the 8 leds of the Pro-log keyboard/display card. This display will only occur if the contingency is true, i.e. both keyboard/display card rocker switches are off or only the right switch is on.

The second contingency task pair, 'EACH5' and 'OFFLT', causes a 500 ms delay with all leds off for any of the four possible input values. See the discussion of 's.sensecond' in section III.C.1. for more information on the four possible input values.

Following the CSDL problem are the three Translator output listings used by the CSDE program. They are the primitive list, application timing file and symbol table. The primitive list as shown in Appendix F, was modified from the original Translator output to position the value for max loop count as the second argument in the primitive 's.whilestart'. See Figure 6 in section III.C.6 for an illustration of this change.

Finally, the software, hardware and debug listings are displayed exactly as produced from the CSDE program. The software listing is ready to be assembled and the debug listing was generated in debug level 0. The errors contained therein are for information only and relate to the missing colons in the 's.fixedwait' primitives.

B. TRANSLATOR ERRORS

During the course of primitive testing, some errors were discovered in the format of primitives generated by the Translator. Other Translator errors relate to the manner in which it handles numbers and determines the precision of

internally generated variables. All Translator errors are summarized in Appendix G.

1

Nost format errors relate to the placement of values for loop counts or time within the primitive title lines. These have been documented in Chapter III.C. and apply to the 's.forcons'. 's.whilestart'. following primitives: 's.whilecon''. 's.stboolwait', 's.boolwait', and 's.waitleast'. The primitive realization for 's.waitleast' also contains many more arguments than in the Translator version and modification to its syntax in CSDL is also required. This is detailed in section III.C.9. A final format error is that the primitive, 's.fixedwait', is generated without the required colon after the value for time. The functional mapper module of the CSDE program has been modified to accommodate this error. When encountered by the CSDE program, error messages are generated and then the required colon is inserted in the correct location. All errors except for 's.fixedwait' require manual correction by editing the primitive list prior to running the CSDE program.

Although CSDL syntax rules allow time units as small as nanoseconds, the Translator correctly generates only time values accurate to the next lowest millisecond. For example, if a CSDL problem contained the statement, 'WAIT 600 US', the Translator would generate the primitive, 's.fixedwait (0)'. All time values generated by the

any primitive Translator are in milliseconds and realizations that take input values of time must be written accordingly. Milliseconds are excellent time units when long delays are required, especially for demonstration programs that utilize the leds on the Pro-log keyboard/display board. However, for more flexibility in possible controller designs, the shorter time units should be available for use. This is because some applications, for example a jet engine start controller, might require more stringent response times.

are two other problems relating to There the Translator's handling of numbers in general. One is that it only recognizes integers. For example, if a CSDL problem segment was written as 'COUNT:=COUNT+10.6', the number, 10.6, would be passed to the primitive list as simply 10. The second problem involves the criteria used to create 16 bit constants instead of 8 bit constants. For example, if a CSDL problem segment was written as 'COUNT:=128', the primitive, 's.cons (GC01,128:8)' would appear in the primitive list. If the value was 129 instead of 128, the primitive, 's.cons (@C01,129:16)' would appear. This is wrong because the largest positive twos complement number that can be specified in an 8 bit word is 127. Therefore the decision point for specifying 8 bit or 16 bit constants should be between 127 and 128, not 128 and 129.

One other error relating to the precision of variables occurs when dealing with primitives that use boolean variables. For example, the primitive, 's.eq', has three arguments and compares the values of the second and third arguments for equality. Upon completion of the equality test, the first argument is set equal to FF hex for true or 00 hex for false. Since the first argument is always used as a boolean variable, an 8 bit precision will always be sufficient even if the other arguments call for 16 bit precision. All relational primitive realizations were written assuming the boolean argument will always have an 8 bit precision. Unfortunately, the Translator generates a 16 bit boolean argument whenever either of the other arguments

Example Relational Primitive (unedited)

P	30 s.e q	(T 0 11,ARG1,CONST:16,16,16)		
		<pre>16 bit variable generated by Translator to pass boolean result; only need to have 8 bit precision</pre>		

Required Format for Input to CSDE Program P 30s.eq (T@01,ARG1,CONST:8,16,16)

Figure 10 Changes Required for Relational Primitives

has a 16 bit precision. This results in criteria check errors from the CSDE program whenever large numbers

requiring 16 bit precision are compared within a relational primitive. Primitive lists containing such errors must be corrected before running the CSDE program. An example im contained in Figure 10.

The final Translator error requiring correction is that if variables are declared as type DUPLEX, any subsequent use of those variables in a 'SENSE ', or 'ISSUE' statement results in syntax error messages. This is wrong because the whole concept of DUPLEX type variables involves their use for either input or output. This was discussed in section III.C.1.

C. THE CSDE PROGRAM

As mentioned in Chapter I, the CSDE program underwent revision during the course of research for this thesis. Most changes are transparent to the user and involved atreamlining the CSDE program source code to improve efficiency. Additional improvements over the NEWCSDL version used by Smith and Riley include the addition of a user friendly menu and elimination of the need for the input file, MONTER.DAT. This file contained the primitives required to generate the monitor section of a controller program. The monitor primitives were already contained in the Realization Volume and thus, MONTER.DAT was really not needed.

The revised CSDE program, CLIB, was exercised frequently while developing and testing new primitive realizations. Many errors that had been introduced during its revision were identified and corrected as testing progressed. The importance of good communication between the user (me) and software maintenance personnel (Mr. Lukas) was made very clear. Despite delays due to errors in CLIB, testing for this thesis could not have been completed without it. The CSDE workstation also proved invaluable in reducing testing time per primitive compared to the methods used by Smith.

Realization testing and debugging CLIB uncovered an important idiosyncrasy of CSDE. Specifically, the input file containing the list of global variables, usually named GLOBALS.DAT, has a strict format. Certain positions within the globals file are reserved for global variables used internally by CLIB. If a new global variable used within a primitive realization is accidentally placed in one of these 'hard wired' positions unpredictable errors will he generated. The current global variable file contains some global variables that are not found in the Revised Z-80 Realization Volume. These variables were added by Smith because they were used in some of his primitive realizations from the original Z-80 Realization Volume. Since these primitives have been deleted from the Revised Z-80 Realization Volume, some global variables added by Smith serve no function as far as primitives are concerned.

However, because of their position in GLOBALS.DAT they might still be used internally by CLIB. Thus, global variables not found in the Revised Realization Volume have been retained to insure that CLIB runs correctly. If any new global variables are added in the future they should be added at the bottom of the file. Also, the number at the top of the file, indicating the total number of global variables, should be adjusted accordingly. Figure 11 displays the contents of the current global variable file.

Contents of	
Globel Variable File	Applicable Notes
022	
arnd O.	1,2,3
bdos 5.	2,3
chips O.	2,4
clock 0.	5
initlkO.	1,3,5
reps 1.	4,5,6
natode0.	2,3
natodp0.	2,3,6
ndtoee0.	2,3
ndtoep0.	2,3
ninoutO.	2,3
nkey O.	2,3
nled -1.	2,3
nodgt 0.	2,3
norom O.	2,3
nrockr0.	2,3
ramptr0.	3,5
romptr0.	3,5
scrtch0.	3,5
alot 0.	3,5
keybrd0.	3,5
tmblck0.	3,5
Note Explanations	

1	 Available	for	use if	initie	alizatio	תכ
	primitives	are	added.	See	Figure	9.

- 2 -- Not used in Revised Z-80 Realization Volume.
- 3 -- Added by Smith, used in original Z-80 Realization Volume.
- 4 -- Used internally by the CSDE program, CLIB.
- 5 -- Used in Revised Z-80 Realization Volume.
- 6 -- Known 'hard wired' position used by CLIB.

Figure 11 Contents of Global Variable File

V. CONCLUSIONS

The goals for this thesis have been accomplished. All but a few discrepancies have been resolved between the Translator and the 2-80 Realization Volume. Numerous test problems have been run through the entire CSDE system, from CSDL problem statement to operating program on the Pro-log microcomputer. These test problems, as implemented on the Pro-log, can be considered true controller realizations since changes in input values result in different output values.

•

Nore complex problems should be demonstrated in the future. This will require the addition of more complex I/G hardware with accompanying modification to the I/O primitive realizations. If, for example, Riley's jet engine controller were to be demonstrated, a means would also be needed of simulating the various parameters to be sensed. An array of potentiometers connected to analog to digital converters might be utilized for this purpose. Similarly, outputs from the controller would need to be displayed differently then the current method using leds. Complex problems might require more memory than the currently available 16k RAM.

The Translator errors discussed in chapter IV should be corrected. This would result in complete compatibility

between component parts of CSDE and would eliminate the need for manual modification of intermediate primitive lists. Another modification to the Translator might be to improve the clarity of its error messages when CSDL syntax errors are encountered. Currently, these messages are extremely difficult to understand since they only point out the location of a syntax error within a CSDL problem. Until a syntax directed editor or language manual is developed for CSDL, the error detection facility of the Translator is the only aid available for writing correct CSDL problems.

This thesis research was primarily an exercise in software maintenance. The problems encountered and effort expended to solve those problems were invaluable in demonstrating why software maintenance requires such large proportions of government and industry data processing resources. For example, the concept of continuity between development personnel became quite clear as many questions arose concerning previous researchers work. Had personnel such as Carson, Smith, and Riley been available for consultation, much time probably could have been saved. The importance of good communication between users and meintenance personnel was proven as the revised CSDE program was successfully debugged. This also illustrated the difficulties that arise when two components of a system that effect each other undergo maintenance at the same time. Errors in the revised CSDE program caused some unanticipated

delays in the testing of new primitive realizations. Finally, good documentation is mandatory for a successful software maintenance project.

APPENDIX A

PRIMITIVES AVAILABLE FROM TRANSLATOR

This appendix contains a list of all primititives that can be produced by Carson's translator. The corresponding production number can be used to find the Backus-Naur syntax structure in the listing of the CSDL language in Carson's thesis [Ref 8: pp. 47-54]. A brief phrase describing each primitive is also supplied.

PRIMITIVE	PROD NUMBER	MEANING
ADD	23	Addition
SUB	21	Subtraction
MULT	23	Multiply
DIVIDE	23	Divide
LT	25	Less Than
LE	25	Less Than or Equal To
EQ	25	Equal To
GT	25	Greater Than
GE	25	Greater Than of Equal To
NE	25	Not Equal To
NOT*	22	Boolean Not
AND	27	Boolean And
OR	29	Boolean Or
IMPLICATE	31	Logical Implication
EQUIVALENC	33	Logical Equivalence
LOC	37	Location in IF THEN
JNPF	38	Jump If False
WHEND	39	End of WHILE Construct
WHILECON	40	Test Portion of WHILE Construct

- *** This primitive is called by 's.stboolwait'.
- *** The Translator produces 2 versions of 's.var' and both are compatible with the Realization Volume.
- ??? This Translator primitive was not generated by Carson's original CSDL test program and subsequent attempts to generate it proved unsuccessful.

s. ne	(rslt, arg1, arg2:0, 8, 0, 16, 0, 16:)		
s. ni	(11)**	s. ni	(::)
s. not	(rslt,arg1:0,8,0,8:)	s.not	????
s. or	(rslt,arg1,arg2:0,8,0,8,0,8:)	5. OF	(@T01, @T01, @T02:8, 8, 8)
s. outputport	:(outmm,tech:0,8:)	s.outputport	(MENU, TTL:8)
s. proc	(nam ::)	s. proc	(KEYINNAIN:)
s. sensecond	(innam:0,8:)	s. sensecond	(KEYFL6:1)
s. setine	(clktim:0,32768:)***		
s.stboolwait	(top,maxtus:)	s.stboolwait	(209:)
s. sub	(rslt,arg1,arg2:0,8,0,8,0,8:)	s. sub	(@T01, @C01, @C02:8, 8, 8)
s. sub	(rslt, arg1, arg2:0, 16, 0, 16, 0, 16:)		
s. tabaccp2	(11)*		
s.tabend	(11) [#]		
s. tabent	(fnc,task ::)*		
s. var	(name:0,8:)	s. var	(Keyinnain:8,0) ****
s. var	(name:0,16:)	s. var	(@T01:8) ****
s.waitleast	(indx, upr, top, bot, per, max:0, 8, 0, 8:)	s.waitleast	(01,8:500)
s. whend	(top, bot::)	s. whend	(@17,@18:)
s.whilecon	(rslt, botz0, 8z)	s.whilecon	(@T01,@18:4)
s.whilestar	t(top,lpct::)	s.whilestart	(@17:)

- These primitives are used by the CSDE system to construct the monitor section of the generated controller program. Although they must be present in the Realization Volume, they are not produced by the Translator because the monitor strategy is not controlled by the designer who writes the CSDL problem.
- ** These primitives were added to the Realization Volume for completeness but are not useable as currently implemented.
| s. equivalen | c(rsit, argi, arg2:0,8,0,8,0,8:) | 5.equivalenc | (@T01,@T01,@T02:8,8,8) |
|--------------|---|--------------|--|
| s.exitproc | (man: ::) | s.exitproc | (KEYINNAIN:) |
| s.fixedwait | (time:0,1275:) | s.fixedwait | (10) |
| s. forcons | (indx, lwr, upr, slab, elab, val:0, 8, 0, 8, 0, 8:) | s. forcons | (COUNT, eC01, eC05, e11, e12:8, 8, 8, 4) |
| s. forend | (indx,slab,elab:0,8:) | s. forend | (COUNT, @11, @12:8, 4) |
| s. ge | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8;) | s. ge | (@T01, AC3, @C02:8, 8, 8) |
| s. ge | (rslt, arg1, arg2:0, 8, 0, 16, 0, 16;) | | |
| s. gt | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8;) | s. gt | (@T01, AC4, @C02:8, 8, 8) |
| s. gt | (rslt,arg1,arg2:0,8,0,16,0,16:) | | |
| s.implicate | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:) | s.implicate | (0101,0101,0102:8,8,8) |
| s. in | (::)** | 5. in | (1800000) |
| | | s.in/outport | (MSEVDT, TTL:8) |
| s. inputport | (innam,tech:0,8:) | s. inputport | (KEYFLG, TTL:8) |
| s. issuevent | (outm:0,8:) | s. issuevent | (MENU:8) |
| s. japf | (val, loc :0,8:) | s.jmpf | (@T01,@01:8) |
| s, le | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:) | s. le | (@T01,AC2, @C02:8,8,8) |
| s, le | (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:) | | |
| s. loc | (loc ::) | s. loc | (201:) |
| s. lt | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:) | s.lt | (@T01, AC1, @C02:8, 8, 8) |
| s.lt | (rslt, arg1, arg2:0, 8, 0, 16, 0, 16;) | | |
| s.main | (11)* | | |
| s.monitor | (11)# | | |
| s.milt | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:) | s.wult | (@T01, ACNLM, @C07:8, 8, 8) |
| s.mult | (rslt, arg1, arg2:0, 16, 0, 8, 0, 8:) | | |
| s.mit | (rslt, arg1, arg2:0, 16, 0, 16, 0, 16:) | | |
| s. ne | (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:) | 5. ne | (@T01, AC0, @C02:8, 8, 8) |

•

7

.

APPENDIX D

COMPARISON OF PRIMITIVES

This appendix displays a comparison of the primitives available from the Revised Z-80 Realization Volume (Appendix E) and the primitives available from the Translator. Primitives from the Revised Volume are in the same format as they appear in the index in Appendix E except that the seven numeric values following the second column are not shown. Primitives from the Translator are in the same format as they appear in the primitive listing that is generated by the Translator when Carson's CSDL test program (Appendx C) is run through it. Differences in the arrangement of arguments between some Realization and Translator primitives are due errors in the Translator (summarized in Appendix G). The primitive, 's.in/outport', was not added to the Realization Volume.

REVISED Z-80 VOLUME

CARSON'S TRANSLATOR

s. add	(rslt,arg1,arg2:0,8,0,8,0,8:)	s. add	(@T01, @T01, KEYCHAR:8, 8, 8)
s. add	(rslt, arg1, arg2:0, 16, 0, 16, 0, 16:)		
s. and	(rslt,arg1,arg2:0,8,0,6,0,8;)	s. and	(#T01, #T01, #T02:8, 8, 8)
s.assign	(var,data:0,8,0,8;)	s.assign	(Keyinnain, @C01:1,8)
s.assign	(var, data:0, 16, 0, 16:)		
s.boolwait	(rslt,top,bot:0,8:)	s.boolmait	(#101, 809, #10:8, 10)
s.call	(nami:)	s.call	(CMLITA:)
s. cons	(nam, val, :0,8:)	S. CONS	(8C 01, 1:8)
s. cons	(nam, val, :0, 16:)		
s. divide	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:)	s.divide	(@T01, @T01, KEYCHRR:8, 8, 8)
s. divide	(rsit, argi, arg2:0, 16, 0, 16, 0, 16:)		
s. end	(::)*		
s. eq	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:)	5. eq	(@T01, KEYFL6, @C01:8, 1, 8)
s. eq	(rslt, arg1, arg2:0, 8, 0, 16, 0, 16:)		

S.VARIABLE	(NEXTAC:8,0)
S.VARIABLE	(TPOLL:1,0)
S.VARIABLE	(COUNT:8,0)
S.LOC	(@01:)
S.LOC	(802:)
S.LOC	(803:)
S.LOC	(804:)
S.LOC	(805:)
S.LOC	(806:)
S.LOC	(807:)
S.LOC	(808:)
S.LOC	(813:)
S.LOC	(814:)
S.LOC	(@15:)
S.LOC	(@16:)
S.LOC	(@21:)
S.CONS	(@CO1:1,8)
S.CONS	(@C02:0,8)
S.CONS	(@C03:2,8)
S.CONS	(@C04:3,8)
S.CONS	(@CO5:4,8)
S.CONS	(@CO6:30,8)
S.CONS	(@C07:5,8)
S.CONS	(@CO8:10.8)

P	139s.mult	(G TO1,	ACNUM, @C08:8,8,8)	
P	140s.divide	(G T01,	GTO1, KEYCHAR:8,8,8))
₽	141s.assign	CACNUN	, 9 T01:8,8)	
P	142s.forend	COUNT	,019,020:8,4)	
₽	143s.eq	(6 T01,	ACO, ACNUM:8,8,8)	
P	1446.jmpf	(OT01,	621: 8)	
P	145s.essign	(ACO,	CO2:8,8)	
P	146s.loc	(021:)	·	
₽	147s.exitproc	(LOGOU	T:)	
P	148t.generated	for:	SYSTEM	***********
P	1498.cons	(CC01,	1:8)	
Ρ	150s.cons	(@C02,	0:8)	
P	151s.cons	(0 CO3,	2:8)	
P	152s.cons	(8004,	3:8)	
P	153s.cons	(8005,	4:8)	
P	154s.cons	(8006,	30:8)	
Р	155s.cons	(@C07,	5:8)	
P	156s.cons	(0008,	10:8)	
P	157 s.var	(OT01:	8)	
P	158s.var	(OT02:	8)	

IADEFL.DAT

A	1:	:KBINPMAIN :MS: 100	, 0,	Ο,	0,	0
A	2:	:KBINPMAIN :MS: 20	, 0,	ο,	0,	0
٨	3:	:KBINPMAIN :MS: 300	, 0,	0,	0,	0

SYMFILE.DAT

s.		IN	PUI	PORT	<pre>F(KEYFLG,TTL:1)</pre>
s.		IN	PU1	POR1	(KEYCHAR, TTL:8)
s.		IN	PU1	PORT	r(ACNUM, TTL:8)
S.	. 01	UT	PU1	PORT	(MENU, TTL:8)
S.	.0	UT	PU1	POR1	T(POLL,TTL:8)
S.	. 11	N/(001	POR1	T(MSGVDT,TTL:8)
S.	.V	AR	ÏAE	BLE	(KEYINMAIN:8,0)
S.	. V	AR	IAE	BLE	(MINTAC:8,0)
s.	.v	AR	IAE	BLE	(MMSGDSPLY:8,0)
S.	. V	AR	IAE	BLE	(ACO:8,0)
S.	.V	AR	IAE	BLE	(AC1:8,0)
S.	. V	AR	IAE	BLE	(AC2:8,0)
S.	. V	AR	IAE	BLE	(AC3:8,0)
S.	. V	AR	IAI	BLE	(AC4:8,0)
S	. V	AR	IAI	BLE	(INTPERIOD:8,0)
S.	. V	AR	IAI	BLE	(MSG0:8,0)
S.	. v	AR	IAI	BLE	(MSG1:8,0)
S.	. v	AR	IAI	BLE	(MSG2:8.0)

P 88s.eq (@T01, MMSGDSPLY, @C02:8,8,8) D 89s.boolwait (@T01,@09,@10:8,10) P 90s.exitproc (MSGDSPLY:) P 91t.generated for: LOGIN P 92s.proc (LOGIN:) P 93s.assign (ACNUM, @C02:8,8) P 94s.forcons (COUNT, @C01, @C05, @11, @12:8,8,8,4) P 95s.sensecond (KEYCHAR:8) (@T01,ACNUM,@C07:8,8,8) P 96s.aub P 97s.assign (ACNUM, GT01:8,8) P 98s.mult (@T01,ACNUM,@C08:8,8,8) P 99s.add (@T01,@T01,KEYCHAR:8,8,8) P 100s.assign (ACNUM, @T01:8,8) (COUNT,@11,@12:8,4) P 101s.forend (@T01,NEXTAC,@C02:8,8,8) P 102s.eq P 103s.ed (@T02,ACO,@C02:8,8,8) P 104s.and (@T01,@T01,@T02:8,8,8) P 105s.jmpf (OT01,013:8) P 106s.assign (ACO, ACNUM:8,8) (013:) P 107s.loc P 108s.eq (@T01, MEXTAC, @C01:8,8,8) P 109s.eq (@T02,AC1,@C02:8,8,8) P 110s.or (@T01,@T01,@T02:8,8,8) P 111s.jmpf (OT01.014:8) P 112s.assign (AC1, ACNUM:8,8) P 113s.loc (014:)P 114s.eq (@T01,NEXTAC,@C03:8,8,8) P 115s.eq (GT02,AC2,GC02:8,8,8) P 116a.implicate (@T01,@T01,@T02:8,8,8) P 117s.jmpf (@T01,@15:8) P 118s.essign (AC2, ACNUM:8,8) P 1198.loc (@15:) P 120s.eq (@T01,NEXTAC,@C04:8,8,8) P 121s.eq (@T02,AC3,@C02:8,8,8) P 122s.equivalenc(@T01,@T01,@T02:8,8,8) P 123s.jmpf (@T01,@16:8) P 124s.assign (AC3, ACNUM:8,8) P 125s.loc (@16:) P 126s.whilestart(017:) P 127s.ed (@T01,ACNUN,@C01:8,8,8) (@T01,@18:4) P 128a.whilecon P 129s.essign (AC4,@C05:8,8) P 130s.add (@T01,ACNUM,@C01:8,8,8) P 131s.assign (ACNUM, @T01:8,8) P 132s.whend (017,018:) P 133s.exitproc (LOGIN:) P 134t.generated for: LOGOUT P 135s.proc (LOGOUT:) P 136s.essign (ACNUN, @C02:8,8) P 137s.forcons (COUNT, @C01, @C05, @19, @20:8,8,8,4) P 138s.sensecond (KEYCHAR:8)

. .

5 a 1 a

P 37s.sensecond (KEYCHAR:8) P 38s.eq (@T01,KEYCHAR,@C01:8,8,8) P 398.japf (@T01,@02:8) P 40s.assign (MINTAC, @C01:8,8) Ρ 41s.loc (802:) P 42s.fixedwait (10) P (KBINPMAIN:) 43s.exitproc P 44t.generated for: MANUAL P 45s.proc (MANUAL:) P (@T01,ACO,@C02:8,8,8) 46s.ne P 47s.jmpf (@T01,@03:8) P 48s.assign (POLL, @CO2:8,8) P 49s.issuevent (POLL:8) P 50s.loc (003:)P 51s.1t (@T01,AC1,@C02:8,8,8) P 52s.japf (GT01,604:8) P 53s.assign (POLL, @C01:8,8) P 54s.issuevent (POLL:8) P 55s.loc (004:) P 56s.le (@T01,AC2,@C02:8,8,8) P 57s.jmpf (@T01,@05:8) P 58s.assign (POLL, @CO3:8,8) P 59s.issuevent (POLL:8) P 60s.loc (005:) P (@T01,AC3,@C02:8,8,8) 61**s**.ge P (@T01,@06:8) 62s.jmpf P 63s.assign (POLL, @CO4:8,8) P 64s.issuevent (POLL:8) P (606:)65s.loc P (@T01,AC4,@C02:8,8,8) 66s.gt P 678.jmpf (@T01,@07:8) P 68s.assign (POLL,@C05:8,8) P 69s.issuevent (POLL:8) P 70s.loc (807:) P 71s.exitproc (MANUAL:) P 72t.generated for: TPOLL P 73s.proc (TPOLL:) P 74s.eq (@T01, INTPERIOD, @C06:8,8,8) Ρ 75s.japf (@T01,@08:8) P 76s.in (1800000) P 77s.assign (TPOLL,@C01:1,8) P 78s.ni (::)P 798.loc (808:) P (TPOLL:) 80s.exitproc 81t.generated for: MSGDSPLY P P (MSGDSPLY:) 82s.proc (KBINPMAIN:) P 83s. call P (MMSGDSPLY,@CO2:8,8) 84s.assign P 85s.add (@T01, MMSGDSPLY, @C01:8,8,8) P 86s.waitleast (@T01,8:500) P 87s.stboolwait(@09:)

APPENDIX C

PRIMITIVE LIST, APPLICATION TIMING TABLE AND SYMBOL TABLE PRODUCED BY TRANSLATOR FROM CSDL TEST PROGRAM

This appendix contains the unedited output from the Translator that results from the CSDL test program in Appendix B. The first item is the primitive list that comes out in the file PRINFILE.DAT, the second item is the application timing table that comes out in the file IADEFL.DAT, and the last item is the symbol table that comes out in the file, SYNFILE.DAT.

PRIMFILE.DAT

P	25.MAIN	(::)	
P	3d:FIRST	: 1: 1:	
P	4s.inputport	(KEYFLG,TTL:1)	
P	5s.inputport	(KEYCHAR, TTL:8)	
P	6s.inputport	(ACNUM,TTL:8)	
P	7s.outputport	(MENU,TTL:8)	
P	8s.outputport	(POLL,TTL:8)	
P	9s.in/outport	(MSGVDT,TTL:8)	
P	10s.ver	(KEYINMAIN:8,0)	
P	11s.var	(MINTAC:8,0)	
P	12s.ver	(MNSGDSPLY:8,0)	
P	13 s.ver	(ACO:8,0)	
P	14s.var	(AC1:8,0)	
P	15s.var	(AC2:8,0)	
P	16 s.v ar	(AC3:8,0)	
P	17 s.var	(AC4:8,0)	
P	18 s.va r	(INTPERIOD:8,0)	
P	19 s.ve r	(MSG0:8,0)	
P	20 s.var	(MSG1:8,0)	
P	21 s.var	(NSG2:8,0)	
P	22 6.ver	(NEXTAC:8,0)	
P	23 8.var	(TPOLL:1,0)	
P	24 s .ver	(COUNT:8,0)	
P	25t.generated	for: KEYINMAIN	*************
P	26s.proc	(KEYINMAIN:)	
P	27s.sensecond	(KEYFLG:1)	
P	28 s.eq	(@T01,KEYFLG,@C01:8,1,8)	
P	29 s.jmpf	(@T01,@01:8)	
P	30s.assign	(KEYINMAIN, CO1:1,8)	
P	31 s.loc	(@01:)	
P	32s.exitproc	(KEYINMAIN:)	
P	33t.generated	for: KBINPMAIN	**************
P	34s.proc	(KBINPMAIN:)	
P	35 s.ess ign	(MENU, @CO2:8,8)	
P	36s.issuevent	(MENU:8)	

IF NEXTAC=0 AND ACO=0 THEN ACO:=ACNUM; END IF; IF NEXTAC=1 OR AC1=0 THEN AC1:=ACNUM; END IF; IF NEXTAC=2 => AC2=0 THEN AC2:=ACNUM; END IF; IF NEXTAC=3 == AC3=0 THEN AC3:=ACNUM; END IF; WHILE ACNUM = 1 : 4 DO AC4 := 4; ACNUM := ACNUM + 1; END WHILE; END WHILE; END LOGIN;

TASK LOGOUT; ACNUM:=0; FOR COUNT FROM 1 TO 4:4 DO SENSE (KEYCHAR); ACNUM:=(ACNUM*10)/KEYCHAR; END FOR; IF ACO=ACNUM THEN ACO:=0; END IF; END LOGOUT:

CONTINGENCY LIST WHEN KEYINMAIN : 100 MS DO KBINPMAIN; EVERY 20MS DO KBINPMAIN; AT 300MS DO KBINPMAIN;

END

PROCEDURES

FUNCTION KEYINMAIN: BINARY,1; SENSE (KEYFLG); IF KEYFLG=1 THEN KEYINMAIN:=1; END IF; END KEYINMAIN: TASK KBINPMAIN: MENU:=O; ISSUE (MENU); SENSE (KEYCHAR): IF KEYCHAR=1 THEN MINTAC :=1: END IF: WAIT 10MS: END KBINPMAIN: TASK MANUAL: IF ACO/=O THEN POLL:=O; ISSUE (POLL); END IF; IF AC1<0 THEN POLL:=1; ISSUE (POLL); END IF: IF AC2<=0 THEN POLL:=2; ISSUE (POLL); END IF; IF AC3>=0 THEN POLL:=3; ISSUE (POLL); END IF; IF AC4>0 THEN POLL:=4: ISSUE (POLL): END IF: END MANUAL: FUNCTION TPOLL: BINARY.1: IF INTPERIOD=30 THEN IN 30 M DO TPOLL:=1; END IN; END IF; END TPOLL: TASK MSGDSPLY; **KBINPMAIN:** MNSGDSPLY:=0; WAIT MMSGDSPLY+1: 500MS; WAIT UNTIL MMSGDSPLY = 0: 10MS: END MSGDSPLY; TASK LOGIN; ACNUM:=0; FOR COUNT FROM 1 TO 4:4 DO SENSE (KEYCHAR); ACNUM:=ACNUM-5; ACNUM: = (ACNUM+10) + KEYCHAR; END FOR:

APPENDIX B

CSDL TEST PROGRAM

This appendix contains Carson's CSDL test program to exercise the Translator to produce all possible primitives. As originally written, it did not contain the CSDL structures to produce the primitives, 's.sub', 's.not', 's.call', and 's.waitleast'. Structures have been added to produce all except 's.not'. Also, the structure, 'DO MANUAL 4;', originally found in the contingency list, caused the Translator to produce an error message even though it appeared to be correct according to CSDL. This structure was deleted. The resulting primitive list and application timing table are contained in Appendix C.

DESIGNER : "HILL CARSON/ MODIFIED BY BOB VOGEL" DATE : "05-31-84/02-20-85" PROJECT :"TEST PROGRAM TO EXERCISE TRANSLATOR"

DESIGN CRITERIA METRIC FIRST; VOLUMES 1; MONITORS 1;

ENVIRONMENT

INPUT:KEYFLG,1,TTL; KEYCHAR,8,TTL; ACNUM,8,TTL; END INPUT;

OUTPUT: MENU,8,TTL; POLL,8,TTL; END OUTPUT;

DUPLEX MSGVDT,8,TTL; END DUPLEX;

ARITHMETIC: KEYINMAIN,8; MINTAC,8; MMSGDSPLY,8; ACO,8; AC1,8; AC2,8; AC3,8; AC4,8; INTPERIOD,8; MSGO,8; MSG1,8; MSG2,8; MEXTAC,8; TPOLL,1; COUNT,8; END ARITHMETIC:

generate a 'NOT' primitive, attempts to do so were unsuccessful.

.

WHILESTART	41	Beginning of WHILE Construct
FOREND	42	End of FOR LOOP
FORCONS	43	Condition Tested in FOR LOOP
CALL	44	Generate a Pocedure Call
ASSIGN	49	Assignment Statement
SENSECOND	50	Sense a Condition for Data Input
ISSUEVENT	51	Data Output
NI	61	End of IN Construct(Timed Block)
IN	62	Beginning of IN Construct
FIXEDWAIT	63	Timed Software Delay
WAITLEAST	64	Minimum Wait
BOOLWAIT	65	Body of Boolean Wait Constuct
STBOOLWAIT	66	Wait Until (Start of Boolean Wait Construct)
INPUTPORT	86	Input Specification
OUTPUTPORT	87	Output Specification
IN/OUTPORT	94	Duplex (input or output) Spec
VAR	105	Variable Assignment
EXITPROC	146	Marks Exit of Procedure, Function, or Task
PROC	145	Marks Beginning of Procedure, Function, or Task
SYSTEM	190	Generates System Title
•	102	Generated by Translator as Location Assignment Place Holders
CONS	190	Constant

•

したたい たいたい たたたい たいぞう たいたい たいたい きんたん デオ・マン

-

-

* Although the Translator is supposed to be able to

APPENDIX E

REVISED Z-80 REALIZATION VOLUME

This appendix displays the revised Z-80 Realization Volume. It contains primitives retained from Smith's original Z-80 Volume plus newly constructed primitives.

v0000 z80 cpu	: clpper=0.25 : memoly=0.25 : monest=10:
v0872h.cardcage	(::,,,0,0,872,876)
v1005h.clock	(:: , , ,0,0,1005,1028)
v1029h.keydisplay	/(::,,,6,8,1029,1048)
v0877h . mm ory	(:: , , ,2,3,877,897)
v0847h.processor	(::, , ,2,3,847,871)
v0896h.tcardcage	(:: , , ,0,0,898,904)
v1228h. uart	(::,,,0,0,1228,1242)
v1206s. call	(nam ::3, 17, 5, 7, 0, 1206, 1213)
v0354s.add	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:23, 78, 26, 14, 0, 354, 368)
v0553s.add	(rslt, arg1, arg2:0, 16, 0, 16, 0, 16:31, 126, 37, 18, 0, 553, 571)
v0110 s. and	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 11, 47, 14, 10, 0, 110, 120)
v0572 s. assign	(var, data:0, 8, 0, 8:6, 26, 8, 7, 0, 572, 579)
v0580s.assign	(var, data:0, 16, 0, 16:6, 32, 10, 7, 0, 580, 587)
v11825.boolwait	(rslt, top, bot:0, 8:22, 93, 26, 23, 0, 1182, 1205)
v0596s. cons	(nam, val, :0, 8:1, 0, 0, 5, 0, 596, 602)
v0677s.cons	(nam, val, :0, 16:2, 0, 0, 6, 0, 677, 683)
v0905s.divide	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:55, 504, 129, 41, 0, 905, 946)
v0947s.divide	(rslt, arg1, arg2:0, 16, 0, 16, 0, 16:80, 1465, 376, 57, 0, 947, 1004)
v070 0s. end	(::3, 10, 3, 8, 10, 700, 710)
v0228 s. e q	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:16, 70, 20, 13, 0, 228, 241)
v0441 s. eq	(rslt, arg1, arg2:0, 8, 0, 16, 0, 16:18, 91, 26, 13, 0, 441, 454)
v014 85.e quivalenc	:(rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 12, 51, 15, 17, 0, 148, 165)
v0670s.exitproc	(nam:::1,10,3,6,0,670,676)
v10495.fixedwait	(time:0,1275:15,-5,18,6,0,1049,1068)
v0396s. forcons	(indx, lwr, upr, slab, elab, val:0, 8, 0, 8, 0, 8: 17, 70, 21, 6, 0, 396, 413)
v0315s.forend	(indx, slab, elab:0, 8:7, 27, 8, 3, 0, 315, 324)
v0286s.ge	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:42, 108, 31, 28, 0, 286, 314)
v0414s.ge	(rslt, arg1, arg2:0, 8, 0, 16, 0, 16:46, 118, 34, 26, 0, 414, 440)
v0080s.gt	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8:45, 118, 34, 29, 0, 80, 109)
v0482s.gt	(rslt, arg1, arg2:0, 8, 0, 16, 0, 16:46, 118, 34, 26, 0, 482, 508)
v0166s.implicate	(rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 14, 57, 17, 16, 0, 166, 182)
v12145. in	(::,,,9,0,1214,1223)
v11045. inputport	(innam, tech:0, 8:0, 0, 0, 13, 12, 1104, 1125)
v10695.1ssuevent	(outrm:0, 8:5, 24, 7, 8, 0, 1069, 1077)
v0711s.jmpf	(val, loc :0,8: 5,30,8,8,0,711,719)
VU.5235. 10	(rsit, arg1, arg2:0, 8, 0, 8, 0, 8, 0, 8:42, 108, 31, 28, 0, 325, 353)
VU1005.10	(rs1t, arg1, arg2:0, 8, 0, 16, 0, 16:46, 118, 34, 26, 0, 455, 481)
VU5338. 10C	(loc:::1,4,1,6,0,693,699)
vu2425.1t	(rsit, arg1, arg2:0, 8, 0, 8, 0, 8:45, 118, 34, 29, 0, 242, 271)

v0369s.1t (rsit, arg1, arg2:0, 8, 0, 16, 0, 16:46, 131, 38, 26, 0, 369, 395) v0509s.main (::7,24,7,21,23,509,552) v0720s.sonitor (::1,4,1,7,0,720,727) v0735s.mult (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:35, 528, 138, 22, 0, 735, 757) v0758s.mult (rslt, arg1, arg2:0, 16, 0, 8, 0, 8: 34, 527, 138, 21, 0, 758, 779) v0780s.mult (rslt, arg1, arg2:0, 16, 0, 16, 0, 16:39, 1105, 289, 22, 0, 780, 802) v02725. ne (rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 16, 71, 20, 13, 0, 272, 285) v0833s. ne (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:18, 91, 26, 13, 0, 833, 846) v1224s. ni (:: , , , 3, 0, 1224, 1227) v0219s.not (rslt, arg1:0, 8, 0, 8:7, 30, 9, 8, 0, 219, 227) v0069s.or (rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 11, 47, 14, 10, 0, 69, 79) v1078s. outputport (outrm, tech:0, 8:6, 29, 8, 14, 13, 1078, 1103) v0588s.proc (nam :: 1, 4, 1, 7, 0, 588, 595) v1126s. sensecond (innam:0, 8:56, 129, 37, 44, 0, 1126, 1170) (clktim:0, 32768:37, 166, 46, 12, 13, 183, 218) v0183s.setime v1171s.stboolwait(top,maxtm::1,-5,1,10,6,1171,1181) v0635s, sub (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:23, 87, 26, 14, 0, 635, 649) v0650s. sub (rsit, arg1, arg2:0, 16, 0, 16, 0, 16:31, 126, 37, 19, 0, 650, 669) v0614s.tabaccp2 (:: , , ,0,0,614,625) v0728s.tabend (:: 3, 10, 3, 6, 0, 728, 734) v0603s.tabent (fnc, task :: 10, 51, 15, 10, 0, 603, 613) v0626s. var (name:0,8:0,0,0,3,0,626,634) v06845. var (name:0, 16:0, 0, 0, 3, 0, 684, 692) v0121s.maitleast (indx, upr, top, bot, per, max:0, 8, 0, 8:23, -10, 27, 26, 20, 121, 147) v0624s. whend (top, bot:: 3, 10, 3, 4, 0, 824, 832) v0815s.whilecon (rslt, bot:0,8:7,27,8,8,0,815,823) v0803s.whilestart(top,lpct::1,4,1,6,0,803,814) v0068 .end index v00695.or (rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 11, 47, 14, 10, 0, 69, 79) v0070com primitive to perform logical or v0071com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs v0072begin stext v00731d a, ((arg1)) :4m 13t 3b rslt = arg1 .or. arg2 v00741d b, a 4t 1b ;18 v00751d a, ((arg2)) ;4m 3b 13t v0076or h ;1 4t 1b v00771d ((rslt)),a ;4m 13t 3b v0078endtext v0079calc romptr=romptr+11 v0080s. at (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:45, 118, 34, 29, 0, 80, 109) v0081com primitive to perform comparision between 2 8-bit numbers v0082com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs v0063begin stext v00841d a, ((arg2)) ;4m 13t 36 if ang2 lt ang1 then rslt=ffh v00851d b, a 4t ;1# 16 b=aro2 v00861d a, ((arg1)) ;4m 13t 3b v00871d c, a 4t ;1 1b c=argi v0066and a 4t ;1= 16 set sign flag of arg1 v0089jp p,\$+00dh :30 10t 3b jump if arg1 is positive v00901d a, b 4t ;18 16 ara1 = v0091and a ;1= 4t 16 set sign flag of arg2

v00921d b. c :18 4t 1b aro2 .swap. arol v0093jp m, \$+011h ;3m 10t 36 arg2 = - arg1 = - comp backwards 92 arg2 = + arg1 = - falsev00941d a. 0 :2 7t v00951r \$+22 :30 12t 2b v00961d a, b ;10 4t 1b v0097and a 4t 15 set sign flag of arg2 :18 v00981d a, c 4t 16 restore angl to accumulator ;10 v0099jp p, \$+007h ;3m 10t 3b arg2 = + arg1 = +7t **2b** arg2 = - arg1 = + true v01001d a,111111111b;2m v0101.jr \$+12 12t 2b :30 v0102cp b 4t 15 :10 v01031d a,0000000b;2m 7t 2b result false arm2 >= arm1 ;30 v010410 z. \$+7 10t **3**b ;3 36 v0105jp m, \$+4 10t result true arg2 lt arg1 1b v0106cp1 4t ;18 v01071d ((rslt)),a ;4m 13t 3b v0108endtext v0109calc romptr=romptr+45 (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:11, 47, 14, 10, 0, 110, 120) v0110s. and v0111com primitive to perform logical and v0112com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs v0113begin stext v01141d a, ((arg1)) ;4m 3b rslt = arg1 .and. arg2 13t 4Ł 1b v01151d b, a ;10 v01161d a, ((arg2)) ;4m 13t 3b v0117and b ;10 4t 1b v01181d ((rslt)),a ;4m 13t 3b v0119endtext v0120calc romotr=romotr+11 v0121s.waitleast (indx, upr, top, bot, per, max:0, 8, 0, 8:23, -10, 27, 26, 20, 121, 147) v0122com primitive to generate a software wait based on the results of v0123com of an aritmetic expression whose integer result is passed to v0124com waitleast in upr the value in upr is the number of times v0125com fixedwait will be executed similar to a for loop fixedwait v0126com will be fed the time in the variable per top and bot v0127com are labels max is the max time allowed specified by the v0128com designer for all possible combinations of upr and per v0129com per and max are in ms to the nearest 5ms the max allowed value v0130com for per is 1275ms and the max allowed value of upr is 127 v0131attr time=(max)=4000 v0132begin stext ;2m 7t 2b counter always starts at one v01331d a.1 v0134(top):ld ((indx)),a ;4m 13t 3b update (indx) with latest value v01351d a. ((upr)) :4m 13t 3b v01351d b, a ;im 4t 1b v0:371d a, ((indx)) ;4m 13t 3b v0138cp b in 4t 1b compare to upper limit v013910 z. (bot)+3 :3m 10t 3b jump out of loop on indx=upr v0140endtext v0141call s.fixedwait ((per):) v0142begin stext

v01431d a. ((indx)) :4m 13t 3b get current indx value vO144inc a :1m 4t 1b crank indx v0145(bot):jp (top) :3m 10t 3b jumpt to top of loop v0146endtext v0147calc romptr=romptr+23 v0148s. equivalenc(rs)t, arg1, arg2:0, 8, 0, 8, 0, 8: 12, 51, 15, 17, 0, 148, 165) v0149com primitive perform to the logical equivalence relation v0150com the truth table is as follows v0151com arg1 relt arn2 v0152com false(00h) true(ffh) false v0153com false false true v0154com true false false v0155cos true true true v0156com equivalence is simply the opposite of xor v0157begin stext v01581d a, ((arg1)) rslt = argl .equiv. arg2 13t 3h ;40 v01591d b, a 4t :1= 1b ;4 v01601d a. ((arg2)) 13t 3b ;im v0161xor b 4t 16 v0162col ;18 4t 15 v01631d ((rslt)),a ;42 13t **3**b v0164endtext v0165calc romotr=romotr+12 v0166s.implicate (rslt, arg1, arg2:0, 8, 0, 8, 0, 8: 14, 57, 17, 16, 0, 166, 182) v0167com primitive to perform logical implication check v0168com truth table is as follows v0169com rslt arel aro2 v0170com false(00h) false true(ffh) v0171com false true true v0172com true false false v0173com true true true v0174begin stext v01751d a. ((aro2)) 13t 36 rslt = arg1 .implicate. arg2 :48 v0176and a set zero flag ;10 4t 16 v0177jp nz, \$+7 if ano2=true then rslt=true :30 10t 36 if arm2=false then get arg1 and col it v01781d a, ((arg1)) ;40 13t 3b v0179cp1 ;10 4t 1b rslt=.not. arg1 v01801d ((rslt)),a 134 36 :48 v0181endtext v0182cale romotr=romotr+14 v0183s. setime (clktim:0, 32768: 37, 166, 46, 12, 13, 183, 218) v0184com primitive to set channel 1 of ctc to some initial value vOldScon clutin is initial time decimal in milliseconds v0186com because channel 0 serves as the clock input to channel 1 v0187com with 1 millisecond pulses there would be a latent delay in v0188com resetting channel 1 because new values for the downcounter v0189com are not transferred from the load register to the downcounter v0190com until a new clock pulse is sensed therefore this primitive v0191com also short times the channel 0 clock to generate an output pulse such v0192con that channel 1 is immediately reset to the value passed through the v0193com argument clktim

```
v0194if clock .ne. 0 skip 2
v0195calc clock=1
v01%incl h.clock
                      (::)
v0197besin stext
v01981d a, 01110001b
                                 2b counter1+load 1sb then msb+modeO+hex
                      :2n 7t
v0199out (0f3h),a
                      :3m 11t
                                 2b set mode control
                      ;3m 10t
v02001d hl, (clktim)
                                 3b get time period
                                 1b 1sb of clktim
v02011d a.1
                      :18
                          - 4t
v0202out (0f1h),a
                                 2b load 1sb to ctc channel 1
                      :3m 11t
                      ;1m 4t
v02031d a.h
                                1b msb of clktim
v0204out (0f1h),a
                      ;3m 11t
                                 2b load asb to ctc channel 1
v02051d a. 00110100b ;2m 7t
                                 2b countrO+load 1sb then msb+mode2+bcd
v0206out (0f3h),a
                      :3m 11t 2b set mode control
v02071d a. 02h
                          7t
                                2b 1sb of 0002 bcd
                      :26
v020Bout (0f0h).a
                      ;3m 11t
                                 2b 02h in load reg 1sb
v02091d a, 00h
                      ;211 7t
                                2b msb of 0002 bcd
v0210out (0f0h), a
                      ;3m 11t
                                2b 00h in load reg msb
v02111d a,00110100b ;2m 7t
                                2b contr0+load 1sb then usb+mode2+bcd
v0212out (0f3h),a
                      ;3m 11t
                                2b set mode control
v02131d a, 00h
                                 2b 1sb of 2000 bcd
                      ;2
                          7t
v0214out (0f0h),a
                      ;3m 11t
                                 2b 00h in load reg 1sb
v02151d a, 20h
                      ;211 7t
                                2b msb of 2000 bcd
v0216out (0f0h).a
                      :3m 11t
                                2b 20h in load reg asb
v0217endtext
v0218calc romptr=romptr+37
v0219s.not
                 (rslt, arg1:0, 8, 0, 8:7, 30, 9, 8, 0, 219, 227)
v0220com primitive to perform logical not, complement
v0221com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0222begin stext
v02231d a, ((arg1)) :4m
                                  36
                                         rslt = not arol
                           13t
v0224col
                           4t
                                  1b
                    ;1m
v02251d ((rslt)),a ;4e
                           13t
                                  36
v0226endtext
v0227calc romptr=romptr+7
v0228s.eq
                 (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:16, 70, 20, 13, 0, 228, 241)
v0229com grimitive to perform comparision between 2 8-bit numbers
v0230com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0231begin stext
v02321d a, ((arg1)) ;4m
                             13t
                                    3b
                                           if angl = arg2 then rslt=ffh
v02331d b, a
                           4Ł
                                  ih
                    :18
v02341d a,
                                    3b
            ((ang2)) ;4a
                             13t
v0235cp b
                           4t
                                  16
                    :10
v02361d a, 11111111b;2m
                           7t
                                  2b
v0237jr z, $+3
                    :30
                           12t
                                  92
                                         result equal
v0236cp1
                    :18
                           4t
                                  16
                                         result not equal
v02391d ((rslt)),a ;4m
                           13t
                                  36
v0240endtext
v024icalc romotr=romotr+16
v0242s. 1t
                 (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:45, 118, 34, 29, 0, 242, 271)
v0243com primitive to perform comparision between 2 8-bit numbers
v0244com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
```

ŧC.



```
v0245begin stext
v02461d a, ((arg1)) :4m
                                         if angl lt ang2 then rslt=ffh
                           13t
                                  3b
v02471d b, a
                    ;1=
                           4t
                                  15
                                         b=arg1
v02481d a, ((arg2)) ;4m
                           13t
                                  36
v02491d c, a
                                  1b
                                         crare2
                    ;10
                           4t
v0250and a
                                         set sign flag of arg2
                    ;10
                           4t
                                  1b
v0251jp p,$+00dh
                    :30
                           10t
                                  3b
                                         jump if arg2 is positive
v02521d a, b
                    ;1=
                           4t
                                  1b
                                         aro2 = -
v0253and a
                           4t
                                  16
                                         set sign flag of arg1
                    ;1=
v02541d b, c
                           4ŧ
                    ;10
                                  1b
                                         argi .swap. arg2
                   ;3n
v0255.10 u.$+011h
                           10t
                                  3b
                                         arg1 = -arg2 = -comp backwards
v02561d a, 0
                    :2
                           7t
                                  2b
                                         arg1 = + arg2 = - false
v0257.jr $+016h
                           12t
                                  2h
                    :31
v02581d a, b
                    :10
                           4t
                                  1b
v0259and a
                                         set sign flag of arg1
                    :18
                           4t
                                  16
v02601d a. c
                    :10
                           4t
                                  15
                                         restore ang2 to accumulator
                   ;3
v0251jp p,$+007h
                           10t
                                  36
                                         arg1 = + arg2 = +
v02521d a, 11111111b;2m
                           7t
                                  2Ъ
                                         arg1 = -arg2 = +true
                   ;30
v02531r $+00ch
                           12t
                                  2ь
                    ;1m
v0254cp b
                           4t
                                  1b
v02651d a,0000000b;2m
                           7t
                                         result false arg1 )= arg2
                                  2b
v0266jp z, $+7
                    :30
                           10t
                                  3b
                    ;36
v0267.jp m, $+4
                           10t
                                  3b
v0268cp1
                           4t
                                  1b
                                         result true angi it ang2
                    :18
v02691d ((rslt)),a ;4m
                           13t
                                  36
v0270endtext
v0271calc romptr=romptr+45
                 (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:16, 71, 20, 13, 0, 272, 285)
V02725. NE
v0273com primitive to perform comparision between 2 8-bit numbers
v0274com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0275beein stext
                                         if ang1 = ang2 then rslt=ffh
v02761d a, ((arg1)) ;4m
                           13t
                                  3b
v02771d b, a
                           4t
                                  1b
                    ;i=
v02781d a, ((arg2)) ;4m
                           13t
                                  3b
                   ;i=
                                  1b
v0279cp b
                           4t
v02801d a, 0
                           7t
                                  2b
                    ;2
v0281jr z, $+003h ;3m
                                  а
                                         result not equal
                           13t
                    ;te
(0282co)
                                  1b
                                         result equal
                           4t
v02831d ((rslt)),a ;4m
                           13t
                                  3b
v0284endtext
v0285calc romotr=romotr+16
                 (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:42, 108, 31, 28, 0, 286, 314)
v0286s. ae
vO207com primitive to perform comparision between 2 8-bit numbers
vO288com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0289begin stext
v02901d a, ((arg2)) ;4e
                                  3b
                                         if arg2 le arg1 then rslt=ffh
                           13t
v02911d b, a
                    ;10
                           4t
                                  1b
                                         b=ars2
v02921d a, ((arg1)) ;4m
                           13t
                                  3b
v02931d c, a
                    ;10
                           4t
                                  16
                                         ceard1
v0294and a
                    ;10
                           4t
                                         set sign flag of arg1
                                  1b
v0295jp p, $+00th
                   ;30
                           10t
                                  36
                                         jump if arg1 is positive
```

v02961d a, 4t 1b arg1 = h :10 v0297and a 4ŧ 1b set sign flag of arg2 :10 v02981d b. ; in 4ŧ ib arg2 .swap. arg1 C 3b v0299jp m, \$+011h ;3m 10t arg2 = -arg1 = -comp backwards ;21 v03001d a. 0 7t 26 aro2 = + aro1 = - falsev0301.1r \$+013h 2Ь 121 :30 v03021d a. b 4t 1b :10 v0303and a 4ŧ 1b set sign flag of arg2 :18 v03041d a. 4t 1b restore argi to accumulator C ;10 v0305jp p, \$+007h ;3m 3b 10t arg2 = + arg1 = +v03051d a.111111111:2m 7t 2ь arg2 = - arg1 = + truev0307.jr \$+009h ;30 12t 2Ь v0306cp b :10 4t 1b v03091d a, 11111111b;2m 7t 2Ь result false arg2)= arg1 v0310jp p, \$+4 ;30 10± 36 v0311col 4t 1b result true ang2 lt ang1 ;10 v03121d ((rslt)),a ;4m 13t 36 v0313endtext v0314calc romstr=romstr+42 v0315s. forend (indx, slab, elab:0, 8:7, 27, 8, 3, 0, 315, 324) v0316com primitive to end a for loop v0317com list=index.start label.end label v0318calc pop reps v0319begin stext v03201d a, ((indx)) ;4m 13t 36 get value of index at top of loop v0321inc a :18 4t 16 crank index v0322(elab):jp (slab) ;3m 10t 3b jump to for loop test v0323endtext v0324calc remotr=remotr+7 v0325s, 1e (rslt, arg1, arg2:0, 8, 0, 8, 0, 8:42, 108, 31, 28, 0, 325, 353) vO325com primitive to perform comparision between 2 8-bit numbers v0327com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs v0328begin stext v03291d a. ((arg1)) :4e 3b if arg1 le arg2 then rslt=ffh 13t v03301d b. a 15 :18 4t bearel v03311d a, ((arg2)) ;4m 13t 36 v03321d c, a :10 ŧŧ. 16 Crane2 :18 v0333and a set sign flag of arg2 4t 16 v0334jp p, \$+13 10t 130 36 jump if arg2 is positive v03351d a, b 4t 110 16 ang2 = -;i= v0336and a 4t 15 set sign flag of argl v03371d a, c ;10 4t 1b restore arg2 to accumulator v0338.10 8. \$+17 :36 10t 36 arg1 = - arg2 = - comp backwards v03391d a. :21 7t 26 arg1 = + arg2 = - false 0 v0340jr 9+13 12t а :3 v03411d a, **4t** 1b :18 v0342and a ;10 **4t** 16 set sign flag of argl ;10 v03431d a, 4t 16 restore ang2 to accumulator 6 v0344jp p, ;30 arg1 = + arg2 = + **\$+**7 10t 36 v03451d a.11111111112;2m 7t 25 arg1 = - arg2 = + truev0346.1r \$+9 :30 12t 26

```
v0347cp b
                    :10
                           4t
                                  16
w03481d a. 11111111b;2m
                          71:
                                  26
                                         result false and >= arm2
v0349jp p, $+4
                    ;3
                          10t
                                  36
v0350cs1
                          4t
                                  1b
                    :10
                                         result true and 1t and2
v03511d ((rslt)),a ;4m
                                  36
                          13t
v0352endtext
v0353calc romstr=romstr+42
v0354s. add
                 (rslt, arg1, arg2:0,8,0,8,0,8:23,78,26,14,0,354,368)
vO355com primitive to add arg1 and arg2 and store in rslt
vO356com list=rslt, arg1, arg2:precisions:s, t, e, c, i, addr
v0357begin stext
v03501d a. ((arg1)) ;13t 4m 3b store arg1 in accumulator
v03591d h1. (arg2) :10t 3m 3b have h1 point to arg2 byte
                   ;7t
v0360add a, (hi)
                         2m 1b add accumulator with arg2
v0361jp po ,$+13
                   :3m 10t 3b if no overflow store result
                   30 10t 3b if carry the maximize minus rslt
V036210 c . ##8
v03631d a,01111111b;2m
                         7t 2b put in largest positive value
v0364jp $+5
                         10t 3b
                   :30
v03651d a.10000000b ;2m
                          7t 2b put in largest negative value
v03661d ((rslt)), a ;13t 4m 3b save result of add in rslt
v0367endtext
v0368calc romotr=romotr+23
v0359s.1t
                 (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:46, 131, 38, 26, 0, 369, 395)
v0370com primitive to perform comparision between 2 16-bit numbers
v0371com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0372begin stext
v03731d de,((arg1)) ;6s 20t 4b if arg1 It arg2 then rslt=ffh de=(arg1)
v03741d h1, (larg2)) ;5m 16t 3b
                                                            h1=(aro2)
v03751d a, h
                   ;1= 4t 1b
v0376and a
                    ;1m 4t 1b
                                  set sign flag of ang2
v0377jp p, $+13
                    :3m 10t 3b
                                  jump if arg2 is positive
v03781d a, d
                    ;1m 4t 1b
                                  aro2 = -
v0379and a
                    :1m 4t 1b
                                  set sign flag of arg1
                    :3m 10t 3b
V0380:10 BL $+18
                                  arg1 = -arg2 = -comp backwards
                    ;20 7t 2b
v03811d a, 0
                                  arg1 = + arg2 = - false
v038210 $+24
                    :3m 10t 3b
v03631d a, d
                    :1m 4t 1b
v0384and a
                    ;1m 4t 1b
                                  set sign flag of argi
                    ;3m 10t 3b
                                  arg1 = + arg2 = +
v0385jp p, $+8
v03061d a,11111111b;2m 7t 2b
                                  arg1 = -arg2 = +true
v0357.10 $+14
                    :3# 10t 3b
                    ;4m 15t 2b
v0386sbc hl.de
v03891d a,0000000b;2m 7t 2b
                                  result false arg1 )= arg2
v0390jp z, $+7
                    ;3m 10t 3b
                    ;3m 10t 3b
v0391jp m, $+4
10392cp1
                    ;im 4t ib
                                  result true argi lt arg2
v03931d ((rslt)),a ;4m 13t 3b
v0394emitext
v0395calc romptr=romptr+46
v0395s. forcons (indx, lwr, upr, slab, elab, val:0, 8, 0, 8, 0, 8:17, 70, 21, 6, 0, 395, 413)
v0397com primitive to set up a loop with constant bounds
```

v0398com list=index.lower bound.upper bound.start label.end label v0399com max allowed value of indx, lwr, and, upr is 127 v0400com because the translator calls for 16 bit precision if a v0401.com sreater number is specified (val) is max loop count v0402calc push reps v0403calc reps=(val) v0404beein stext ;4m 13t 3b lower bound of counter v04051d a, ((lur)) undate (indx) with latest value v0406(slab):1d ((indx)),a ;4m 13t 3b ;4m 13t 3b v04071d a, ((upr)) :1m 4t 1b v04081d b,a ;4m 13t 3b v04091d a, ((indx)) v0410cs b ;1m 4t 1b compare to upper limit jump out of loop on index=upr :3m 10t 3b v0411jp z, (elab)+3 v0412endtext v0413calc romstr=romstr+17 (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:46, 118, 34, 26, 0, 414, 440) v0414s.m v0415com primitive to perform comparision between 2 16-bit numbers v0416com list=result.argument 1, argument 2 ::stor.time.ext.c.i.addrs v0417beein stext v04181d de.((arg2)) ;6s 20t 4b if arg2 learg1 then rslt=ffh de=(arg2) v04191d hl, ((argi)) ;5m 16t 3b hl=(aroi) v04201d a, h :1m 4t 1b v0421and a set sign flag of arg1 ;1= 4t 15 v0422jp p, \$+13 10t 3b jump if arg1 is positive 13 arg1 = v04231d a, d 4t ;in -1b v0424and a 4t 16 set sign flag of arg2 ;10 ;3 v0425jp m, \$+18 10t 36 arg2 = - arg1 = - comp backwardsv04261d a, 0 121 7t **2**b arg2 = + arg1 = - false v0427.jp \$+24 :3m 10t 3b v04281d a, d :1m 4t 1b v0429and a ;1 4t 15 set sign flag of arg2 V0430.10 0.5+8 :30 10t 3b arg2 = + arg1 = + v04311d a,11111111b;2m 7t **2b** ara2 = -ara1 = + truev043210 \$+14 :3m 10t 3b v0433stc hl.de :4m 15t 2b v04341d a,0000000b;2m 7t **2b** result false aro2)= aro1 v0435jp s, \$+7 ;3 10t 30 V043510 E. \$44 :3 10t **3**b 15 v0437col :10 4t result true ang2 it arg1 v04381d ((rs1t)),a ;4m 13t 35 v0439endtext v0440celc romotr=romotr+46 (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:18, 91, 26, 13, 0, 441, 454) v0441s. eq v0442com primitive to perform comparision between 2 16-bit numbers v0443com list=result, argument 1, argument 2 ;:stor, time, ext, c, i, addrs v0444begin stext v04451d de. ((arg1)) :6m 20t 4b if arg1 = arg2 then rslt=ffh de=(arg1) v04461d h1, ((arg2)) (5m 16t 3b hl=(aro2) v0447and a ;im 4t ib clear carry flag v044dsbc hl.de :4m 15t 2b

```
v04491d a. 11111111b;2m 7t 2b
 v0150jr 2, $43
                     13n 12b 2b
                                    result equal
 v0451cal
                     ;1m 4t 1b
                                    result not equal
 v04521d ((rslt)),a ;4m 13t 3b
 v0453endtext
 v0454calc romptr=romptr+18
 voltin_le
                  (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:46, 118, 34, 26, 0, 455, 481)
 vO456com primitive to perform comparision between 2 16-bit numbers
 v0457com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
 v0458begin stext
 v04591d de, ((arg1)) ;6s 20t 4b if arg1 learg2 then rslt=ffh de=(arg1)
 v04601d h1, ((arg2)) ;5m 16t 3b
                                                              h1=(aro2)
 v04611d a, h
                     :1m 4t 1b
 v0462and a
                     :10
                            4Ł
                                   16
                                          set sign flag of arg2
 v04631p p. $+13
                            10t
                     :3
                                   36
                                          jump if are2 is positive
 v04641d a, d
                     :10
                            4t
                                   1b
                                          ars2 = -
 v0465and a
                     ;in
                            4t
                                   1b
                                          set sign flag of arg1
 v0466jp m, $+18
                     131
                            10t
                                   36
                                          argi = -arg2 = -comp backwards
 v04671d a. 0
                     ;21
                            7t
                                   2Ъ
                                          arg1 = + arg2 = - false
V046810 $+24
                     ;3s 10t 3b
v04691d a, d
                     ;1m 4t 1b
v0470and a
                     ;10
                            4t
                                   1b
                                          set sign flag of arg1
v0471jp p, $+8
                     :30
                            10t
                                   36
                                          arg1 = + arg2 = +
v04721d a,11111111112;2m
                           7t
                                   2
                                          arg1 = - arg2 = + true
v047319 $+14
                    ;3m 10t 3b
v0474sbc hl, de
                    ;4m 15t 2b
v04751d a.0000000b:2m
                           7t
                                  2b
                                         result false argi gt arg2
V047610 8. $+7
                    ;3n
                                  36
                            10t
v0477jp m, $+4
                    :30
                            10t
                                   36
v0478cpl
                    :10
                            4t
                                   1b
                                         result true argl le arg2
v04791d ((rslt)),a ;4m
                           13t
                                   36
v0480endtext
v0461calc romptr=romptr+46
v0462s. gt
                  (rslt, arg1, arg2:0, 8, 0, 16, 0, 16:46, 118, 34, 26, 0, 482, 508)
v0463com primitive to perform comparision between 2 16-bit numbers
v0484com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0485beein stext
v04861d de.((arg2)) :6m 20t 4b if arg2 1t arg1 then rs1t=ffh de=(arg2)
v04671d h1, ((arg1)) ;5m 16t 3b
                                                             hl=(aro1)
v04681d a, h
                    tim 4t 1b
v0485and a
                    :10
                           4Ł
                                  1b
                                         set sign flag of arg1
                    ;36
V049030 p. $+13
                           10t
                                  36
                                         jump if argi is positive
v04911d a, d
                    ;10
                           4t
                                  16
                                         are1 = -
v049Eand a
                    ;im
                           4t
                                  16
                                         set sign flag of arg2
V049319 8. $+18
                    130
                           10t
                                  3h
                                         arg2 = - arg1 = - comp backwards
v04941d a. 0
                    :21
                           71
                                  3
                                         aro2 = + aro1 = - false
v0495jp $+24
                    ;3m 10t 3b
v04961d a, d
                    ;1m 4t 1b
v0497and a
                    ;18
                           4t
                                  íb
                                         set sign flag of are2
v0498jp p, $+8
                    ;31
                           10t
                                  36
                                         arg2 = + arg1 = +
v04991d a, 11111111b;2m
                           7t
                                  2b
                                         arg2 = - arg1 = + true
```

Į

v0500jp \$+14 :3m 10t 3b ;4m 15t 2b v0501sbc hl.de v03021d a,0000000b;2m 7t **2b** result false ang2 gt ang1 30 v050319 z, \$+7 :30 10t v0504jp m, \$+4 ;3 3b 10t v0505cp) 1b 4t result true ang2 le ang1 :10 v05061d ((rslt)),a ;4# 13t 36 v0507endtext v0508calc romptr=romptr+46 v0509s.main (::7,24,7,21,23,509,552) v0510com grimitive to define controller setup and initialization v0511com list = empty : empty : storage, time, ext, calc, incl, addr v0512com the rom pointer is set to start at 16384 or 4000h since this v0513com is the beginning of user addressible memory in the pro-log v0514com it is called rom because ultimately the controller's operating v0515com program would be burned into rom the ram pointer starts v0516com at 32735 which is 32 bytes below the top of usable memory v0517ccm on the pro-log to allow a 32 byte stack the top of user v0518com addressable memory on the pro-log is 32767 or 7fffh v0519com all initializations will be done through the use of global v0520com variable initlk and linked labels vOS21com following the initializations program will jump to the top of the v0522com polling loop for the task contingency pairs. v0523com to allow the use of a debug prom developed at the naval v0524com posteraduate school electrical engineering department the vOSEScon starting location is changed to 4096 to allow a the system vOS26com to auto boot and to allow loading of memory from another v0527com computer via the dual wart card. the loading prom inhibits the v0528com use of the reset location because of the location of the code and v0529com the interrupt loactions used in a debugger for the prolog system v0530calc romptr=16384 v053icalc ramptr=32735 v0532incl h. processor (::) v0533incl h.cardcage (::) v0534begin stext v0535; v0536: zilog z-80 based system v0537: v0538; #ideac# v0539; #idsec# v0540: fidsec4 v0541; V6542: v0543_ z80 v0544aseg v0545org (ramptr) gram pointer is pointing to top of memory - stack v05468stak:defs 32 32b define stack area 1 v0547org (romptr) ;begin code after reserved interrupt area v05460cold:ld sp,0stak+32 ;3 10t 36 initialize stack pointer v0549di 4t 16 disable maskable interrupts :10 v0550jg @i(initlk) 10t 36 do hardware initializations :3

v0551andtaxt votileale remotiveremetr+7 Million, add (rsit, argi, arg2:0, 16, 0, 16, 0, 16:31, 126, 37, 18, 0, 553, 571) vOSS4com primitive to add arg1 and arg2 and store in rs1t vOCCObegin stext v05561d h1, ((arg1));5m 16t 35 load and in hl pair v05571d bc, ((arg2));6s 20t 4b load ang2 in bc pair v03581d a, 1 1b :in 4t ; in v0559add a. c add 1sb 4t 1b v05501d 1, a **4t** 15 ;10 v05611d a, h ;10 4t 1b ;1m v0552adc a, b 4t 1b add msb v05631d h, a ;1m 4t 1b 3b if no overflow store result v0564.jp po .\$+15 :3 10t 3**m** 10t 3b if carry the maximize minus ralt v056510 c .949 v05661d h1, 7fffh ;3m 10t 3b put in largest positive value ;3m 10t v0357.jp \$+6 36 v05581d h1, 8000h ;3m 10t 3b put in largest negative value v05691d ((rslt)),h1;5m save result 16t 36 v0570endtext v0571calc romotr=romotr+31 v0572s.assim (var, data:0, 8, 0, 8:6, 26, 8, 7, 0, 572, 579) v0573com primitive to assign a value of one variable to another variable v0574com list=var, data-var:var-prec, data-prec:stor, time, ext, calc, incl, addr v0575begin stext assign (data) 13 v05761d a,((data)) ;4m 30 v05771d ((var)),a ;4m 13t 36 to (var) v0578endtext v0579calc romptr =romptr + 6 v0580s.assign (var, data:0, 16, 0, 16:6, 32, 10, 7, 0, 580, 587) vOSB1com primitive to assign a value of one variable to another variable v0582com list=var, data-var:var-prec, data-prec:stor, time, ext, calc, incl, addr v0583beein stext v05841d h1,((data)) ;5m 16t 36 assign (data) v05851d ((var)),h1 :5m 16t 3b to (var) v0586endtext v0587calc romptr =romptr + 6 v0588s.proc (nam ::1,4,1,7,0,588,595) v0589com primitive to define procedure entry poing v0590com list=proc-name :supty:storage,time,ext,calc,incl,addr v0591begin stext v0092:procedure (nam) v05939 (nem) : nop 1b entry point for (nam) ;1= 4t v0594emitext v0595calc romptr=romptr+1 V00956.com (nam, val, :0,8:1,0,0,6,0,596,602) v0597com primitive to define data v0590com list=data-name, value:value-prec, stor, time, ext, c, i, addrs v0099begin start v0600(nam): defb (val) preserve one byte for data v0601emitext

```
v0602calc romotr=romotr+1
v0603s. takent
                 (fnc, task :: 10, 51, 15, 10, 0, 603, 613)
v0604com animitive to add one entry to monitor table
vOGOGicom list= func-name, task name:empty:s,t,e,c,i,address
v0606beein stext
v0607call @(fnc) ;5m
                          17t
                                 36
                                        test for contingency (fnc)
                                  3b
v06081d a, ((fnc)) ;4m
                          13t
                                         get contingency result
v0609cp 1111111b ;1#
                           4t
                                  1b
                                         check if result true
v0610call z,@(task) ;5m
                           17t
                                  3b
                                         if true execute task
v0611
                    ; if not true get next tabent or tabend to loop
v0612emdtext
v0613calc romptr=romptr+10
v0614s.tabaccp2 (:: . . . 0.0.614.625)
vO615com this is a dummy primitive to allow compatibility with the 8080
vO616com library. the functions that would be performed in this primitive
v0617com are all located in s.tabent. this has the effect of eliminating
vOS18com intermediate table and increasing execution speed. if there are
v0619com wide variations in contingency/task speeds more memory will be
v0620com than in the 8080 primitive. note sumain is also changed because
v0621com of the elimination of the intermediate table
v0622com list= func-name, task name:empty:s,t,e,c,i,address
v0623becin stext
         ; this space is deliberately void. this is a dummy primitive.
V0624
v0625endtext
v0625s.var
                 (name:0, 8:0, 0, 0, 3, 0, 626, 634)
v0627com primitive to define storage for 8 bit variable integer or logical
v0628com list=data-name, value:value-prec, stor, time, ext, c, i, addrs
v0629calc ramptr=ramptr - 1
v0630begin stext
                         ;8 bit variable (name) in ram
v063lorg (ramptr)
v0632(name): defb 0
                         :0= 0t
                                       16
v0633ore (romotr)
v0634endtext
v0635s. sub
                 (rs1t, arg1, arg2:0, 8, 0, 8, 0, 8:23, 87, 25, 14, 0, 635, 649)
v0636com primitive to subtract arm2 from arg1 and store in rslt
v0637com list= rslt, arg1, arg2:precisions:s, t, e, c, i, a
v0638begin stext
v06391d a. ((arg1)) ;4m
                                   3b
                                          load angl in accumulator
                           13t
                           10t
                                  3b
v064016 h1, (arg2)
                    ;31
                                          point h1 to arg2
                            7t
                                   1b
v0641sub (h1)
                    ;21
                                          arg1 - arg2
                    130
                          10t 3b if no overflow store result
V064219 00 , 9+13
                    ;30
                          10t 3b if carry the maximize minus rslt
v064319 c , 5+8
v06441d a.01111111b:2m
                          7t 2b put in largest positive value
                    ;3=
V064510 $45
                         10t 3b
v064614 a, 10000000b ;2m
                          7t 2b put in largest negative value
v06471d ((mslt)),a ;13t
                          4m 3b save result of add in rslt
v(648endtext
v0649calc romptr=rc mptr+23
                  (r s1t, arg1, arg2:0, 16, 0, 16, 0, 16:31, 126, 37, 19, 0, 650, 669)
vocation, sub
v0651com grimitive to subract ang2 from ang1 and store answer in rslt
v0652com list=rslt,arg1,arg2:precisions:s,t,e,c,i,addr
```

v0653begin stext load arg1 in hl pair 36 v06541d h1, ((arg1)) ;5m 16t load arg2 in bc pair **4**b 20t v06551d bc, ((arg2)) ;6# ;18 **4t** ib v06561d a, 1 substract 1sb 4t 1b v0657sub c :10 1b v06581d 1. a ;1# **4t** v06591d a, h ;1 **4**t 15 ;1m 1b subtract asb voice a, b **4t** ib v06611d h, a ;1s 4t 3b if no overflow store result v0662jp po ,\$+15 :30 10t ;3 3b if carry the maximize minus relt v0663jp c ,\$+9 10t v06641d h1, 7fffh ;3m 10t 3h out in largest positive value 10t v0665jp \$+6 :3 ЗЪ 3b put in largest negative value 10t v06661d h1, 8000h ;3m save result 36 16t v066714 ((rslt)),h1 ;5m v0668andtext v0669calc romptr=romptr+31 v0670s, exit proc (new 1:1, 10, 3, 6, 0, 670, 676) v0671com primitive to close proc v0672com list=proc-nam, contnam:empty: storage, time, ext, calc, incl, addr v0673begin stext return to monitor, exit (nam) 10t 16 v0674ret :30 v0675endtext v0676calc romptr=romptr+1 (nam, val, :0, 16:2, 0, 0, 6, 0, 677, 683) v0677s.cons v0678com primitive to define data for 16 bit integer v0679com list=data-name, value:value-prec, stor, time, ext, c, i, addrs v0680bmgin stext vO681(nam); defw (val) ;define a two byte integer v0682mdtext v0683calc romotr=romptr+2 (name:0, 16:0, 0, 0, 3, 0, 684, 692) v0684s. var vOG85com primitive to define storage for 16 bit variable integer v0686com list=data-name, value:value-prec, stor, time, ext, c, i, addrs v0687calc ramptr=ramptr - 2 v0688begin stext :16 bit variable (name) in ram v0689org (ramptr) :0m 0t v0690(name): defw 0 2ь v0691org (romptr) v0692endtext v0693s. loc (loc ::1, 4, 1, 6, 0, 693, 699) v0694com primitive to define a lable (location) v0695com list=label-name :empty: storage, time, ext, calc, incl, addr v0656begin stext ; define location (loc) v0697(loc): nop v0698emitext v0699calc romptr=romptr+1 v0700s. and (1:3, 10, 3, 8, 10, 700, 710) v0701com primitive to end software listing and complete implementation v070@com list=empty:empty:stor,time,ext,calc,incl,addr v0703beein stext

ন, নাম্প্রাস্যা

- - -





MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

- /

```
v070401(initlk):jp Ospvar ;3a 10t 3b initialization of hardware is complete
v0705
                                      start top of main monitor loop
                          ł
v0705and
                                  gend of software listing ready for assembly
v0707endtext
v0700calc romstr=romstr+3
v0709com put in memory meeded for implementation in raw and row
v0710incl h. mmory
                    (11)
                 (val, loc 10,8: 8,30,8,8,0,711,719)
v0711s.jmof
v0712com primitive to branch on false condition
v0713com list=value, jump-loc: value-prec, :storage, time, ext, calc, incl, addr
v0714beein stest
v07151d a. ((val)) :4m 13t 3b branch to (loc) if (val) is true
v0716cs 0
                  ;2m 7t 2b
v07173p z, (loc) ;3m 10t 3b
v0718endtext
v0719calc romotr=romotr+8
v0720s. monitor (::1, 4, 1, 7, 0, 720, 727)
v0721com primitive to define p2 monitor as controller supervisor
v0722com list = empty:empty: storage,time,ext,calc,int,addr
v0723begin stext
14570v
                -monitor section=
v07258epversnop
                    ;1m 4t 1b mark top of the polling loop
v0726endtext
v0727calc romptr=romptr+1
v0728s.tabend
                 ( :: 3, 10, 3, 6, 0, 728, 734)
v0729com subroutine to define and of monitor table
v0730com list= empty:empty:s,t,e,c,i,addr)
v0731begin stext
v0732jp espvar
                    :go to the top of the polling loop of monitor table
v0733andtext
v0734calc romstr=romstr+3
                 (rsit, arg1, arg2:0, 8, 0, 8, 0, 8:35, 528, 138, 22, 0, 735, 757)
v07356. mult
v0736com binary multiplication primitive
v0737beain stext
v07381d a , ((arg1));3m
                           134
                                  35
                                         put argi in e
v07391d e, a
                           4t
                                  1b
                    ;18
v07401d a. ((arg2));3a
                           13t
                                  36
                                         load ars2
                    330
v074114 hl, 0
                           10t
                                  36
                                         clear rslt
                    ;10
v07421d d, h
                                         clear d for shifts
                           4t
                                  1b
v07431d b, 7
                    :20
                           7t
                                  26
                                         set counter to 7bits
v0744rra
                                  ib
                    ;ie
                           4t
v074510 nc. $+4
                    :31
                           10t
                                  30
v0746add hl, de
                    ;30
                           11t
                                  1b
v0747sla e
                    :2
                           8t
                                  26
v0748-1 d
                    :20
                           8t
                                  26
                    ;3n
v074941nz $-9
                           13t
                                  2b +7 +2m 8t on last time
                    ;10
v0750mma
                           4ŧ
                                  1b
v0751.jp nc, $46
                    :38
                           10t
                                  36
v0752and a
                    :10
                           4t
                                  İb
v0753sbc hl, de
                           15t
                    ;40
                                  2b
v07541d a, 1
                           4t
                                  ib
                                         truncate result to 8 bits
                    ;10
```

ŝ

v07551d ((rslt)),a ;4m 134 36 save result v0756andtext v0757celc rosstr=rosstr+35 v07588. mult (rsit, arg1, arg2:0, 16, 0, 6, 0, 6: 34, 527, 138, 21, 0, 758, 779) v0759com weltiply 2 8 bit number and get 16 bit result v0760beein stext v07611d a , ((arg1));3m 131 36 put argl in e v07621d e, a ş îm 4 1b v07631d a, ((arg2));3a 13t 36 load are2 v07641d hl, 0 10t 36 clear rslt ;3n v07651d d, h 4ŧ 15 clear d for shifts ;ie v07661d h, 7 :20 71 25 set counter to 7bits v0767mm 15 :10 ŧŧ. v0768.jp nc, \$44 10t 30 ;31 16 v0769add hl, de 11t 130 3 v0770ala e 8 26 v0771rl d 121 8t 25 v0772ding 9-9 13 2b +7 +2m &t on last time :3 v0773rre ;10 **4t** 1b 130 v0774.jp nc, \$46 10t 36 v0775and a **#** ĺb ;15 v0776sbc hl. de 15t :40 2ь v07771d ((mslt)),h1;5m 16t 36 save result v0778mettext v0779calc romotr=romotr+34 v07805. mult (rs1t, arg1, arg2:0, 16, 0, 16, 0, 16:39, 1105, 289, 22, 0, 780, 802) v0781com multiply 2 16 bit numbers and pet 16 bit result v0782begin stext v07831d de, ((arg1));6e 20t **4b** put argl in de 20t v07841d bc, ((arg2));6m 46 load arg2 v07851d a, b :10 4t ib solit and to alc v07851d h1, 0 **;3**0 10t clear rslt 36 set counter to 7bits v07871d b, 15d ;âr 7t 25 v0788rra # 1b ;10 v0789m c 120 8t 25 v0790jp nc, \$44 **;3**0 10t 36 v0791add hl, de 3**0** 11t 16 v0792sla e ;2 8t 8 v0793+1 d 120 8t 26 ;**3**0 v07944jm2 9-00th 13 2h #7 +2m &t on last time *0755mm 16 ;10 4t v0756rr c 8t 12 25 ;**3**6 v07973p nc, \$46 10t 36 v0736and a ; la **4t** lb v0793abc hl, de 1**5**t 8 ;4a v08001d ((rsit)), hig5m 16t 36 save result v0801endtext v0802calc romptr=romptr+39 v0803s.whilestart(top,lgct::1,4,1,6,0,803,814) vOB04com primitive to establish label for top of a while-do loop vOBOScom condition to be tested immediately follows this label

.

```
voloccom reps is global variable used to account for timing during
v0807com multiple looms
volocom lact is max loop count supplied by designer
vologcaic push ress
v0810calc ress=(loct)
vOGLIbegin stext
v0812(top):nop
                    :1a 4t
                                ib top of while-do-loop
v0813andtext
v0814calc romptr=romptr+1
v0815s.uhilacon (rsit, bot:0,8:7,27,8,8,0,815,823)
vOBIGcom primitive to decide whether to jump out of while-do loop based
v0617com on boolean value passed to rslt bot is loop bottom label
v0618begin stext
                     ;4n 13t
v06191d a, ((rslt))
                                  3b get boolean value
v0620and a
                          - 4t
                     ;1
                                  1b check if true(ffh) or false(00h)
v0821jp z, (bot)+3
                     ;3m 10t
                                  3b if false jump out of while-do loop
v0822mdtext
volE3calc romstr=romstr=7
v0624s. uhend
                 (top, bot::3, 10, 3, 4, 0, 624, 632)
vO825com primitive to mark end of statements to be executed in a while-
                       global variable reps is reset to value existing
v0825com do-loop
v0827com before for-loop started
v0628calc pop reps
vOB29begin stext
v0830 (bot) :jp (top)
                      :3m 10t
                                   3b jump to top of while-do loop
v0831andtext
v0632calc romptr=romptr+3
V06336. ne
                 (rsit, arg1, arg2:0, 8, 0, 16, 0, 15:18, 91, 26, 13, 0, 833, 846)
v0634com primitive to perform comparision between 2 16-bit numbers
vOB35com list=result, argument 1, argument 2 ::stor, time, ext, c, i, addrs
v0836begin stext
vOB371d de, ((arg1)) ;6s 20t 4b if arg1 = arg2 then rs1t=ffh de=(arg1)
v08381d h1, ((arg2)) ;5m 16t 3b
                                                             h1=(arn2)
                    ;1m 4t 1b reset carry flag
v0839and a
v0840sbc hl, de
                    :4m 15t 2b
v08411d a,0
                    120 71 20
v00421 z, $+3
                    :3m 12t 2b
                                   result equal
v0843ce1
                    ;18 4t 1b
                                   result not equal
v08441d ((rslt)),a :4m 13t 3b
v0845andtext
vosticale roustr=roustr+18
v0847h.processor (11 , , ,2,3,847,871)
volvecom primitive to include z-80 cpu board 4 mhz
v0049calc slot = slot + 1
v0850incl h.tcardcage (::)
vO851begin htext
VOES
         put z-60 cpu board in slot (slot)
v0853
         somew high
VOE54
         set jumpers in the following pattern
v0855
                       pattern
            JUNDER
VOES
              e
                        010
```

į

```
v0857
                        001
              u3
VOCI
                        010
              u4
VOCTO
              ŝ
                        1
10850
                        001
              16
v0861
              u7
                        01
v0852
              uß.
                        110
v0863
              19
                        1111
v0864
              w10
                        1
v0865
                        101010
              u12
v0866
              w13
                        10
v0867
                     10
           u14
v0858
              w15
                        01
v0869
        note numbering is from left to right and from top to bottom.
v0870
        address space 0000-7fff
v0671andtext
v0872h.cavdcage (:: , , 0,0,872,876)
v0672com primitive to include card case and power supply for controller
v0674beain htext
        connect powersupply to card cage
V0675
v0876andtext
                 (1: , , ,2,3,877,897)
V0677h amory
vOS78com grimitive to include required memory
v0679calc slot = slot + 1
v0000incl h.tcardcage (::)
v0681if romptr .lt. ramptr skip 5
v0002begin htext
v0863
         the program space and the variable space have colided
VODDA
         you do not have enough assory to execute your program
v0885
         your memory is limited to 16k
v0866endtext
v0857begin htext
VODDA
         put 16k memory board in slot (slot)
v0889
         set juncers in the following pattern
v0890
                       pattern
            Junper
v0851
                        1111111
              u1
V0892
              e
                        10
v0853
              113
                        0
v0894
                        Ô1
              *
v0895
              5
                        1
          address range for card is 4000-7fff
VOIS
v0857em
        Itext
v0898h.tcardcage (11 , , ,0,0,898,904)
v0099com grimitive to limit the number of slots in card cage to 8
v0900if slot . le. 8 skip 4
v0901begin htext
        you have exceeded the maximum number of allowable slots in the
V0902
¥0902
         cerd cage. it is limited to 6.
v0904andtaxt
                 (rs1t, arg1, arg2:0, 8, 0, 8, 0, 8:56, 504, 129, 41, 0, 905, 946)
v0905s.divide
v0906com routine to divide angl by ang2 and store in rslt
v0907com taken from zaks p 137
```

v0900begin stext			
v09051d a, ((arg1))	113	b3	get dividend
v0910and a	4t	16	
v09111d h,0 j2	n 7t	2b	
v09123p p, \$+7 ;3	10t	3b	
v0913cp1 ;1	1 4t	16	
v0914inc a 11	n 4t	1b	
v09151d h, 080h ;2	1 7t	26	
v091614 e, a ;m	L \$4	b1	
v09171d a, ((arg2))	113	63	get divisor
v0918ant a ; 1:	n 4t -	1b	
v0919jp p, \$+0bh ;3	n 10t	3b	
v0920cp1 ;1	8 4t -	1b	
vogeline a şlu	a 4t -	1b	
vogeeld c, a glu	n 4t -	1b	
v09231# a, 080h ;2	s 7t	25	
vogetaar h 🛛 👔 👔	e 4t	16	
v09251d h, a ş1ı	n 4t	16	
v09251d a, c ;10	n 4t -	16	
v09271d c, a ;m	l t4	b1	
v0928wor a 310	L t 4	b1	clear accumulator
v09291d b, 8 ;m	e t7	52	set loop counter
v0930r1 e ;#	2 t8	62	rotate
v0931rla ju	1 t4	b1	
vogazene c ter	L t4	bi	trial subtract
v0933jr nc ,\$+3 ;a	3 \$12	12	subtract ok
v0934add a ₁ c şai	L 14	b1	restore accus, set cy
v0935djnz 4-7 jm	3 t13	12	m2 t8 on last loop
v09361d b, a ;m	1 \$4	b1	pet remainder in b
v09371d a, e ;#	1 t4	61	get quitent
vogaoria ;e	l t4	b1	shift in last result bit
v0939cp1 ;#	1 t4	b1	complement bits
v0940bit 7, h 12	8t	26	
v0941jp z, \$+5 ;3	n 10t	3 b	
v0942cp1 ; 1	s 4t	1b	
vo943inc a #1	n 4t	16	
v09441d ((rslt)),a jw	t t13	63	store quotient in rslt
v0945endtext			
v0946cale romptr=rompt	+56		
v0947s.divide (rslt	, arg1, arg21	0, 16, 0,	16, 0, 16, 16, 1465, 376, 57, 0, 947, 1004)
vosvecem primitive to (divide argi	by arg	2 and store in rslt
VUSVSCOB LISEPISIE, ang	l, ang2:prec	1510n51	s, f, e, c, 1, addr
vosousegin stert		-	
vusolid al, ((argl));5	16t	30	load argi in hi pair
St d , tasev	3 6	20	
Analysis P'0 15	7 1	20	
13 141 12 13 1412 13	II 108	30	
voscole a, h și	a 4t	10	
	41	10	
v050/16 h, a f1	• •	10	
vv53616 a. 1 11	I 4t I	10	

v0909cp1	;10	4t	16			
v09601d 1, a	ş1m	41	16			
vessiine hi	ş İm	6t	15			
vosezid b, OBOh	ign –	71	26			
vostald de, ((arg2))) ;6 #	20t	4b	load arg2 in bc pair		
vostabit 7, d	121	8t	20			
v096516 a, 0	igu -	71	26			
v0966jp z, \$+12	;3 0	10t	30			
v056716 a, d	;10	41	Ib			
vusteral	;10	4t	16			
vostald d, a	;10	41	1b			
V057016 2, 8	;18	4t	Ib			
v0971cpi	; IN	4t	lb			
A DISTRUCT	;1 0	41	10			
	;10 .0	10	ID			
vus7410 à, 080h	jan	/t	20			
	110	41	10			
VUSTER at, at'	ş10	46	1b	save sign of rslt		
V057718 C,1	;10	41	lb			
vu37810 8,h	;10	45	10			
WJ7910 D, 166	121	7	20			
0 11 BLUERUY		101	50	1		
VUJBITI C	j či	6	3	roeb		
	1100 1	45 4 EA	10			
wyser ni, ni	3 44	136	8			
vusensor ni, ce	148	135	3			
	j.5	125	20	SUD WES OK		
VUSEBBEE RI, CE	j⊴≣i ∙ tar	117	10			
VUSB/CET	11 1	47	10	Calc FESUIT DIT		
	j 3 1	155	CD	CB 55 0N =V		
V/30271 C	j cu ste	55	CD			
	₹ 1 ₩ •1=	45	10			
	i i a	7 F	10			
V73610 1, C	118 - 1 -	46	10	mathematics of well		
WITH AT, AT'	ş1■ •7≈	45	10	restore sign of rait		
1000014 4 P	i den	146	30			
10006col	11 0	45	10			
vv370Cµ1 vA00714 h =	şi. • 1m	45 Ab	10 15			
10000177 JU Hy 6	j LW ata	75 A4	10			
vv37010 Gj 1	j100 + 100	-75 A4	10 15			
	1100 1	-75 A-6	10			
vivovio i ₁ a	j⊥₩ •1m	76 66	10 10			
VIVVIIN: 111	्रा । । दिस	164	10			
VIVUEIU (\FSIG/J,II)	J	101	30	Park LEPHIL		
	مقدوفي					
VIVACULC FURNET-FUR	₩757 70 0		5 10081			
vavoum CLUER (1)	• • • • •	v, v, 1000 ha an a'	un 1060) Iont in	the sto ship of the -DA		
viconte primitive		en an C	19UK 10	sine car citth of ane son chart		
ververungen Hower addibional annachiona an Aka ann kaund ann marriand k						
vitions whiles 2	of the	2 phane	ele of	the sto ship the sto shi		
		A. 1		STAR CALLING LINE FLORING		

6.5

```
v1010
          operates at 2 mhz vice 4 mhz for the z-80a cpu
                                                            the following
          jumpers will cause channel 0 to be served by the internal 2mhz
v1011
v1012
         clock and channel 1 to be served by the output from channel 0
v1013
         thus for example if channel 0 is set up to generate a pulse
v1014
         every 2000 internal clock cycles and this pulse becomes the input
v1015
         clock signal to channel 1 then the net result is channel 1 is a
v1016
          downcounter supplied with a 1khz clock signal
         connect j1-20 to j1-12 this connects channel 0 output to channel 1
v1017
v1018
                                  input clock
v1019
                                 gate of channel 0 tied to ground so down
                 j1-15 to j1-16
v1020
                                  counter will work
v1021
                 11-9 to 11-10
                                  gate of channel 1 tied to ground so down
v1022
                                  counter will work
v1023
          connect on w12
v1024
                  1-2
                                  internal clock signal supplied to channel 2
v1025
                  7-8
                                  external clock signal supplied to channel 1
v1026
                                  (actually the output from channel 0)
v1027
                  9-10
                                  internal clock signal supplied to channel 0
vi028endtext
v1029h.keydisplay(ss , , 6,8,1029,1048)
v1030com primitive to add the 7303 keyboard display card this primitive
v1031com is called by outputport and imputport
                                                   the keyboard and
v1032cos digital display features are not used only the rocker swithces
v1033com are used to control input and the leds to display output
v1034if heybrd .eq. 1 skip 14
vi035calc heybrd = 1
v1036calc slot = slot + 1
v1037incl h.tcardcage (::)
v1030begin htext
         put first prolog std 7303 kmyboard/display card in slot (slot)
v1039
v1040
         connect the following jumper pins
v1041
           16
v1042
           y4
           z0
v1043
v1044
           21
v1045
         disconnect the following jusper pins
v1045
           all others
v1047
         address space 11000000, 11000001
v1048emftext
v1049s. finedwait (time:0, 1275:15, -5, 18, 6, 0, 1049, 1068)
v1050com routine to delay a fixed period of time in increments of 5ms
v1051com max allowed input value is 1275ms
vIOSEcon as currently coded there say be up to a 10% error in actual
v1053com elapsed time when compared to the input value
v1054attr time =(time)=4000
v1055calc scrtch = (time) /5
v1056begin stext
v10571
vi058: wait (time) as (for z80a 4 mhz clock)
v10591
v10601d b. (scrtch)
                      12m 7t 2b set value of outer loop counter
```

v10611d de.-1 :3n 10t 3b value by which inner loop is decrementd :30 v10621d h1,800 10t 3b starting couter value for inner loop vitio Jamini hi. de :30 11t 1b decrement inner loop v1064eon 4t 1b dummy inst. to make inner loog =25t ;10 v1065jp c, #-2 3 10t 3b jump to of inner loop until h1=0 v1066d1mz \$-8 :3m2 13t8 2b decrement outer loop counter until b=0 v1067endtext v1068calc romstr=romstr + 15 v1069s. issuevent (outrm:0, 8:5, 24, 7, 8, 0, 1069, 1077) v1070com outputs contents of outrm to data port of prolog 7303 keyboard v1071com card data port is dOh value of data sent can be seen by v1072com examining 8 leds on 7303 card, one led for each of 8 bits v1073begin stext v10741d a. ((outnu)) ;4u 13t 3b get contents of output variable ;3m 11t 2b output to data port of 7303 card v1075out (0d0h).a v1075endtext v1077calc romotr=romotr + 5 v1078s. outputport (outres, tech:0, 8:6, 29, 8, 14, 13, 1078, 1103) v1079cos tech is a hold-over from the original code design v1080com it is not used here because the output type of signal v1081com is predetermined by the hardware available, prolog boards viOB2com keybrd is a boolean flag indicating if the prolog 7303 board has viOB3com been included already this primitive sets up the 7303 card viONcom so that contents of outnu will be output to the single data viOEScom port, dOh to do this the variable must first be created then a v1086com control code sent to port d1h to write inhibit the digit displays v1087com any data value that is output will be seen only on the 8 leds videncom on=1 and off=0 for each of 8 bits of the output data value viOBScon the leds are cleared first in preparation for display of new data v1090if heving .me. 0 skip 2 v1091incl h. keydisplay(tt) v1092calc heybrd = heybrd + 1 v1093calc remotr = remotr - 1 v1094begin stext v1095;sets up 7303 card so that the contents of (outnet) will be output v1096org (ramptr) v1097 (outma) : defb 0 vt098ors (rosstr) v10991d a. 0 71 26 write inhibit the alphanumeric display 12 v1100oet (0d1h).a : 3a 11t 25 send it to control port v1101out (0d0h),a ; 3m 11t 2b clear all lods v110Ensitest vi 103cale rometr = rometr + 6v1104e, input port (innen, tech:0, 8:0, 0, 0, 13, 12, 1104, 1125) v1105com tech is a hold-over from the original code design it is not used vilogcom have because the input type of signal is prodetermined by the v1107com 7303 keyboard/display board is, a single 8-bit data port since v1108com no control code is required, only the input storage location is v1109com created by this primitive — when more complex i/o hardware is villocom evailable this primitive will require modification villicon innem is where the value available at the single data port, dOh,
vill2com will be latched villacon keylerd is a boolean flag indicating if the prolog 7303 card has viil4com already been included villigif heybrd .me. 0 skip 2 viliGincl h.keydisplay(::) vili7calc heybrd = heybrd +1 vilidealc ramptr = ramptr -1 vill9begin start vil20; sets up 7303 card so that value at data port can be v1121; read into (innam) by the primitive s. sensecond vil22org (ramstr) vii23(innam): defb 0 villetore (reastr) v1125mdtext vil26s. sensecont (inner:0, 8:55, 129, 37, 44, 0, 1126, 1170) v1127com purpose is to demonstrate ability to input data vil20com innem is the variable that would normally be the depository vii29com of the value present at the single data port , dOh, on the v1130com 7303 keyboard card for demonstration purposes only the 2 villicom rocker switches on the 7303 card are used to control input v1132com and since they only control bits 6 and 7 of the 8 bit(0-7) vil33com data port, a small conversion routine has been added such that v1134com 1 of 4 values will be placed in innam depending on the v1135com positions of the 2 rocker switches the following table vil36cos apolies s2(left) s1(right) value out in innam v1137com 04h on (us) 00 v1138con off (down) 03h ON v1139com off 02h **OR** v1140cos off off 01h vil41com this allows an input choice of 4 differnt values via the v1142com pro-log rocker switches on the 7303 keyboard display card v1143begin stext v1144in a, (0d0h) 3. 11t 2b data port read for input 1 v114516 b.a 18 4t 16 save value in b for later 1 v1146and 11000000b 2 71 26 mask for both switches on 1 v1147cp 110009006 2 7t 26 check for both switches on ł 3 v11461p z, \$+27 10t 36 if both on then jump down ł v11491d a.b 10 4ŧ 1b get original value again t v1150and 1000000b 7 mesk for left switch on only 2 26 1 v1151cs 10000000 2 7t 25 check for left switch on only 1 if left on then jump down v115219 2, 9427 30 10t 36 1 v115234 a,b 1 **4t** 16 get original value again ŧ v115Aand 01600000b 2 71 26 mask for right switch on only 1 v1155cs 01000000b 2 72 26 check for rt switch on only ş v1156 10 2, 4+27 3 10t 36 if rt on then jump down Ł v115714 a.1 2 71 ŧ 26 both switches must be off v11581d ((innam)).a both off, (innam) = 01h 40 131 36 1 v115939 \$+24 3 10t 36 jump to and of routine ł v11601d a,4 2 71 25 both writches west be on ŧ vli611d ((innem)),a 4 13 36 both on. (innex) = 04h ŧ 30 v116210 \$+16 10t 36 jump to and of routine 1

v11631d a.3 2 7t 26 left switch on only v11641d ((innem)),a 1**3**t 36 left on, (innam) = 03h 40 vii65m ### 10t 36 jump to and of routine 30 V116614 2 2 7ħ 26 right switch on only 2 v11671d ((immem)), a 13t 3b right on, (innam) = 02h 4 v1168nos 10 4t 16 end of input conversion routine 1 v116Stattest vii70calc romstreromstr + 55 vii71s. stboolwait (top, maxter: 1, -5, 1, 10, 6, 1171, 1181) vi172com grimitive to mark top of boolean wait structure v1173com top is label for beginning of boolean wait v1174com maxte is max time in silliseconds allowed to check conditions v1175com botamon s. sthoolwait and s. boolwait v1176attr time=(maxtm)=4000 vii77call s.eetime ((maxtm):) v1178begin stext v1179(top):nop mark top of boolean wait loop ;1= ** 1b v1180endtext vil8icalc romstr=romstr+1 v1182s. boolwait (rslt, top, bot:0, 8:22, 93, 25, 23, 0, 1182, 1205) v1183com primitive to check for boolean condition(if true then exit) and v1184com read current time from channel 1 of ctc since clock v1185com continues to downcount past 0000h time interval expiration v1186com is determined by checking the sign bit of the msb of the 2 byte v1187com clock time if it is 1 then time has expired and the boolean v1188com structure is exited rslt is boolean value passed from v1189com condition being checked top and bot are labels v1190begin stext vi1911d a. ((rslt)) ;48 13t 3b get boolean value v1192and a :1m 4t 16 check if true(ffh) or false(00h) v1193jp nz, (bot)+3 ;3 10t 36 if true jump out v11941d a,01000001b ;2 7t 2Ъ channel1+latched read+modeO+hex v1195out (0f3h).a 11t 2ъ send to control code port ;3 v1196in a. (0f1h) 2b read 1sb ;30 11t 4t v11971d l,a save 1sb ;1m 1b v1198in a, (0f1h) ;3m 11t **2**b read msb ;1m v11991d h.a save **s**sb 4t ib v1200bit 7,h :2 8t 2b check if counter value has passed v1201 zero ie, become negative ; 10t 3b v1202(bot):jp z, (top) ;3# if counter value still positive v1203 ie, bit 7 = 0 then go to top ÷ v1204endtext vi205calc romptr=romptr+22 v1206s. call (nam :: 3, 17, 5, 7, 0, 1206, 1213) v1207com primitive to call another procedure v1208com list=proc-name:empty:storage,time,ext,calc,incl,addr v1209beain stext vi2i0; call procedure (nam) vi2licall @(nam) ; 5m 17t 36 v1212endtext vi2i3calc romptr=romptr+3

v12145. in (:: , , ,9,0,1214,1223) vi215com primitive to set the timed block flag vi216com it is modeled exactly after ltcol ross's s.in in the 8080 v1217com realization volume and is included for completeness vi218com it does not conform to carson's translator output format v1219com and is not usable in its present form vi220com the global variable tublck is supposed to be a flag to indicate v1221com to the cade program that the following primitives constitute v1222com a timed block within a task vi223calc tmblck=1 v1224s.ni (::,,,3,0,1224,1227) v1225com primitive to clear the timed block flag v1226com same comments as in s.in apply v1227calc tmblck=0 v1228h.uart (::, , ,0,0,1228,1242) v1229begin htext v1230 this is a dummy primitive to remind you to put in the dual uart card v1231 if you wish to use the nos loading rom. the require setting are as v1232 follows. v1233 set jumpers in the following pattern v1234 1UBOET pattern v1235 01 w1 v1236 112 01 ыЗ 10 v1237 v1238 0001 SX v1239 00001000 **5**y v1240 address space e0 thru e7 v1241endtext v1242com this has to be the last line

APPENDIX F

WORKING CSDL TEST PROGRAM

This appendix contains a problem to test the primitives that generate a while-do loop. This problem was completely run through CSDE, from CSDL problem statement to operating program on the Pro-log microcomputer. The files listed below are unedited except for the primitive list, where the value of max loop count was moved from 's.whilecon' to 's.whilestart'. They are, in order, the CSDL problem, primitive list, application timing file, symbol table, CSDE software output, CSDE hardware output, and CSDE debug file.

CSDL Problem

IDENTIFICATION DESIGNER : "BOB VOGEL" DATE : "02-07-85" PROJECT : "WHILE DO CONTRUCT TEST"

DESIGN CRITERIA METRIC FIRST; VOLUMES 1; MONITORS 1;

ENVIRONMENT

INPUT: ARG1,8,TTL; END INPUT;

OUTPUT: LIGHT,8,TTL; END OUTPUT;

ARITHMETIC: EACH1,8; EACH5,8; END ARITHMETIC;

PROCEDURES

FUNCTION EACH1: BINARY,1; EACH1:=0; SENSE (ARG1); IF ARG1<=2 THEN EACH1:=-1; END IF; END EACH1;

- 13. Pro-Log Corporation, <u>STD Bus Technical Manual and</u> <u>Product Catalog</u>, August 1982.
- 14. Zaks, R., Programming the Z80, Sybex, 1982.
- 15. Pro-Log Corporation, <u>7303 Keyboard/Display Card User's</u> <u>Manual</u>, 1981.
- 16. Lipschutz, S., <u>Essential Computer Mathematics</u>, McGraw-Hill, 1982.

.

LIST OF REFERENCES

- Booch, G., <u>Software Engineering With ADA</u>, Benjamin/ Cummings Pub. Co., 1983.
- Boeha, B. W., "Software Engineering: R & D Trends and Defense Needs," <u>Research Directions in Software</u> <u>Technology</u>, 1977.
- 3. Altman, L. and Scrupski, S. E., editors, <u>Applying</u> <u>Microprocessors</u>, McGraw-Hill, 1976.
- 4. Ross, A. A., <u>Computer Aided Design of Microprocessor-</u> <u>Based Controllers</u>, Ph.D. Thesis, University of California, Davis, 1978.
- 5. Lawerence Livermore Laboratory Report pre-print UCRL-78651, <u>Automating the Design of Dedicated Real Time</u> <u>Control Sytems</u>, by M. N. Matelan, 21 Aug 1976.
- Smith, Jr., T. J., <u>Implementation of a Zilog Z-80 Base</u> <u>Realization Library for the Computer Systems Design</u> <u>Environment</u>, M.S. Thesis, U.S. Naval Postgraduate School, Monterey, California, March 1984.
- Cetel, A. J., <u>Implementation of an Intel 8086-Based</u> <u>Realization Library for the Control System Design</u> <u>Environment</u>, M.S. Thesis, U.S. Naval Postgraduate School, Monterey, California, June 1984.
- Carson, T. H., <u>An Input Translator for a Computer-</u> <u>Aided Design System</u>, M.S. Thesis, U.S. Naval Postgraduate School, Monterey, California, June 1984.
- 9. Riley, R. P., <u>Control System Design Language</u> <u>Implementation of a Ges Turbine Starting Controller</u>, N.S. Thesis, U.S. Naval Postgraduate School, Monterey, California, June 1984.
- 10. Lawrence Livermore Laboratory Report UCID-17318, <u>Methodology and Planning for a Microprocessor-Oriented</u> <u>Real Time Controller Design Automation System</u>, by M. N. Matelan and R. J. Smith, II, 4 November 1976.
- 11. Zeka, R., From Chips to Systems: An Introduction to <u>Microprocessors</u>, Sybex, 1981.
- 12. Poole, J., <u>The CSDE Network</u>, N.S. Thesis, U.S. Naval Postgraduate School, Monterey, California, March 1985.

- 9. Syntax error messages must be made easier to understand. An example is the message "expected symbol list follows", where the expected symbol list that follows is a meaningless string of letters and other characters.
- 10. CSDL and the Translator should be modified to allow more than one expression between s.stboolwait and s.boolwait when a boolean wait construct is specified by a designer. This would make it possible for the condition being checked during a boolean wait, to change.

section and precision for integer variable nust be moved from argument section to criteria section current: s.waitleast (@T01,8:500) should be: s.waitleast (@T02,@T01,@05,@06,500,1500:8,8) 1 2 3 5 1 -- variable to be used for loop counter 2 -- variable containing integer result 3 -- top label 4 -- bottom label 5 -- time period 6 -- max allowed time period

- 2. Translator code should be modified to handle time units less than milliseconds since CSDL allows time units as small as nenoseconds.
- 3. Consideration might be given to modify the Translator to handle fractional numbers vice just integers. Primitives in the Realization Volume would also require modification if this were implemented.
- 4. The Translator's decision point for specifying 16 bit constants vice 8 bit constants should be between 127 and 128, not the current 128 and 129.
- 5. The Translator should be modified to always specify an 8 bit precision for the boolean variable in a relational primitive, such as s.eq, regardless of the precisions specified for the other arguments.
- 6. Variables specified as type DUPLEX must be usable in the CSDL statements, SENSE or ISSUE. Currently the Translator generates syntax errors if this is attempted.
- 7. The primitive, s.not, can not be produced by the Translator even though it is a valid primitive according to Carson, author of the Translator.
- 8. If the CSDL statement for a <SIMPLE DO> is placed in the contingency list section of a CSDL problem, the Translator generates syntax errors. An example is 'DO MANUAL 4', which means the task MANUAL, is fourth in priority relative to other tasks listed in the contingency list section of a CSDL problem.

APPENDIX G

SUMMARY OF TRANSLATOR ERRORS

This appendix contains a summary of Translator errors. These errors are discussed in detail in section III.C. and section IV.B. If the Translator undergoes maintenance in the future, manual editing of primitive lists can be eliminated during the course of developing controller realizations.

1. Format errors relating to specific primitives:

s.fixedwait -- colon must be present after time value current: s.fixedwait (100) should be: s.fixedwait (100:) s.forcons -- value for max loop count must be moved

from criteria section to argument section current: s.forcons (COUNT, GCO2, GCO4, GO3, GO4:8,8,8,120) should be:

s.forcons (COUNT, @CO2, @CO4, @O3, @O4, 120:8,8,8)

s.stboolwait and s.boolwait -- time period should be moved from s.boolwait to s.stboolwait current: s.stboolwait(@03:) s.boolwait (@T01,@03,@04:8,1700) should be: s.stboolwait(@03,1700:) s.boolwait (@T01,@03,@04:8)

s.waitleast -- many new arguments should be added and CSDL requires modification; time period must be moved from criteria section to argument

w15	01		17	
note maber	ing is from left to right and from top to bottom.	1	18	
address spec	2 0000-7fff	1	19	
connect point	wsupply to card cage	;	20	
put first p	olog std 7303 keyboard/display card in slot 2	1	21	
connect the	following jumper pins	i	22	
жб		1	23	
y4		ł	-24	
z 0		1	25	
z1		1	26	
disconnect (the following jumper pins	1	27	
all others	8	1	28	
address space	e 11000000, 11000001	1	29	
put 16k mm	bry board in slot 3	1	30	
set jumpers	in the following pattern	1	31	
Jamber.	pattern	1	32	
w1	11111111	1	; 33	
NÊ	10	1	34	
N 3	0	1	- 35	
**	01	1	36	
s 5	1	1	; 37	
address rang	e for card is 4000-7fff	1	36	
1 this realizat:	ion consumes 0.000 watts of power			
contains 0 d	nine.			

Debug file

CAD80, Version 1.3f, Feb. 8, 1985 error! funmap detected no colon in primitive 37s.fixedwait (250) funmap forcing colon into primitive s.fixedwait (250:) error! funmap detected no colon in primitive 44s.fixedwait (500) funmap forcing colon into primitive s.fixedwait (500:)

1 this realization consumes 0.000 watts of power and contains 0 chips.

2 errors in cad80, result = 0

RCO.	3: defb	1 :	ISETVE (one byl	le for data	24
8:0	h: defb	4 in	serve (me byt	e for data	24
800	5: defb	7 in	serve (me byt	e for deta	24
ors	32730	:8	bit va	riable	etol in ran	24
Rt0	L: defb () ,-)a 01	t 1	b	25
are	16828				-	25
1		mitor	section			25
Baan		:1m	4t 1	h mark	top of the polling loop	25
	anach1	:5	17t	36	test for costineercy each1	25
14	a. (machi)	1.600	131	.3h	ant continuency result	25
~	11111111	, 1m	A+	16	check if result true	25
- pali	l a Anality	,	174	26	if the events task	25
					is of the executer seem	200
~ 1			106 60'00 1781	7 5	hash for continents on the	
CAL		100	1/5	-30	test tor contingency eacho	
10	a, (each3)	;40	131	30	get contingency result	
ср	111111111	;1m	4t	ib	check if result true	; 26,
call	l z,foffit	;5 n	17t	35	if true execute task	36
		- șif I	not tru	e get r	wext tabent or tabend to loop	8
cal)	l Beach5	;5	17t	36	test for contingency each5	26
ld	a, (each5)	;4m	1 3t	3b	get contingency result	26
ср	111111116	;1	4t	16	check if result true	26
cal	l z,@offlt	:5m	17t	3b	if true execute task	8
	•	if	not tru	e get r	wext tabent or tabend to loop	26
JP	E spvar	:00 (to the i	top of	the polling loop of monitor table	8
	: this so	ce is	deliber	rately	void. this is a dummy orimitive.	27
	: this so	ice is	delibe	rately	void. this is a dumy primitive.	27
Bi O	: 10 B SOVEP	2 3 16)t 3b	initial	lization of hardware is complete	27
	-95	, •'			start too of main monitor loop	27
m			•		of coffusion lighting mask for second	27
1				4 W F R	L AL SAILWELE TTSATIS LOUND IM. CSOUND	- 6/

Hardware list

CADBO, Version	1.3f, Feb. 8, 1985		
put z-80 cp	nu board in slot 1	ţ	1
memex high	Ţ	2	
set junpers	in the following pattern	1	3
Junper-	pettern		4
ie i	010	i i	5
*3	001		6
**	010		7
16	1		8
6	001		9
u 7	01	, I	10
	110	1	11
	1111		12
w10	1	1	13
m12	101010	, ,	14
u13	10		15
m1Å	10		16

ld a. IIIIIIIibi2n result false arei)= are2 : 195 7t 26 JP P, \$+4 36 : 196 ;3n 10t 4t 16 result true arg1 1t arg2 1 197 col :18 1d (0101).a :4m : 198 13 36 1d a. (0t01) 3b get boolean value : 199 :40 13t 1b check if true(ffh) or false(00h) : 200 and a :18 4t 30 10t 10 z. 104+3 3b if false jump out of while-do loop : 201 ; 202 ld a, (light) ;4m 13t 3b get contents of output variable 3 11t 2b output to data port of 7303 card : 203 out (OdOh).a ld a. (light) ;13t 4m 3b store angl in accumulator : 204 : 205 3m 3b have hi point to arg2 byte ld h1,0c02 ;10t 2m 1b add accumulator with arg2 : 206 add a, (hl) ;7t ;36 jp po ,\$+13 10t 3b if no overflow store result : 207 ; 208 Jp c ,\$+8 ;3e 10t 3b if carry the maximize minus rslt ld a, 01111111b;2m 7t 2b put in largest positive value ; 209 jp \$+5 ;31 10t 3b ; 210 7t 2b put in largest negative value ld a.10000000b :2m : 211 ld (0t01), a :13t 4m 3b save result of add in rslt 1 212 ld a, (0t01) ;4m 13t assign \$t01 ; 213 36 1 214 ld (light),a ;4w 13t 36 to light : 215 : 216 ; wait 250 ms (for z80a 4 mhz clock) : 217 1d b. 50 2b set value of outer loop counter : 218 121 7Ł **j**3n 1d de, -1 10t 3b value by which inner loop is decrementd; 219 10t 3b starting couter value for inner loop ; 220 1d h1,800 :30 ; 221 add hl, de 3 11t 1b decrement inner loop ;im 4t 1b dummy inst. to make inner loop =25t ; 222 100 ; 223 jp c,\$-2 ;3m 10t 3b jump to of inner loop until h1=0 ;3m2 13t8 2b decrement outer loop counter until b=0; 224 djnz 5-8 : 225 004:jp 003 :30 10t 3b jump to top of while-do loop ; 226 ret :3 10t ib return to monitor, exit onlita ; 227 procedure offit ; 226 Sofflt: noo :1n 4t 1b entry point for offlt ; 229 ld a, (0c01) ;4m 13t 36 assign 8c01 36 : 230 ld (light),a :4m 13t to light ld a, (light) ;4m 13t 3b get contents of output variable : 231 ; 232 ;3m 11t 2b output to data port of 7303 card out (OdOh),a : 233 ; wait 500 ms (for z80a 4 mhz clock) : 234 ; 235 : 236 1d b, 100 7t 2b set value of outer loop counter :21 1d da. -1 10t 3b value by which inner loop is decrementd: 237 :36 ld h1,800 ;3a -10t 3b starting couter value for inner loop ; 238 : 239 add hl, de 11t 1b decrement inner loop :30 1b dummy inst. to make inner loop =25t : 240 109 :10 4t ; 241 10 C.1-2 ;3m 10t 3b jump to of inner loop until h1=0 :3m2 13t8 2b decrement outer loop counter until b=0: 242 djnz 5-8 ret. 10t 1b return to monitor, exit offlt : 243 :30 ; 244 fc01: defb 0 preserve one byte for data \$c02: defb 2 ;reserve one byte for data : 245

: 144 16 1d . :18 **4**t ;ia : 145 and a **4**t 16 set sign flag of arei 14 . :10 -11 restore angl to accumulator : 146 £ arg1 = + arg2 = + \$+7 :3 10t 3 1 147 30 h 1đ a. 1111111111120 71 2 are1 = - aref = + true 1 148 1 149 \$45 3 121 25 r :10 **#** 15 : 150 CP h 8 lđ a, 111111111112 72 result false anal)= and : 151 130 1 12 101 3 JØ. \$+4 **P** 1 153 # 16 repult true and it and col ;10 : 154 1d (0t01).a :4m 13 3 1 155 ld a. (0t01) :40 13t 3b branch to 002 if 0t01 is true ;2n 7t 2h **CB** 0 : 155 jp z, 602 j3n 104 3b 1 157 ; 15 ld a, (0:01) 140 132 3 load argl in assumplator ld h1.8c03 1 130 :3 10t 3 point hi to angle 1 160 sub (h1) 72 18 15 arel - aret :3 jp po ,\$+13 10: 30 17 to overflew store result 1 161 :3 10t 3b if carry the maximize minus rult : 162 Jp c .##8 1 163 ld a,01111111b;20 7t 2b put in largest positive value **;3**0 jp \$45 10t 3b 1 164 ld a, 10000000b ;2m 7t 2b put in largest negative value 1 165 ld (0t01),a ;132 4m 3b save result of add in rait 1 165 1 167 ld a, (0t01) ;4m 13 3 assign 0t01 3 1d (each5), a ;4e 13 te : 168 ; 169 802: noo ; define location 802 ret :30 102 15 return to menitor, exit each5 : 170 1 171 procedure onlita ib entry point for colita 1 172 Sonlita: non ;1m 4t ld 4, (0:03) ;40 131 assign 8c03 1 173 3 ld (light), a ;4m 13t . : 174 to limit ;1= tos of while-do-loss : 175 **103:noo** 4t 16 ld a, (light) ;4m 13 35 if arg1 le arg2 then rs1t=ffh : 176 ld b, a # 16 iming1 1 177 ;10 1 178 1d a. (0c05) :4m 1**3**t 36 ld c, a 4t 1 179 15 crang2 ;10 ;i= 4t set sign flag of arm2 and a 16 : 180 130 10t 36 jump if arg2 is positive 1 181 Jp p, \$+13 ;18 16 112 ld a, b 4t ang2 = -1 183 # 16 set sign flag of argi and a şim ;10 4ŧ 16 restore ang2 to accumulator ; 184 1d . C \$+17 :30 10t 36 arg1 = - arg2 = - comp backwords 1 185 **JØ** П, 7t 25 1 186 ld ð, 0 :21 are1 = + are2 = - false ;31 ; 187 m \$+13 12t 26 ld a, b :18 4t 16 : 188 **4t** 1b set sign flag of argl and a :18 1 189 ;1= 4t 1b restore arg2 to accusulator : 190 ld a C ;30 \$+7 10t 35 arg1 = + arg2 = + 1 191 JP Pr ld a,1111111111;20 7t 25 ; 192 arg1 = -arg2 = +truejr \$+9 :30 12t 26 1 193 CD b ;1# **4t** 1b : 194

JP PO , \$+13 10t 3b if no overflow store result 93 :30 10t 3b if carry the maximize mixes relt JP C , \$18 94 :30 7t 2b put in largest positive value ld a,01111111b;2m 1 95 **зр #45** ; 95 ;30 10t 3b ld a. 10000000b :2m 7t 2b put in largest negative value ; 97 ld (0t01).a :13t 4m 3b save result of add in rslt 98 1 ld a, (0t01) ;4m assign #t01 99 13 36 1 ; 100 ld (machi).a :4m 13t 36 to eachi ; define location #01 ; 101 801: non ;3**a** ; 102 10t return to monitor, exit eachi ret 16 1 103 torocedure each5 Reach5: noo :18 - 4t 1b entry point for each5 : 104 1d a, (0c01) ;4m 134 36 assign 0c01 : 105 ld (each5), a ;4e 13t 36 to each5 : 105 ; 107 in a (OdOh) 3 11t 26 data port read for input 1 ld b, a **4t** 16 save value in b for later : 108 ; 10 and 11000000b ; 20 7t 25 mask for both switches on 1 109 cp 11000000b ; 110 2 7t 25 check for both switches on 1 if both on then jump down JP 2,\$+27 3. 10t 30 : 111 1 ld a.b 10 **4t** ib net original value again : 112 ŧ. and 1000000b ; 113 2 7t 26 mask for left witch on only 1 cp 1000000b 2 7t 26 check for left switch on only 1 114 1 JD Z.\$+27 3 10t 36 if left on then jump down : 115 ŧ ld a.b 4t 1b est original value again ; 116 1 ŧ and 01000000b 2 7t 26 mask for right switch on only 1 117 ł a cp 01000000b 7t 26 check for rt switch on only : 118 1 10t ; 119 jp z,#27 3 36 if rt on then jump down ł 72 ld a, 1 26 both switches must be off ; 120 20 1 ld (arg1),a 30 both off, arg1 = 01h : 121 1.3£ 4 jump to end of routine ; 122 jp \$424 10t 36 3 1 1d a,4 both switches sust be on 7t 25 : 123 2 ld (arg1),a 3b both on, arg1 = 04h : 124 13t jp \$+16 1 125 10t 36 jump to end of routine t 3 25 : 126 ld 4,3 72 left switch on only 2 ld (arg1), a 36 left on, arg1 = 03h: 127 131 jp \$+8 : 128 10t 36 jump to and of routine 3. 1 right switch on only 26 : 129 1d a.2 23 7t ld (arg1), a ; 130 131 36 right on, angl = 02h 1b end of input conversion routine : 131 100 1 10 4Ł ; 132 1d a, (arg)) ;4e 13‡ 36 if angl le ang2 then rslt=ffh 1d b, a ;10 4t 16 brang1 ; 133 1đ a. (8c04) :4# 131 36 : 134 1d 4t 16 crans2 : 135 C, . :18 and a ;15 4t ib set sign flag of arg2 ; 136 0.9+13 :30 101 36 jump if arg2 is positive : 137 10 ld a, ;10 arg2 = -**4**t 1b ; 138 • 4t ib set sign flag of argi and a ;10 ; 139 ld a, ;10 15 restore ang2 to accumulator ; 140 **4t** C ;30 36 arg1 = - arg2 = - comp backwards ; 141 \$+17 10t JP ۰, 7t 26 arg1 = + arg2 = - falseld 8, Ô ;2 ; 142 ; 143 \$+13 :30 121 25 TL.

cp 11000000b		; 24	7t	26	check for both switches on	;	42
jp z, \$+27		; 3m	10t	3 b	if both on then jump down	1	43
ld a,b		; 18	4t	16	get original value again	i	44
and 10000000b		; 2m	7t	2 b	mask for left switch on only		45
cp 1000000b		2	7t	2 b	check for left switch on only	i	46
Jp z, \$+27		: 3a	10t	3b	if left on then jump down	i	47
ld a,b		; 10	4t	ib	get original value again		48
and 01000000b		: 20	7t	2b	mask for right switch on only		49
ср 01000000b		; 20	7t	2ь	check for rt switch on only	;	50
jp z, \$+27		; 3a	10t	3b	if rt on then jump down	1	51
ld a, 1		: 2	7t	26	both switches must be off	i	52
ld (argi),a	;	Å n 13	t 3b	b	oth off, arg1 = 01h	1	53
3p \$+24	•	; 3m	10t	3b	jump to end of routine	i.	54
ld a,4		; 20	7t	2b	both switches must be on	ł	55
ld (argi),a	ij	4m 13	t 3b	b	oth on, arg1 = 04h	ţ	55
jp \$+16	-	; 30	10t	3 b	jump to end of routine	ł	57
1d a,3		; 2m	7t	2 b	left switch on only	ŧ	58
ld (argi),a	;	48 13	t 3b	10	eft on, arg1 = 03h	ł	59
јр \$+8	-	; 3m	10t	3b	jump to and of routine	1	60
ld a,2		; 2	7t	2b	right switch on only	ţ	61
ld (arg1),a	ţ	48 13	t 36	ri	ight on, arg1 = 02h	ł	62
nop	-	; 18	4 ‡	1b	end of input conversion routine	ł	63
ld a, (arg1)	;42	13t	3b	if	arg1 le arg2 then rslt=ffh	1	64
ld b, a	şim	4t	16	1	p=argi	\$	65
ld a, (8c02)	;40	1 3t	36			ţ	66
ld c, a	;10	4t	15		r=arg2	ŧ	67
and a	;1m	4t	ib	9	et sign flag of ang2	ł	68
jp p , ++13	;3n	10t	3b		ump if arg2 is positive	ŧ	69
ld a, b	;10	4t	16	i	mg2 = -	ŧ	70
and a	;1=	4t	ib	9	set sign flag of angl	ł	71
ld a, c	;10	4t	16	1	restore arg2 to accumulator	ŧ	72
јр м, \$+ 17	;3 0	10 t	36	i	rrg1 = - arg2 = - comp backwards	ł	73
1d a, 0	;2n	7t	26	6	irg1 = + arg2 = - false	Ŧ	74
jr \$+13	;3n	154	25			ţ	75
1d a, b	;18	4t	16			ţ	76
and a	- ; 1 #	4t	16	1	et sign flag of argi	ł	Π
ld a, c	;1#	41	16	1	restore arg2 to accumulator	ł	78
јр р , \$+7	;3n	10t	36	(ng1 = + arg2 = +	ŧ	79
Id a,1111111	10;20	7t	26	i	urg1 = - arg2 = + true	ţ	80
jr \$+9	ş3n	12t	26			i	81
cp b	;1=	4t	16			Ŧ	82
ld a, 1111111	16 ;2 0	7 t	æ	1	result false arg1)= arg2	Ŧ	83
JP P1 \$+4	- 3 0	10t	30			ţ	84
cpl	;1=	4t	16	1	result true argi it arg2	i	65
ld (@t01),a	;4 n	1 3t	3b	_		ţ	86
ld a, (#t01) ;	4e 131	; 36 bra	nch to	201	if etol is true	ŧ	87
ср 0	;2, 7	nt 26				ŧ	86
jp z, 0 1 ;3	n 10t	30	.			Ŧ	89
Id a, (8c01)	;44	1 3t	30	10	d arg1 in accumulator	Ŧ	90
1d h1,003	;3n	10t	30	poi	int h1 to ang2	Ŧ	91
sub (h1)	120	7t	16		irgt - arg2	1	£

L.

ŀ

S.CONS	(0 C01:0,8)
S.CONS	(CC02:2,8)
S.CONS	(CC03:1,8)
S.CONS	(0004:4,8)
S.CONS	(CC05:7,8)

Software output

	1
; zilog z-60 based system ;	2
	3
1	4
	5
	6
	7
-80	
	7
and 2007 and a sinker is saidling he has all remain shall a	10
ory select i the pointer is pointing to top of memory - start i	11
estakioers de j ded derine stack arge j	12
org 15594 Degin code after reserved interrupt area	13
Gooldeld sp, Gstak+32 ;3n 10t 30 initialize stack point;	24
di ;10 4t 1b disable maskable interrupts;	15
jp Eio ;3m 10t 3b do hardware initializations ;	16
; sets up 7303 card so that value at data port can be ;	17
; read into arg1 by the primitive s.sensecond ;	18
org 32734	19
arg1: defb 0	20
org 16391	21
sets up 7303 card so that the contents of light will be output	22
ors 32733	23
light: defb 0	24
org 16391	25
ld a. 0 : 2s 7t 2b write inhibit the alphanumeric display	26
out (Odih).a : 3: 11t 2b send it to control cort	27
out (0d0h), a z 3m 11t 2b clear all lods	28
ore 32732 t8 bit variable each1 in ram	29
machi: defb 0 10m Ot 1b	30
ors 16397	31
org 32731 :8 bit variable mach5 in ram	32
each5: defb 0 :0m Ot 1b	33
nen 16397	34
: more furn each i	
Spectra and the second for each i	2
The subscript of the second se	17
an ng tenevar y na ann ann ann ann ann gur eava In (namh1) a càn 175 25 ta tao namh1	, ur 22
au suusanargu gene aan ann ann ann ann ann ann ann ann	20
an ng seurosa gi ann aan tal tal talag porte rena tor antipate i Tal h a	1 72
IU Ug 6 j IH 75 IU Save Value IN D TOP Jater 1	
and Trong to the U.S. Co BREAK LOW CORE 2017 CURES ON	; 4 1

P 19s.proc (EACH5:) 20s.essign P (EACH5.0C01:1.8) P 21s.sensecond (ARG1:8) P (@T01_ARG1,@C04:8,8,8) 22s.le P (@T01,@02:8) 23s.japf P 248.sub (@T01,@C01. @C03:8,8,8) P 25s.assign (EACH5, @T01:1,8) P 26s.loc (002:) P 27e.exitproc (EACH5:) P 28t.generated for: ONLITA P 29s.proc (ONLITA:) P (LIGHT, @C03:8,8) 30s.assign P 31s.whilestart(803,4:) P (@T01,LIGHT,@C05:8,8,8) 32s.1e P 33s.whilecon (@T01,004:8) P 34s.issuevent (LIGHT:8) P 35s.add (@T01,LIGHT,@C02:8,8,8) P (LIGHT, @T01:8,8) 36s.essign P 37s.fixedwait (250) P 38s.whend (803,804:) Ρ 39s.exitproc (ONLITA:) P 40t.generated for: OFFLT P 41s.proc (OFFLT:) P (LIGHT, @C01:8,8) 42s.assign P 43s.issuevent (LIGHT:8) P 44s.fixedwait (500) P (OFFLT:) 45s.exitproc P 46t.generated for: SYSTEM 47s.cons P (@C01,0:8) P (@C02,2:8) 48s.cons P 49s.cons (CC03,1:8) P (@C04,4:8) 50s.cons P 51s.cons (@C05,7:8) P 528.var (OT01:8)

بر

E

Applicatiion timing file

A	1	:EACH1	:ONLITA	:MS:1600,	0,	0,	0,	0
٨	2	:EACH5	:OFFLT	:NS:1600,	0,	0,	0,	0

Symbol table

S. INPUTPORT	(ARG1,TTL:8)
S.OUTPUTPORT	(LIGHT,TTL:8)
S.VARIABLE	(EACH1:8,0)
S.VARIABLE	(EACH5:8,0)
S.LOC	(001:)
S.LOC	(002;)

```
FUNCTION EACH5:
       BINARY,1;
       EACH5:=0;
       SENSE (ARG1);
       IF ARG1<=4 THEN EACH5:=-1; END IF;
END EACHS;
TASK ONLITA;
       LIGHT:=1;
       WHILE LIGHT <= 7 : 4 DO
             ISSUE (LIGHT);
             LIGHT:=LIGHT + 2;
             WAIT 250MS;
       END WHILE;
END ONLITA;
TASK OFFLT;
       LIGHT:=O; ISSUE (LIGHT);
       WAIT SOONS;
END OFFLT;
CONTINGENCY LIST
```

с (°

```
WHEN EACH1 : 1600MS DO ONLITA;
WHEN EACH5 : 1600MS DO OFFLT;
END
```

Primitive list

P	1t.generated	for:	SYSTEM		***********
P	26.MAIN	(::)			
P	3d:FIRST	:	1:	1:	
P	4s.inputport	(ARG1	TTL:8)		
P	5s.outputport	LLIGHT	.TTL:8)		
P	6s.var	(EACH)	:8.0)		
P	7s.ver	(EACHS	5:8.0)		
P	8t.generated	for: E	ACH1		**************
P	98.proc	(EACH1	.:)		
P	10s.assign	(EACH1	.CO1:1.8)		
P	11s.sensecond	(ARG1:	8)		
P	128.10	(0101,	ARG1, @C02:8	.8.8)	
P	13s.jmpf	(OT01,	01:8)		
P	14 5.s ub	(@TO1,	CO1.6C03:8	.8.8)	
P	15s.assign	(EACH1	.@T01:1.8)		
P	16s.loc	(001:)	• •		
P	17s.exitproc	(EACH1	:)		
P	18t.generated	for: E	ACH5		*************

INITIAL DISTRIBUTION LIST

F.

Ē

		No. Copies
1.	Defense Technical Information Center Cameron Station	2
	Alexandria, Virginia 22314	
2.	Library, Code 0142	2
	Nevel Postgraduete School	
	Nonterey, California 93943	
з.	LTC Alan Ross, Code 52RS	4
	Naval Postrgraduate School	
	Monterey, California 93943	
4.	Prof. Herschel H. Loomis, Code 62LM	1
	Naval Postgraduate School	
	Nonterey, Celifornia 93943	
5.	LT Robert R. Vogel	1
	C/O Fowler	
	2483 Trentwood Blvd.	
	Orlando, Florida 32812	
6.	Computer Technology Programs Office Code 37	1
	Nevel Postgraduate School	
	Monterey, Čalifornia 93943	

END

FILMED

8-85

DTIC