

MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A



12

PROCEEDINGS

THE SEVENTEENTH INTERNATIONAL SYMPOSIUM
ON MULTIPLE-VALUED LOGIC



May 23-25, 1983
Kyoto, Japan

DTIC
ELECTE
OCT 17 1983
S D D

DTIC FILE COPY



IEEE Computer Society



ISMVL-83



ISMVL-Japan



U.S. A.F.O.S.R.

ISSN NUMBER 0195-623X
IEEE CATALOG NUMBER 83CH1885-3
LIBRARY OF CONGRESS NUMBER 79-641110
IEEE COMPUTER SOCIETY ORDER NUMBER 471
ISBN NUMBER 0-8186-0016-0

Approved for public release
distribution unlimited.

COMPUTER
SOCIETY
PRESS

COMPONENT PART NOTICE

THIS PAPER IS A COMPONENT PART OF THE FOLLOWING COMPILATION REPORT:

(TITLE): Proceedings of the International Symposium on Multiple-Valued Logic (13th)
Held at Kyoto, Japan on May 23-25, 1983.

(SOURCE): _____

TO ORDER THE COMPLETE COMPILATION REPORT USE AD-A136 457 _____.

THE COMPONENT PART IS PROVIDED HERE TO ALLOW USERS ACCESS TO INDIVIDUALLY AUTHORED SECTIONS OF PROCEEDINGS, ANNALS, SYMPOSIA, ETC. HOWEVER, THE COMPONENT SHOULD BE CONSIDERED WITHIN THE CONTEXT OF THE OVERALL COMPILATION REPORT AND NOT AS A STAND-ALONE TECHNICAL REPORT.

THE FOLLOWING COMPONENT PART NUMBERS COMPRISE THE COMPILATION REPORT:

AD#:	TITLE:
AD-P002 325	Completeness for Uniformly Delayed Circuits.
AD-P002 326	A Study of Reduced Dependence in Multi-Valued Sequential Machines.
AD-P002 327	A Preprocessing Procedure Method in Ternary Clause Selection.
AD-P002 328	A Structured Design of Multiple-Valued LSI/VLSI with Built-in Testing Capability.
AD-P002 329	Axiomatic Characterization and Comparative Analysis of Preference on Desirability and Possibility.
AD-P002 330	Quotient Algebras for Logics of Imprecision.
AD-P002 331	In the Labyrinth of Many Valued Logics.
AD-P002 332	The New Method of Implementation for Ternary Logic System.
AD-P002 333	Micropower CMOS Implementation of Three-Valued Logic Functions.
AD-P002 334	Low Power 2-of-3-Valued CMOS Self-Checking Circuits.
AD-P002 335	Synthesis of Multivalued Logic Circuits Using Hyperplanes.
AD-P002 336	p-Valued Input, q-Valued Output Threshold Logic and Its Application to the Synthesis of p-valued Logical Networks.
AD-P002 337	Generation of Ternary Majority Functions of Four or Less Variables.
AD-P002 338	On the Number of Locations Required in the Content-Addressable Memory Implementation of Multiple-Valued Functions.
AD-P002 339	A Fast Complementation Algorithm for Sum-of-Products Expressions of Multiple-Valued Input Binary Functions.
AD-P002 340	The Simplification of Multiple-Valued Symmetric Functions.
AD-P002 341	Selfdual Classes and Automorphism Groups.
AD-P002 342	On Free Spectra of Clones with Sharply Transitive Automorphism Groups.
AD-P002 343	(Quasi)Transitive Algebras.
AD-P002 344	The Implementation and Use of Multivalued Logic in a VLSI Environment.

This document has been approved
for public release and sale; its
distribution is unlimited.

COMPONENT PART NOTICE (CON'T)

AD#:	TITLE:
AD-P002 345	Pulse Train Residue Arithmetic Circuit Using Multiple-Valued Charge-Coupled Devices and Its Application to Digital Filter.
AD-P002 346	Tolerance Analysis and Related Measurements on MVL-COD's (Multiple-Valued Logic-Charge-Coupled Devices).
AD-P002 347	Tabular Methods for the Design of CCD (Charge-Coupled Devices). Multiple-Valued Circuits.
AD-P002 348	Synthesis Method for Ternary Logic Function Based on NAND-Type Polypheck.
AD-P002 349	Vector Expansion Transformation of Logic Algebra.
AD-P002 350	Roots of N-Valued Switching Functions.
AD-P002 351	A Quaternary Logic Encoder-Decoder Circuit Design Using CMOS. 2
AD-P002 352	Realization and Analysis of a Mask-Programmable I L Multivalued Logic Circuit.
AD-P002 353	Logic-Type Schmitt Circuit Using Multi-Valued Gates.
AD-P002 354	A General Method for the Evaluation of Degree of Completeness.
AD-P002 355	Three-Valued Logic and Its Application to the Query Language of Incomplete Information.
AD-P002 356	Towards a Formal Multi-Valued Utility Theory.
AD-P002 357	An Approach to Fuziness in the Setting of Lukasiewicz Logic.
AD-P002 358	Synthesis of Axiom Systems for the Three-Valued Predicate Logic by Means of the Special Four-Valued Logic.
AD-P002 359	Image Processing Algorithms for a Multiple-Valued Array Processor.
AD-P002 360	Ternary Transmission in Local Area Networks.
AD-P002 361	Some Device Count Comparisons for Reduced Control Stores Using Multiple-Valued MOS (Metal-Oxide Semiconductor) Circuits.
AD-P002 362	A Quaternary Cellular Array Complex Number Multiplier.
AD-P002 363	A Comparison of Fuzzy Switching Functions and Multiple-Valued Switching Functions.
AD-P002 364	Fuzzy Reasoning under New Compositional Rules of Inference.
AD-P002 365	A Study of Fuzzy Relations and Their Inverse Problem.
AD-P002 366	Regular Ternary Logic Functions--Ternary Logic Functions Suitable for Treating Ambiguity.
AD-P002 367	Cyclic ST-AN Codes and Modular ST Distance.
AD-P002 368	A Unified Approach to Composite MVL (Multiple-Valued Logic) with Monotonic Subfunction.
AD-P002 369	An Algebraic Method for Hazard Analysis with the Maximum Number of Spikes in Combinational and Sequential Circuits.
AD-P002 370	Four-Valued Logic, Star Algorithm and Their Applications.
AD-P002 371	Mx, A Mix-Valued Algebra.
AD-P002 372	A Minimization Method for Engineering Estimation.
AD-P002 373	The Optimization of GMC (Generalized Reed-Muller Canonical) over GF(p).

COMPONENT PART NOTICE (CON'T)

AD#:	TITLE:
AD-P002 374	Relations among System Diagnosis Models with Three-Valued Test Outcomes.
AD-P002 375	On System Diagnosis with Multivalued Test Outcomes.
AD-P002 376	A Method of Test Generation for Verification of Wiring Correctness.
AD-P002 377	Automated Design of Combinational Networks under Specific Constraints: A Theorem Proving Approach.
AD-P002 378	Synthesis of Multiple-Valued Logic Functions Based on a Modular Design Approach.
AD-P002 379	Synthesis Algorithm for Minimal Components in T-ULM (Universal Logic Modules) Networks.
AD-P002 380	A Fuzzy Relational Inference Language for Expert Systems.
AD-P002 381	The Synthesis of Ternary Functions under Fixed Polarities and Ternary I ² L Circuits.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or Special
A-1	

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER AFOSR-TR-83-0836	2. GOVT ACCESSION NO. <i>AD-A136457</i>	3. RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Subtitle) THE THIRTEENTH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC		5. TYPE OF REPORT & PERIOD COVERED FINAL REPORT 23 May 83 - 25 May 83	
7. AUTHOR(s) J T Butler		6. PERFORMING ORG. REPORT NUMBER	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Northwestern University Evanston Ill. 60201		8. CONTRACT OR GRANT NUMBER(s) AFOSR-83-0018	
11. CONTROLLING OFFICE NAME AND ADDRESS Air Force Office of Scientific Research/NE Building #410 Bolling AFB, Dc 20332		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 61102F 2305/B3	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		12. REPORT DATE <i>May</i> 1983	
		13. NUMBER OF PAGES <i>431</i>	
		15. SECURITY CLASS. (of this report) Unclassified	
		15a. DECLASSIFICATION, DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.			
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)			
18. SUPPLEMENTARY NOTES			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The Thirteenth International Symposium on Multiple-Valued Logic of 23-25 May 1983 held in Kyoto, Japan was successful.			


UNCLASSIFIED

PROCEEDINGS

AFOSR-TR- 83-0836


THE THIRTEENTH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC

May 23-25, 1983
Holiday Inn
Kyoto, Japan



Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

東海五
尾大
京都



SPONSORING ORGANIZATIONS



IEEE Computer Society



ISMVL-83



ISMVL-Japan



U.S. A.F.O.S.R.

ISSN NUMBER 0195-623X
IEEE CATALOG NUMBER 83CH1885-3
LIBRARY OF CONGRESS NUMBER 79-641110
IEEE COMPUTER SOCIETY ORDER NUMBER 471
ISBN NUMBER 0-8186-0016-0

Additional copies available from:

IEEE Computer Society
P.O. Box 80452
Worldway Postal Center
Los Angeles, CA 90080

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854

Approved for public release;
distribution unlimited.

IEEE
**COMPUTER
SOCIETY
PRESS**

International Symposium on Multiple-Valued Logic.
Proceedings - International Symposium on Multiple
-Valued Logic. 1st-

1971-

(New York, etc., IEEE,
v. III, 28 cm. annual.

Title varies slightly.
Symposia for 1971- sponsored by the Institute of
Electrical and Electronics Engineers and other related bodies; 1979-
by the IEEE Computer Society.

Key title: Proceedings - International Symposium on Multiple
-Valued Logic, ISSN 0195-623X.

I. Many-valued logic—Congresses. I. Institute of Electrical
and Electronics Engineers. II. IEEE Computer Society. III. Key
title.

QA9.45.I 57a

511.3

79-641110

MARC-S

Library of Congress

79

Published by IEEE Computer Society Press
1109 Spring Street
Suite 300
Silver Spring, MD 20910

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 21 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright © 1983 by The Institute of Electrical and Electronics Engineers, Inc.

ISSN Number 0195-623X
IEEE Catalog Number 83CH1885-3
Library of Congress Number 79-641110
IEEE Computer Society Order Number 471
ISBN Number 0-8186-0016-0

Order from: IEEE Computer Society
Post Office Box 80452
Worldway Postal Center
Los Angeles, CA 90080

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854



The Institute of Electrical and Electronics Engineers, Inc.

General Chairman's Message

The 1983 International Symposium on Multiple-Valued Logic is the thirteenth meeting in a series of annual symposia devoted exclusively to multiple-valued logic. Ten of the past meetings were held in North America, the other two in Europe. The ISMVL-83 in Kyoto, Japan, is the first symposium to be held in Asia. It is dedicated to the investigation of multiple-valued logic to narrow the gap between theory and practice.

The ISMVL-83 is sponsored jointly by the Multiple-Valued Logic Technical Committee of the IEEE Computer Society and ISMVL-Japan. I would like to express my sincere appreciation to both of these bodies.

Planning and organizing for the ISMVL-83 began three years ago. It took many meetings and discussions for solving various problems to reach this stage of welcoming you here in Kyoto. We are indebted to all those whose hard work, dedication, and enthusiasm have made this symposium possible.

I am especially thankful to Professor Y. Tezuka, Chairman of the Steering Committee, Professor T. Kitahashi, Symposium Chairman, and Professor J.T. Butler, Symposium Co-Chairman, for their sincere cooperation, tireless work, and good guidance. Special thanks are also due to Professor M. Goto, Honorary Member of the General Organizing Committee, for his continuing encouragement and invaluable suggestions. It should be emphasized that Professor Goto's pioneering work on multiple-valued logic has led us to hold the ISMVL-83 in Kyoto, Japan.

The Program Committee, under the chairmanship of Professor T. Higuchi with co-chairmen Professor K. Wayne Current and Dr. S.L. Hurst, has put together the outstanding ISMVL-83 program. I am grateful to all members of the Program Committee for their extraordinary effort in organizing the program.

This symposium could not have been held without the support of the many Japanese companies that have donated money to the ISMVL-83. We would like to express our hearty appreciation to them.

Finally, I would like to thank the members of the Organizing Committee of ISMVL-Japan, listed on page vii of this Proceedings, for their generous support.

Hisashi Mine
Kyoto University

Symposium Chairman's Message

The 1983 International Symposium on Multiple-Valued Logic in Kyoto, Japan, is the first to be held in Asia. Because there are many researchers in Japan and neighboring countries, this symposium offers a unique opportunity for a large number of multiple-valued logic researchers to meet. An Asian conference will encourage the technological development of mainland China, where there are 3000 mathematicians engaged in the study of fuzzy logic. In addition to many speakers from Japan, we have several newcomers from Thailand, China, and Nigeria. †

An Asian conference is appropriate for another reason. Sophisticated logics, such as multiple-valued and fuzzy logic, inherit certain characteristics of Oriental philosophy. It is especially appropriate that the first Asian conference be held in Japan, since Professor M. Goto's pioneering work on multiple-valued logic was done here.

This conference is sponsored by the Organization for ISMVL-Japan, the IEEE Computer Society, and the Society's Technical Committee on Multiple-Valued Logic. Operating funds in Japan were provided by many Japanese industries. We are grateful for the generous support of the United States Air Force Office of Scientific Research, which provided funds for the travel of eight U.S. scientists and operating costs in the United States.

We want to recognize the great support of J.T. Butler, Symposium Co-Chairman, and T. Sasao, General Secretary of ISMVL-83, for introducing the Symposium to Japan. Without their efforts, this Symposium could not have been held here.

An essential ingredient of any conference is the technical program. We are truly grateful for the continual help and outstanding work of S.L. Hurst, Program Co-Chairman for Europe. Many papers were submitted by North American researchers, and we are grateful for the efforts of W.C. Current, Program Co-Chairman for North America, for processing these papers. Professor Higuchi, General Program Chairman, deserves a special thank you for handling the many papers from Asian authors, as well as for coordinating the entire program.

Professor Higuchi would like to express his sincere appreciation to the referees, whose intensive perusal and critical comments provided the basis on which decisions of paper acceptance or rejection were based. We also thank the authors, whose research results are the basis for this conference.

Tadahiro Kitahashi
ISMVL-83
Toyoashi University of Technology

PREVIOUS PAGE
IS BLANK

Organizing Committee

Chairman: Hisashi Mine
Department of Applied Mathematics and Physics
Kyoto University, Kyoto, Japan

Co-Chairman: Yoshikazu Tezuka
Department of Electrical Communications
Osaka University, Suita, Japan

Members: Motinori Goto (Meiji University, Japan)
Toshiharu Hasegawa (Kyoto University, Japan)
Tatsuo Higuchi (Tohoku University, Japan)
Hiroshi Hirayama (Waseda University, Japan)
Masayuki Kimura (Tohoku University, Japan)
Tadahiro Kitahashi (Toyohashi University of Technology, Japan)
Yoshiaki Koga (National Defense Academy, Japan)
Yasuo Komamiya (Kyushu University, Japan)
Masao Mukaidono (Meiji University, Japan)
Matsuroh Nakamichi (Chiba University, Japan)
Akira Nakamura (Hiroshima University, Japan)
Ryosaku Shimada (Tokushima University, Japan)
Masaichi Tanaka (Nihon University, Japan)
Tatsuki Watanabe (Toyo University, Japan)

Executive Committee

Chairman: Yoshikazu Tezuka
Department of Electrical Communications
Osaka University, Suita, Japan

**Symposium
Chairman:** Tadahiro Kitahashi
School of Information and Computer Sciences
Toyohashi University of Technology, Toyohashi, Japan

**Symposium
Co-Chairman:** Jon T. Butler
Department of Electrical Engineering and Computer Science
Northwestern University, Evanston, Illinois, U.S.A.

**Program
Chairman:** Tatsuo Higuchi
Department of Electronic Engineering
Tohoku University, Sendai, Japan

**American
Program
Co-Chairman:** K. Wayne Current
Department of Electrical Engineering
University of California-Davis, Davis, California, U.S.A.

**European
Program
Co-Chairman:** Stanley L. Hurst
School of Electrical Engineering
University of Bath, Bath, England

Treasurer: Masao Mukaidono (Meiji University, Japan)

**General
Secretary:** Tsutomu Sasao (Osaka University, Japan)

Publicity: Okihiko Ishizuka (Miyazaki University, Japan)

Publication: Michitaka Kameyama (Tohoku University, Japan)

REFEREES

T. Aihara
C.M. Allen
J.R. Armstrong
J.F. Baldwin
A. Beach
R.G. Bennetts
J. Berman
J.E. Beynon
M.A. Breuer
J.T. Butler
C. Carlsson
W. Coy
S.C. Crist
F. Curl
K.W. Current
T.T. Dao
S. Dhar
J.H. Efsthathiou
G. Epstein
D. Etiemble
K. Fang
S. Fujita
Y. Fujita
M. Goto
S. Gottwald
S. Guccioni
A.S. Gupta
G. Hachimine
T. Haga
S.B. Haley
T. Hasegawa
T. Hikita
S.J. Hong
J.L. Huertas
S.L. Hurst
S. Imanishi

O. Ishizuka
M. Israel
W.C. Kabat
L.J. Kahout
A. Kalis
M. Kameyama
A. Kandel
M. Karpovsky
M. Katz
L. Kauffman
H.G. Kerkhoff, Jr.
T. Kitahashi
Y. Koga
S.C. Lee
P. Ligomenides
A.W. Maholick
E. Mandani
J. Mangin
E.J. McCluskey
Y. Miki
M. Mizumoto
D.M. Miller
C. Moraga
H.T. Mouftah
M. Mukaidono
S. Muta
N. Muranaka
J. Muzio
M. Nakamichi
A. Nakamura
Y. Ohkura
I. Okumura
S. Ovchinnikov
C.A. Papachristou
P.D. Picton
B.W. Pilsworth

J. Pla
J.H. Pugsley
D. Ralescu
H. Rasiowa
D.C. Rine
A. Rose
I.G. Rosenberg
N. Sanechika
T. Sasao
R. Shimada
C.B. Silio
D. Simovici
B. Sinha
M. Sinutko, Jr.
W.E. Stein
R.E. Swartwout
S. Termini
A. Thayse
M. Togai
N. Tomabechi
E. Trillas
J.G. Tront
M.P. Tull
F. Ueno
Z.G. Vranesic
T. Wesselkamper
L.B. Wheaton
W. Wojcienchowski
A.S. Wojcik
R.R. Yaeger
Y. Yamamoto
K. Yamato
T.C. Yang
L.A. Zadeh
H.J. Zimmermann

TABLE OF CONTENTS

General Chairman's Message	iii
Symposium Chairman's Message	v
Organizing and Executive Committees	vii
Referees	viii
Invited Address	
Completeness for Uniformly Delayed Circuits	2
I.G. Rosenberg and T. Hikita	
Session 1A: Logic Design I	
A Study of Reduced Dependence in Multi-Valued Sequential Machines	12
T.C. Yang and A.S. Wojcik	
A Preprocessing Procedure Method in Ternary Clause Selection	21
S. Imanishi and N. Muranaka	
A Structured Design of Multiple-Valued LSI/VLSI with Built-in Testing Capability	28
S.C. Lee and K.Santrakul	
Session 1B: Philosophy I	
Axiomatic Characterization and Comparative Analysis of Preference on Desirability and Possibility	36
O. Katai and S. Iwai	
Quotient Algebras for Logics of Imprecision	42
M. Katz	
In the Labyrinth of Many Valued Logics	47
S. Guccione, S. Termini, and R. Tortora	
Session 2A: Circuit and Technology I	
The New Method of Implementation for Ternary Logic System	56
M. Li and W.-N. Gu	
Micropower CMOS Implementation of Three-Valued Logic Functions	61
S. Muta	
Low Power 2-of-3-Valued CMOS Self-Checking Circuits	64
M. Hu, K.C. Smith, and H.T. Mouftah	
Session 2B: Threshold Logic	
Synthesis of Multivalued Logic Circuits Using Hyperplanes	72
T. Watanabe and M. Matsumoto	
p-Valued Input, q-Valued Output Threshold Logic and Its Application to the Synthesis of p-Valued Logical Networks	78
T. Haga and T. Fukumura	
Generation of Ternary Majority Functions of Four or Less Variables	84
H. Mine, Y. Yamamoto, and S. Fujita	

Session 3A: Logic Design II	
On the Number of Locations Required in the Content-Addressable Memory Implementation of Multiple-Valued Functions	94
J.T. Butler	
A Fast Complementation Algorithm for Sum-of-Products Expressions of Multiple-Valued Input Binary Functions	103
T. Sasao	
The Simplification of Multiple-Valued Symmetric Functions	111
J.C. Muzio, D.M. Miller, and G. Epstein	
Session 3B: Algebra I	
Selfdual Classes and Automorphism Groups	122
J. Demetrovics, L. Hannák, and L. Ronyai	
On Free Spectra of Clones with Sharply Transitive Automorphism Groups	126
J. Demetrovics and L. Rónyai	
(Quasi)Transitive Algebras	129
L. Peña	
Invited Address	
The Implementation and Use of Multivalued Logic in a VLSI Environment	138
H. Fleisher	
Session 4A: Charge-Coupled Devices and Applications	
Pulse Train Residue Arithmetic Circuit Using Multiple-Valued Charge-Coupled Devices and Its Application to Digital Filter	146
N. Tomabechi, M. Kameyama, and T. Higuchi	
Tolerance Analysis and Related Measurements on MVL-CCD's	152
H.G. Kerkhoff, J. de Groot, and A.C. Brombacher	
Tabular Methods for the Design of CCD Multiple-Valued Circuits	162
J. Lee and J.T. Butler	
Session 4B: Switching Theory	
Synthesis Method for Ternary Logic Function Based on NAND-Type Polyphack	172
M. Yanagita, N. Fukuda, Y. Miyoshi, K. Nakashima, and K. Yamato	
Vector Expansion Transformation of Logic Algebra	177
Z. Liu and Y. Yuan	
Roots of N-Valued Switching Functions	183
C. Reischer and D.A. Simovici	
Session 5A: Circuit and Technology II	
A Quaternary Logic Encoder-Decoder Circuit Design Using CMOS	190
D.A. Freitas and K.W. Current	
Realization and Analysis of a Mask-Programmable I^2L Multivalued Logic Circuit	196
K. Taniguchi, T. Inoue, and F. Ueno	

Logic-Type Schmitt Circuit Using Multi-Valued Gates	201
F. Wakui and M. Tanaka	
Session 5B: Philosophy II	
A General Method for the Evaluation of Degree of Completeness	208
A. Rose	
Three-Valued Logic and Its Application to the Query Language of Incomplete Information	214
A. Nakamura	
Towards a Formal Multi-Valued Utility Theory	219
M. Katz	
An Approach to Fuziness in the Setting of Lukasiewicz Logic	222
E. Trillas	
Invited Address	
Synthesis of Axiom Systems for the Three-Valued Predicate Logic by Means of the Special Four-Valued Logic	228
M. Goto, S. Kao, and T. Ninomiya	
Session 6A: System Design and Applications	
Image Processing Algorithms for a Multiple-Valued Array Processor	236
M. Kameyama, K. Suzuki, and T. Higuchi	
Ternary Transmission in Local Area Networks	242
S.G. Zaky and Z.G. Vranesic	
Some Device Count Comparisons for Reduced Control Stores Using Multiple-Valued MOS Circuits	249
C.B. Silio, Jr. and J.H. Pugsley	
A Quaternary Cellular Array Complex Number Multiplier	255
T.T. Dao	
Session 6B: Fuzzy Logic	
A Comparison of Fuzzy Switching Functions and Multiple-Valued Switching Functions	264
D.R. Luginbuhl and A. Kandel	
Fuzzy Reasoning under New Compositional Rules of Inference	273
M. Mizumoto	
A Study of Fuzzy Relations and Their Inverse Problem	279
M. Togai and P.P. Wang	
Regular Ternary Logic Functions--Ternary Logic Functions Suitable for Treating Ambiguity	286
M. Mukaidono	
Session 7A: Reliable Design	
Cyclic ST-AN Codes and Modular ST Distance	294
Y. Ohkura, R. Shimada, and T. Hasegawa	
A Unified Approach to Composite MVL with Monotonic Subfunction	300
M. Nakamichi and H. Itoh	
An Algebraic Method for Hazard Analysis with the Maximum Number of Spikes in Combinational and Sequential Circuits	306
J. Rajski and J. Tyszer	

Four-Valued Logic, Star Algorithm and Their Applications . . .	314
T. Chen, Y. Yuan, Z. Liu, and Z. Zhang	
Session 7B: Algebra II	
Mx, A Mix-Valued Algebra	328
M. Sinutko, Jr., and J.H. Pugsley	
A Minimization Method for Engineering Estimation	337
S. Dhar	
The Optimization of GMC over GF(p)	342
D. Ping	
Session 8A: Detection and Diagnosis	
Relations among System Diagnosis Models with Three-Valued Test Outcomes	350
J.T. Butler	
On System Diagnosis with Multivalued Test Outcomes	356
A.S. Gupta and A. Sen	
A Method of Test Generation for Verification of Wiring Correctness	361
K. Bucholc	
Session 8B: Logic Design III	
Automated Design of Combinational Networks under Specific Constraints: A Theorem Proving Approach	366
W.C. Kabat	
Synthesis of Multiple-Valued Logic Functions Based on a Modular Design Approach	397
K.-Y. Fang and A.S. Wojcik	
Synthesis Algorithm for Minimal Components in T-ULM Networks	408
P. Klinkhachorn and R. Swartwout	
Invited Address	
A Fuzzy Relational Inference Language for Expert Systems . . .	416
J.F. Baldwin	
Late Paper	
The Synthesis of Ternary₂ Functions under Fixed Polarities and Ternary I²L Circuits	424
X. Chen and X. Wu	
Author Index	431

Invited Address

COMPLETENESS FOR UNIFORMLY DELAYED CIRCUITS

I. G. Rosenberg* and T. Hikita**

* C.R.M.A., Université de Montréal, Montréal, P.Q. H3C 3J7, Canada
 ** Dept. of Math., Tokyo Metropolitan University, Setagaya, Tokyo 158, Japan

Abstract

The paper reports on the progress towards an effective completeness criterion for uniformly delayed multiple-valued combinatorial circuits. In view of previous work by Hikita&Nozaki and Hikita it suffices to study periodic closed spectra. The main tool is the use of polyrelations (= sequences of relations on $\underline{k} := \{0, \dots, k-1\}$) and certain constructions on polyrelations developed by Hikita. We were able to restrict the search to unary polyrelations (almost solved) and three types of binary polyrelations:

- 1) period 2^m , ρ_0 bounded order, $\rho_{2^{m-1}}$ its converse and $\rho_i = \nu_2 := \{(a, a) \mid a \in \underline{k}\}$ otherwise,
- 2) every nonempty component is of the form $\{(a, s(a)) \mid a \in \underline{k}\}$ where s is a permutation of \underline{k} ; the permutations are interrelated,
- 3) components are either (i) all equivalences on \underline{k} or (ii) all central or $= \underline{k}^2$. In both cases they have strong properties in terms of intersecting cliques.

1. Introduction

This paper reports on the progress towards an effective completeness criterion for uniformly delayed circuits (this and other rather technical concepts are fully explained in section 2). In the historical retrospective the topic was introduced rather early by Kudrjavcev in 1960 who defined the various basic concepts and gave an effective completeness criterion for the uniformly delayed binary circuits based on precomplete classes [10, 11]. (For the ordinary non-delayed circuits and logic such a criterion was given by Post [25] for $k = 2$, Jablonskii [8] for $k = 3$, the first author for $k > 3$ [26-28] and the idea of a precomplete class by Kuznecov [15, 16].) Some of Kudrjavcev's results were rediscovered by Loomis [17]. Other completeness aspects for delayed circuits were studied by Birjukova and Kudrjavcev [2].

After this early Russian start the focus moved to Japan where Nozaki and his school took up and expanded the study of multiple-valued delayed circuits, to the extent that during the past 12 years all papers in this domain (with the lone exception of [18]) were published by the Japanese school. For

uniformly delayed circuits the breakthrough came in Hikita and Nozaki's 1977 paper [7] which reduced the problem to three more manageable types. The first case (type A) is directly solved by Rosenberg's 1965 primality criterion while the third case (type C) was solved by Hikita in 1979 [6]. Meanwhile Hikita also completely classified the ternary case [4] and gave a relational theory for uniformly delayed circuits [5]. This is based on infinite sequences $\rho = (\rho_0, \rho_1, \dots)$ of relations on the alphabet $\underline{k} := \{0, 1, \dots, k-1\}$ of the same arity. For such a sequence, called a polyrelation, an n -ary operation f with nonnegative integer delay δ carries $(\rho_i)^n$ into $\rho_{i+\delta}$ for all $i \geq 0$. This concept replaces the preservation of a single relation which is the basic concept in the non-delayed case.

This address reports on the results towards solving the remaining case of periodic spectra (type B) and the corresponding periodic polyrelations. The precomplete classes obtained are rather exceptional as witnessed by the fact that they are determined by at most binary polyrelations. We have succeeded in limiting them to unary periodic polyrelations (almost solved) and binary polyrelations $\rho = (\rho_0, \rho_1, \dots)$ of period p of the following three types:

- 1) $p = 2^m$ ($m > 0$), ρ_0 is a bounded partial order \leq , $\rho_{2^{m-1}}$ is \geq , and $\rho_i = \nu_2 := \{(a, a) \mid a \in \underline{k}\}$ for $0 < i < 2^m$, $i \neq 2^{m-1}$. Each of these polyrelations gives a precomplete class [11, 18].
- 2) Every nonempty component is of the form $\{(a, s(a)) \mid a \in \underline{k}\}$ where s is a permutation of \underline{k} . The permutations involved are intimately linked and the case is essentially of a group-theoretical nature to be explored in the future.
- 3) All components $\rho_0, \dots, \rho_{p-1}$ are either equivalences $\neq \nu_2$ or all are central or $= \underline{k}^2$ (a symmetric relation σ is central if $\nu_2 \subseteq \sigma \subseteq \underline{k}^2$ and $c \times \underline{k} \subseteq \sigma$ for some $c \in \underline{k}$). In both cases we have strong properties in terms of intersecting cliques which are too complex to be explained here.

The full paper seems to be too long to be included in the proceedings and so we opted for a compromise: we list only definitions and propositions. The preprint of the full paper will be available at

the Symposium and may be obtained by writing to either of the authors.

The project for this work was conceived during A. Nozaki's and T. Hikita's short visits to Montreal in 1979 and the bulk of the work carried out during T. Hikita's one month stay in Montreal in August 1980. The partial financial support provided by NSERC Canada operating grant A-9128 and FCAC Québec Subvention d'équipe Eq-0539 is gratefully acknowledged.

Although the uniformity and the completeness concepts are open to discussion as to their practicality and relation to reality the authors feel that this study is justified as the first step in this direction, and perhaps even more by the richness of the mathematical theory involved. Moreover, the first author thinks that the choice of this topic for an invited talk is only appropriate to express his admiration for the very exciting work done by A. Nozaki and his school in this and other areas of multiple-valued logics and their contributions towards the development of many-valued circuits in the host country of the 13th Symposium.

2. Preliminaries

2.1 Switching circuits are built from basic hardware components which we shall henceforth call *gates*. For simplicity each gate (Fig. 1) is a device with a single output and n inputs (n positive integer). The gate receives and emits signals in the same finite alphabet which will be identified with $\underline{k} := \{0, \dots, k-1\}$. If the signal on the i -th input is x_i ($i = 1, \dots, n$), then the response of the gate is a unique signal completely determined by the n -tuple $(x_1, \dots, x_n) \in \underline{k}^n$. Denoting this signal by $f x_1 \dots x_n$ we can describe the functioning of a gate by an n -ary operation f on \underline{k} (i.e. a map $\underline{k}^n \rightarrow \underline{k}$). For later use $\mathcal{Q}^{(n)}$ stands for the set of all n -ary operations on \underline{k} and we put $\mathcal{Q} = \bigcup_{n=1}^{\infty} \mathcal{Q}^{(n)}$. Thus to each gate carries an operation f describing its behavior.




Figure 1.

In reality the physical time dependent signal $x_i(t)$ on the i -th input ($1 \leq i \leq n$) and the output signal $x_0(t)$ are continuous functions of time. The real situation may be rather complex and so we approximate it by assuming that there are time invariant delays $\delta_1, \dots, \delta_n$ such that

$$x_0(t) = f(x_1(t-\delta_1), \dots, x_n(t-\delta_n)) \quad (1)$$

where $x_i(t)$ ($i = 0, \dots, n$) are maps from $[0, \infty)$ into \underline{k} and (1) means that the present output depends on the i -th input δ_i time units ago ($i = 1, \dots, n$). Such gates are called *delayed input devices* (or *d-modules*). For simplicity we assume that all δ_i belong to the set $\mathbb{N} = \{0, 1, \dots\}$ of nonnegative integers. In this paper we go even further and assume that $\delta_1 = \dots = \delta_n$. Such a gate is called a *uniformly delayed k-device* (or *module*). It is fully described by the pair $(f, \delta) \in \mathcal{U} := \mathcal{Q} \times \mathbb{N}$ called a *k-valued operation* (or *function*) with delay.

2.2 Switching circuits are obtained from a collection of gates by attaching outputs of certain gates to inputs of other gates. Again for simplicity we consider only the combinatorial or feedback free switching circuits. The simplest case is the following. We have a gate F described by

$(f, \delta) \in \mathcal{U}^{(n)} := \mathcal{Q}^{(n)} \times \mathbb{N}$ and n gates G_i determined by $(g_i, \delta_i) \in \mathcal{U}^{(m_i)}$ ($i = 1, \dots, n$). If we attach the single output of G_i to the i -th input of F

($i = 1, \dots, n$) the resulting tree-like circuit has $m := m_1 + \dots + m_n$ external inputs and realizes the operation $h := f \circ (g_1, \dots, g_n) \in \mathcal{Q}^{(m)}$ defined by

$$\begin{aligned} h(x_{11}, \dots, x_{1m_1}, \dots, x_{n1}, \dots, x_{nm_n}) \\ = f(g_1(x_{11}, \dots, x_{1m_1}), \dots, g_n(x_{n1}, \dots, x_{nm_n})) \end{aligned}$$

for all $x_{ij} \in \underline{k}$ ($i = 1, \dots, n, j = 1, \dots, m_i$). The delays are $(\delta + \delta_1, \dots, \delta + \delta_1, \dots, \delta + \delta_n, \dots, \delta + \delta_n)$ and it follows that the circuit will have a uniform delay if and only if $\delta_1 = \dots = \delta_n$. Our wish being to stay within uniform delays, we only accept the \circ -composition $(f \circ (g_1, \dots, g_n), \delta + \delta')$ with $F := (f, \delta) \in \mathcal{U}^{(n)}$ and $G_i := (g_i, \delta') \in \mathcal{U}^{(m_i)}$ ($i = 1, \dots, n$). Denote the resulting circuit by $F \circ (G_1, \dots, G_n)$.

Suppose we have a circuit in the shape of a rooted tree with gates at the vertices distinct from the leaves and external inputs (not necessarily




Figure 2.

pairwise distinct) at the leaves. Let the sum of the delays be constant on each branch from a leaf to the root. Working from the leaves to the root we can express the delayed function represented by the tree through repeated decomposition (e.g. in the situation of Fig. 2 the function is $(f \circ (g \circ (h, i), j), 4)$). Thus the \circ -composition suffices for the description of functions associated to combinatorial circuits yielding uniform delays.

It should be stressed that \circ -composition can be performed iff the inside functions have an identical delay. This restriction differentiates our structure from universal algebras and propositional calculus of most logics in which an unrestricted composition is allowed. However the structure may be described as a suitable partial algebra. As this fact seems to have little impact on completeness, we should not dwell on it.

2.3 In what follows we need the projection (trivial operation) e_i^n . This is an n -ary operation on \underline{k} such that $e_i^n x_1 \dots x_n = x_i$ for all $x_1, \dots, x_n \in \underline{k}$. Let $J := \bigcup_n \{e_i^n \mid 1 \leq i \leq n\}$ denote the set of all projections. For a subset V of \mathcal{U} define $\langle\langle V \rangle\rangle$ as the least subset of \mathcal{U} containing $F \circ (G_1, \dots, G_n)$ whenever $F \in V \cup \langle\langle V \rangle\rangle$ and $G_i \in \langle\langle V \rangle\rangle \cup (J \times 0)$ ($i = 1, \dots, n$). We have added $J \times 0$ to allow arbitrary changes of variables (i.e. for $F \in \langle\langle V \rangle\rangle$ the set $\langle\langle V \rangle\rangle$ contains also each F' obtained from F by permuting or identifying (fusing) the variables). Clearly $V \rightarrow \langle\langle V \rangle\rangle$ is a closure operator on \mathcal{U} . The subsets V of \mathcal{U} satisfying $V = \langle\langle V \rangle\rangle$ are called *closed uniform classes*. A closed uniform class containing $J \times 0$ is a *uniform clone*. We say that $V \subseteq \mathcal{U}$ is *complete* if to every $f \in \mathcal{Q}$ there is $\delta \in \mathbb{N}$ such that

$(f, \delta) \in \langle\langle V \rangle\rangle$. This was introduced for $k = 2$ by Kudrjavcev [10, 11] (as completeness in the second sense) and captures the possibility of constructing each operation with some — possibly very large — delay. The object of this paper is to give a universal completeness criterion. Before embarking into the technical details a comment on the relation between our model and reality. As pointed out in 2.1 the input delayed gate is already a considerable simplification. For fast circuits the delays should not be ignored (to do so is tantamount to neglect such well-known phenomena like races or hazards) and therefore input delayed devices constitute the first step in the right direction. The restriction to uniformly delayed devices is all pervasive through the literature (with the exceptions [2, 12, 18, 22]) but it is not altogether clear whether it is motivated by mere convenience or rather a hard fact about today's commercially available gates. In practice often several functions gave to be represented simultaneously which could be used as an argument for uniform delays. The completeness concept is open to the obvious criticism: What is the purpose of constructing an F with an enormous delay? We defend our model on the following ground: (1) It

is the simplest possible case, and (2) it makes a nice mathematical theory.

2.4 We conclude this with two minor points. Suppose we have constructed (f, δ) and it happens that f is constant (time independent). Of course, there is no observable delay and we can assume that we have all (f, δ') with $\delta' \in \mathbb{N}$. This is rather academical because usually sources of constant signal are so easy to get and cheap that they can be taken for granted. However it is not accounted for in our model.

Finally, we stress that we are interested in sets of gates with the potential to represent any $f \in \mathcal{Q}$ (with some delay and assuming an unlimited supply of each type of gates) but ignore completely the optimality: if f can be represented, what is the cheapest way of representing it. This limitation has a good reason because the problem is notoriously hard, depends on the present technology and labor costs and thus, to be meaningful should be closely tailored to a very specific situation which could become obsolete within a very short time.

2.5 We conclude this section with a completeness criterion. First we say that $P \subseteq \mathcal{Q}$ is *primal* if every $f \in \mathcal{Q}$ is a composition of operations from P (we reserve this term for operations without delays). Put $e := e_1^1$ (i.e. $ex = x$ for all $x \in \underline{k}$).

For $V \subseteq \mathcal{U}$ and $\delta, n \geq 0$ put

$$V^{(n)} := V \cap \mathcal{U}^{(n)}, \quad V_\delta := \{f \mid (f, \delta) \in V\},$$

$$V(\delta) := \bigcup_{m=0}^{\infty} V_m \delta^m.$$

We have ([11] Thm. 4 for $k = 2$, [7] and [18] quoted also in [3] Thm. 7.6 p.121 for $k > 2$):

Proposition 2.6. *A closed subset V of \mathcal{U} is complete if and only if $e \in V_\delta$ and $V(\delta)$ is primal for some $\delta \geq 0$.*

Corollary 2.7. *Let V be a closed uniform class. If V is incomplete, then $F := (J \times 0) \cup V$ is a uniform incomplete clone.*

Needless to say that Proposition 2.6 hardly solves the completeness problem and thus we search for a better criterion. This will be based on sequences of relations introduced and elaborated in the next section.

2.8 A short notational remark. The symbol \subset stands for strict inclusion, while \subseteq means inclusion or equality. Whenever possible an n -tuple is written $x_1 \dots x_n$ instead of the more conventional (x_1, \dots, x_n) . The same applies to arguments of maps, functions and operations, e.g. we write fx or $fx_1 \dots x_n$ instead of $f(x)$ or $f(x_1, \dots, x_n)$. Sometimes we do not distinguish notationally an element a and the singleton $\{a\}$ writing e.g. $A \setminus a$ and $a \times A$ for $A \setminus \{a\}$ and $\{a\} \times A$.

3. Polyrelations

3.1 A subset of k^h is called an h -ary relation on k . An infinite sequence $\rho = (\rho_0, \rho_1, \dots)$ of h -ary relations is called an h -ary polyrelation. The set of h -ary polyrelations is denoted R_h and

$R := \bigcup_{h=1}^{\infty} R_h$. For an h -ary relation σ and n positive integer let $\sigma^{[n]}$ denote the set of $h \times n$ matrices whose columns are all in σ . For $f \in Q^{(n)}$ and

$X \in \sigma^{[n]}$ let $f[X]$ stand for the row vector (fX_1, \dots, fX_n) where X_{i*} denotes the i -th row of X and let $f[\sigma] := \{f[X] \mid X \in \sigma^{[n]}\}$. We say that f preserves σ if $f[\sigma] \subseteq \sigma$ and put $\text{Pol}\sigma := \{f \in Q \mid f \text{ preserves } \sigma\}$. In universal algebra terms f preserves σ means σ subalgebra of $\langle k; f \rangle^h$. We say that $(t, \delta) \in Q$ preserves an h -ary polyrelation $\rho = (\rho_0, \rho_1, \dots)$ if $f[\rho_i] \subseteq \rho_{i+\delta}$ for all $i \geq 0$. We set

$$\text{Pol}_{\delta} \rho := \{f \in Q \mid f[\rho_i] \subseteq \rho_{i+\delta}, i=0,1,\dots\}$$

for each $\delta \geq 0$, and

$$\text{Pold}\rho := \bigcap_{\delta=0}^{\infty} \text{Pol}_{\delta} \rho^{\delta \times \delta}.$$

Example 3.2. Let \leq be an order (a reflexive, transitive and antisymmetric binary relation). Then $M := \text{Pol}\leq$ is the set of \leq -monotonic operations (i.e. $f \in Q^{(n)}$ such that $fx_1 \dots x_n \leq fy_1 \dots y_n$ whenever $x_1 \leq y_1, \dots, x_n \leq y_n$). Similarly $f \in Q^{(n)}$ is \leq -antimonotonic if $fx_1 \dots x_n \geq fy_1 \dots y_n$ whenever $x_1 \leq y_1, \dots, x_n \leq y_n$. Let A be the set of \leq -antisymmetric operations and let $\mu := (\leq, \geq, \leq, \geq, \dots)$. Then $\text{Pol}_{2i} \mu = M$ and $\text{Pol}_{2i+1} \mu = A$ for all $i \geq 0$.

We have [5]:

Lemma 3.3. Let $\rho = (\rho_0, \rho_1, \dots)$ be a polyrelation. Then $\text{Pol}_0 \rho = \bigcap_{i \geq 0} \text{Pol} \rho_i$, and $\text{Pold}\rho$ is a uniform clone.

3.4 For an equivalence ϵ on $\{1, \dots, h\}$ put

$$\Delta_{\epsilon} := \{a_1 \dots a_h \in k^h \mid \text{if } i \epsilon j \text{ then } a_i = a_j\}$$

(i.e. Δ_{ϵ} consists of all h -tuples over k constant on each block of ϵ). The relations Δ_{ϵ} are termed diagonal. The diagonal relations and ϕ are called trivial. It is well-known [1, 26-29] that $\text{Pol}\sigma = Q$ iff σ is trivial. We say that a polyrelation ρ is proper if $\text{Pold}\rho$ is incomplete. We characterize im-proper polyrelations.

Proposition 3.4. A polyrelation $\rho = (\rho_0, \rho_1, \dots)$ is improper if and only if

- (i) all ρ_i are trivial, or
- (ii) there are $p > 0, m > 0$ and trivial relations $\alpha_0, \dots, \alpha_{p-1}$ such that

$$\rho_i \subseteq \rho_{i+p} \subseteq \dots \subseteq \rho_{i+mp} = \rho_{i+(m+1)p} = \dots = \alpha_i$$

for all $i = 0, \dots, p-1$.

We say that $\rho = (\rho_0, \rho_1, \dots)$ is periodic, if

there is $p > 0$ such that $\rho_{i+p} = \rho_i$ for all $i \geq 0$.

For a periodic ρ the least $p > 0$ with this property is the period of ρ and denoted p_{ρ} .

Corollary 3.5. Let ρ be a periodic polyrelation with period p . Then ρ is proper if and only if at least one ρ_i is nontrivial.

3.6 For a given polyrelation ρ put

$$[\rho] := \{\tau \in R \mid \text{Pold}\rho \subseteq \text{Pold}\tau\}.$$

It would be useful to have a construction ψ (more precisely a map $\psi: R_n \rightarrow R_h$) such that $\psi(\rho) \in [\rho]$ for all $\rho \in R_n$. We give such a map. Let $m > 0, n > 0, p \geq h > 0, A = (a_{ij})$ an $m \times n$ matrix over $\{1, \dots, p\}$ and $b = (b_1, \dots, b_m) \in \mathbb{N}^m$. Given an n -ary polyrelation $\rho = (\rho_0, \rho_1, \dots)$ define an h -ary polyrelation $\tau = \psi_{Abh}(\rho)$ by letting τ_{ℓ} ($\ell \geq 0$) consist of all $u_1 \dots u_h \in k^h$ for which there are $u_{h+1}, \dots, u_p \in k$ such that $u_{a_{i1}} \dots u_{a_{in}} \in \rho_{\ell+b_i}$ for all $i = 1, \dots, m$. We illustrate it on a few examples.

Examples 3.7. (1) Let $m = 1, n = h = p$ and s permutation of $\{1, \dots, n\}$. Choosing $A = [s(1) \dots s(n)]$ and $b = (0)$ we get

$$\tau_{\ell} = \{u_1 \dots u_n \mid u_{s(1)} \dots u_{s(n)} \in \rho_{\ell}\}.$$

(2) Let $m = n = h = 2, p = 3, a_{11} = 1, a_{22} = 2, a_{12} = a_{21} = 3$ and $b_1 = 0, b_2 = 1$. Then, for a binary polyrelation ρ we get $\tau = (\rho_0 \circ \rho_1, \rho_1 \circ \rho_2, \dots)$ where \circ denotes the standard relational product.

The definition is justified by:

Lemma 3.8. Let ρ and τ be as in 3.6. Then $\tau \in [\rho]$ i.e. $\text{Pold}\rho \subseteq \text{Pold}\tau$.

3.9 A uniform incomplete clone is precomplete if every uniform clone properly containing it is already complete (i.e. a maximal element of the poset of incomplete uniform clones ordered by \subseteq). A clone $M \subseteq Q$ is maximal if $M \subset M' \subseteq Q$ for no clone M' .

The maximal clones are completely known [26-28]. They are of the form $\text{Pol}\sigma$ where the relation σ runs through 6 families. For further use we quote a few of them: (1) proper unary relations (i.e. subsets of k distinct from ϕ and k), (2) binary relations $\{as(a) \mid a \in k\}$ where s is a permutation with k/p cycles of prime length p , (3) bounded partial orders (transitive, reflexive and symmetric binary relations with a least and greatest element), (4) equivalences, and (5) binary central relations (i.e. σ reflexive, symmetric, $\neq k$ and such that $c \times k \subseteq \sigma$ for some $c \in k$).

A set Ξ of proper polyrelations is termed generic if each incomplete uniform clone G extends to $\text{Pold}\xi$ for some $\xi \in \Xi$. Our task is to find a small generic set optimally such that each $\text{Pold}\xi$ is precomplete. Such a system would provide the best general completeness criterion in the sense that for a given F we have only to test whether $F \subseteq \text{Pold}\xi$ for all $\xi \in \Xi$. The essential step is Hikita and Nozaki's generic system Ξ_0 [7].

For a relation σ put $\sigma^* := (\sigma, \sigma, \dots)$. We say that σ^* is of type A if $\text{Pol} \sigma$ is maximal. Proper periodic polyrelations of arity $\leq k$ are said to be of type B. For the last type we need the following special binary relations. An equivalence on $P \subset k$ distinct from $\{aa \mid a \in P\}$ is called a *proper partial equivalence* on k . A binary polyrelation $(\rho_0, \rho_1, \rho_2, \dots)$ is of type C' if

- 1) $\rho_0 = c \times k$ for some $c \in k$, or
- 2) ρ_0 is a proper partial equivalence, or
- 3) $\rho_0 = \{as(a) \mid a \in P\}$ where $P \subseteq k$ and either
 - i) s is a permutation of P of prime order, or
 - ii) s is a permutation of k , $s|_P \neq \text{id}_P$, and $s(a) \in P$ iff $s(a) = a$.

We have:

Theorem 3.10. [6, 7] *The set Ξ_0 is generic. The uniform clones of type A and C' are precomplete.*

4. Minimal Polyrelations

4.1 It remains to study the set \mathcal{P} of polyrelations of type B. Let \mathcal{P} denote the set of all polyrelations of type A or C'. A subset Γ of \mathcal{P} is *B-generic* if each $\beta \in \mathcal{P}$ is dominated by some $\xi \in \Gamma \cup \mathcal{P}$. In view of Theorem 3.10 it suffices to study B-genericity. Let Ξ_1 consist of all $\beta \in \mathcal{P}$ such that

$[\beta] \cap \mathcal{P} = \emptyset$ (where $[\beta]$ is the set of all polyrelations τ such that $\text{Pol} \beta \subseteq \text{Pol} \tau$, as defined before). Given $\rho = (\rho_0, \rho_1, \dots) \in \mathcal{P}$ let h_ρ and p_ρ (or h and p) stand for its arity and period. Let $h > 2$. An h -ary relation σ is *totally reflexive* if

$v_h \subseteq \sigma \subseteq k^h$ (where $v_h := \{a_1 \dots a_h \in k^h \mid a_i = a_j \text{ for some } 1 \leq i < j \leq h\}$). A polyrelation $\lambda := (\lambda_0, \lambda_1, \dots)$ is *totally reflexive* if at least one λ_i is totally reflexive. The next theorem is basic.

Theorem 4.1. *If $\rho \in \Xi_1$ then $[\rho]$ contains no totally reflexive polyrelation.*

A nontrivial relation σ is *primitive* if it is the union of diagonal relations, and a polyrelation λ is *primitive* if all λ_i are trivial or primitive, i.e. $\lambda_i = \Delta_{E_i} := \bigcup_{E_i} \Delta_{E_i}$ where $E_i \subseteq k_h$ ($i \geq 0$), and k_h is the set of equivalences on $\{1, \dots, h\}$.

Lemma 4.2. *If $\rho \in \Xi_1$, then $[\rho]$ contains no primitive periodic polyrelation.*

We need the following lemmas. Let C denote the set of constant operations on k .

Lemma 4.3. *Let $\rho \in \Xi_1$ satisfy (i) $h_\rho > 2$, (ii) $[\rho]$ contains no proper binary polyrelation and (iii) $C \subseteq \text{Pol} \rho$. Then there is $0 < i < p_\rho$ such that for every $\theta \in k_h$ with exactly two blocks,*

(*) *if $\Delta_\theta \subseteq \rho_0$ then $\Delta_\theta \subseteq \rho_i$.*

For integers x and y let $x \dot{+} y$ denote the inte-

ger z such that $0 \leq z < p$ and $z \equiv x + y \pmod{p}$.

Lemma 4.4. *Let ρ satisfy the assumptions of Lemma 4.3 and let $E \subseteq k_h$ be such that (i) each $\theta \in E$ has exactly 2 blocks and (ii) $\cap E$ is the least equivalence. Then $\Delta_E \not\subseteq \rho_i$ for all $i \geq 0$.*

4.5 Our goal is to find the smallest possible B-generic system. The strategy is the following: given a B-generic Ξ we find $\Xi' \subseteq \Xi$ such that each $\rho \in \Xi \setminus \Xi'$ is dominated by some $\rho' \in \Xi'$. This reduction will be done in several steps. In the first step we reduce the arities. For the ease of presentation $\rho \in \Xi_1$ is *minimal* if all proper

$\tau \in [\rho]$ have $h_\tau \geq h_\rho$. Let Ξ_2 be the set of minimal polyrelations. It is almost immediate that Ξ_2 is generic. First we show that Ξ_2 consists of unary and binary polyrelations. In the remainder of the section the polyrelation $\rho = (\rho_0, \rho_1, \dots)$ denotes a fixed minimal polyrelation of arity h and period p . Recall that

$$\sigma_h := \{a_1 \dots a_h \in k^h \mid a_i \neq a_j \text{ for } 1 \leq i < j \leq h\},$$

$$v_h := k^h \setminus \sigma_h,$$

and $\omega_h := \Delta_{1 \dots h} = \{a \dots a \in k^h \mid a \in k\}$.

We use throughout the notation $\rho_i = \mu_i \cup v_i$ where $\mu_i = \rho_i \cap \sigma_h$ and $v_i = \rho_i \cap v_h$ ($i = 0, \dots, p-1$). We start out with the following technical lemmas. For an h -ary relation σ and $1 \leq i_1 < \dots < i_\ell \leq h$ set

$$\text{pr}_{i_1, \dots, i_\ell} \sigma = \{(a_1, \dots, a_\ell) \mid a_1 = b_{i_1}, \dots, a_\ell = b_{i_\ell} \text{ for some } (b_1, \dots, b_h) \in \sigma\}.$$

Lemma 4.6. *If $\theta \in k_h \setminus \omega_h$, then every $v_i \cap \Delta_\theta$ is trivial.*

An h -ary relation σ is *reflexive* if $\sigma \cap v_h$ is diagonal or primitive.

Lemma 4.7. *If $h > 2$ then every ρ_i is empty or reflexive.*

Lemma 4.8. *If $\mu_i \neq \emptyset$, then $\text{pr}_\ell \rho_i = k^{h-1}$ for $\ell = 1, \dots, h$.*

Lemma 4.9. *No minimal polyrelation has arity greater than 4.*

We consider the quaternary minimal polyrelations. Put $\chi := \Delta_{12,34} \cup \Delta_{13,24} \cup \Delta_{14,23}$.

Lemma 4.10. *If $h = 4$, then each nonprimitive and nontrivial ρ_i contains χ .*

Proposition 4.11. *There is no minimal quaternary polyrelation.*

We consider ternary polyrelations.

Lemma 4.12. *Let $\lambda \in \Xi_1$ be ternary and such that $[\lambda]$ contains no proper binary polyrelation. Then*

$$\lambda_i \cap v_3 \in I := \{\emptyset, \omega_3, \Delta_{12}, \Delta_{13}, \Delta_{23}\} \text{ for all } i \geq 0.$$

Lemma 4.13. If $h = 3$ each nontrivial ρ_i has $v_i = \omega_3$.

We need the following result from [27] (explicitly in [29]). For an operation $f \in \mathcal{Q}^{(n)}$ let f° denote the $(n+1)$ -ary relation $f^\circ := \{a_1 \dots a_n f a_1 \dots a_n \mid a_1, \dots, a_n \in \underline{k}\}$.

Lemma 4.14. Let σ be a ternary relation and let $\sigma = \mu \cup \omega_3$ where $\phi \neq \mu \subseteq \sigma_3$. Suppose that every relation from $[\sigma]$ that is (i) at most binary, (ii) totally reflexive, or (iii) ternary of the form $\lambda \cup \Delta_{12}$ or $\lambda \cup \Delta_{12} \cup \Delta_{13}$ with $\lambda \subseteq \sigma_3$ is trivial. Then $[\sigma]$ contains m^p where $m(x_1, x_2, x_3) = x_1 - x_2 + x_3$ for all $x_1, x_2, x_3 \in \underline{k}$ and $\langle k; + \rangle$ is an abelian elementary p -group (p prime).

Proposition 4.15. There is no minimal ternary polyrelation.

Summing up:

Theorem 4.16. The set Ξ_3 of unary and binary polyrelations is B -generic.

5. Unary Polyrelations

5.1 In this section we study the set U of proper unary polyrelations. Let $\rho \in U$. Let p_ρ^* denote the minimum of p_T for unary, periodic and proper $\tau \in [\rho]$. Without loss of generality, we may assume that $p_\rho^* = p_\rho$, and denote this value by p . For a polyrelation λ set $c_\lambda := |\lambda_0| + \dots + |\lambda_{p-1}|$. Clearly for λ unary c_λ takes on only finitely many values and therefore we can define

$$c_\rho^* := \min\{c_\lambda \mid \lambda \in [\rho], \lambda \text{ unary proper}\}.$$

Again without loss of generality, we may assume $c_\rho^* = c_\rho$ and write c for this common value. We have:

Lemma 5.2. The sets $\rho_0, \dots, \rho_{p-1}$ are pairwise disjoint.

Lemma 5.3. There is a divisor r of p and $T \subseteq \underline{r}$ such that $\rho_i \neq \phi$ if and only if $i \equiv t \pmod{r}$ for some $t \in T$. Moreover $\rho_i \neq \phi$ if and only if $i \equiv 0 \pmod{r}$.

Lemma 5.4. If $r = dr'$ and $d > 1$, then $(d, p) > 1$.

Corollary 5.5. Every prime divisor of r divides p .

6. Binary Areflexive Polyrelations

6.1 In this section we consider binary polyrelations. A binary relation σ is reflexive (areflexive) if $\sigma \supseteq \iota_2$ ($\sigma \cap \iota_2 = \phi$). Let ρ be a binary polyrelation from Ξ_4 with period p . Setting $\theta = \{1, 2\}^2$ in Lemma 4.6 we obtain that each $\rho_i \cap \iota_2$ is trivial, i.e. ρ_i is either reflexive or areflex-

ive. Put

$$V_1 := \{i \in \underline{p} \mid \iota_2 \subset \rho_i \subset \underline{k}^2\},$$

$$V_2 := \{i \in \underline{p} \mid \rho_i \in \{\iota_2, \underline{k}^2\}\},$$

$$V := V_1 \cup V_2,$$

$$W_1 := \{i \in \underline{p} \mid \rho_i \neq \phi, \rho_i \cap \iota_2 = \phi\},$$

$$W_2 := \{i \in \underline{p} \mid \rho_i = \phi\},$$

$$W := W_1 \cup W_2,$$

$$\rho'_v := \rho_v \ (v \in V_1), \quad \rho'_v := \iota_2 \ (v \in V_2),$$

$$\rho''_w := \rho_w \ (w \in W_1), \quad \rho''_w := \phi \ (w \in W_2),$$

$$F := \text{Pold}\rho, \text{ and } D := \{d \in \underline{p} \mid F_d \neq \phi\}.$$

For $x, y \in \underline{2}$ let $x + y$ denote the element of \underline{p} congruent $x + y$ modulo p . Further for $T \subseteq \underline{p}$ and $d \in \underline{p}$ put $d + T = \{d + t \mid t \in T\}$ and observe that for $r = (d, p)$ (greatest common divisor) the following conditions are equivalent: (i) $d + T \subset T$, (ii) $d + T = T$, (iii) $r + T = T$. We need the following:

Lemma 6.2. We have $d + V = V$ and $d + W = W$ for each $d \in D$. If $V_1 \neq \phi$ ($W_1 \neq \phi$), then $\rho' \in [\rho]$ ($\rho'' \in [\rho]$) is proper.

A binary polyrelation $\rho = (\rho_0, \rho_1, \dots)$ is areflexive (reflexive) if each ρ_i is areflexive (reflexive and $\neq \underline{k}^2$). Let A and R denote the set of areflexive (reflexive) polyrelations from Ξ_4 . We have:

Lemma 6.3. The set $\Xi_5 := U' \cup A \cup R$ is B -generic.

6.4 For $\rho \in A$ with period p put

$$I_\rho := \{i \in \underline{p} \mid \rho_i \neq \phi\}, \quad J_\rho := \underline{p} \setminus I_\rho,$$

and $j_\rho := |J_\rho|$.

For a map ψ from a subset D of \underline{k} into \underline{k} put $\psi^\circ := \{x\psi(x) \mid x \in D\}$. Let S denote the set of all permutations of \underline{k} . Finally let A' be the set of all $\rho \in A$ such that $\rho_i \in S^\circ := \{s^\circ \mid s \in S\}$ for all $i \in I_\rho$. We have:

Lemma 6.5. The set $\Xi_6 := U' \cup A' \cup R$ is B -generic.

6.6 We say that a polyrelation $\rho \in A'$ is strict if each nontrivial $\lambda \in [\rho] \cap A'$ has $p_\lambda = p_\rho$, $j_\lambda = j_\rho$ and $\text{Pold}\lambda = \text{Pold}\rho$ (i.e. we cannot improve on the period or number of empty components and $\text{Pold}\rho$ is not properly contained in another $\text{Pold}\lambda$). Let A'' be the set of strict polyrelations. We have:

Lemma 6.7. The set $\Xi_7 := U' \cup A'' \cup R$ is B -generic.

For a divisor q of k let S_q be the set of $s \in S$ with k/q cycles each of length q . Finally for $0 \leq j \leq p$ and q prime divisor of k let θ_{jp}^q

consist of $\rho \in A^n$ with $p_\rho = p$, $j_\rho = j$ and $\rho_i \in S_q^o$ for all $i \in I_\rho$. Now we have:

Lemma 6.8.

$$A^n \subseteq \bigcup_{q,j} \{ \theta_{jp}^q \mid 0 \leq j < p, q \text{ prime divisor of } k \}.$$

6.9 We consider a fixed $\rho \in \theta_{jp}^q \cap A$. Without loss of generality we assume $0 \in I := I_\rho$.

Let $\rho_i = s_i^o$ for $i \in I$ and let G be the permutation group on \underline{k} generated by $\{s_i \mid i \in I\}$. Further put $S' := \text{id} \cup \bigcup_d \{S_d \mid d \text{ prime divisor of } k\}$. Now:

Lemma 6.10. We have

- i) $G \subseteq S'$, and
 ii) if $s = s_{i_1}^{\epsilon_1} \dots s_{i_n}^{\epsilon_n}$ for $i_1, \dots, i_n \in I$,

$\epsilon_1, \dots, \epsilon_n \in \mathbb{Z}$, and

$$v_\ell := \rho_{\ell+i_1}^{\epsilon_1} \circ \dots \circ \rho_{\ell+i_n}^{\epsilon_n}$$

for $\ell = 0, \dots, p-1$, then

- a) all $v_\ell \in \{\emptyset, \iota_2\}$ if $s = \text{id}$, and
 b) $v \in \theta_{jp}^d$ (d prime divisor of k) otherwise.

Lemma 6.11. Let $0 < d < p$ and let C_1 and C_2 be the vertex sets of cycles of ρ_i and ρ_{i+d} . If $|C_1 \cap C_2| > 1$, then there are: (i) a divisor r of p , (ii) $0 < m < q$, and (iii) $T \subseteq \underline{r}$ such that

- a) $m^n \equiv 1 \pmod{q}$ where $n = p/r$,
 b) $I = \{t + ir \mid t \in T, 0 \leq i < n\}$,
 c) $\rho_{t+ir} = \rho_t^{m^i}$ for all $t \in T$ and $0 \leq i < m$.

At present we have only some very partial results in this direction and therefore for the time being we abandon areflexive polyrelations and turn to the reflexive ones.

7. Orders

7.1 In this section we consider binary reflexive polyrelations (all components reflexive). A binary relation σ is said to be *symmetric*, *antisymmetric* and *transitive* if $\sigma = \sigma^{-1}$, $\sigma \cap \sigma^{-1} = \iota_2$ and $\sigma^2 = \sigma$, respectively. An antisymmetric and transitive relation is an *order*. A polyrelation ρ has such a property if all ρ_i do. Let Rs and An denote the sets of proper periodic symmetric and antisymmetric binary polyrelations, respectively.

We start with the following.

Lemma 7.2. The set $\Xi_8 := U' \cup A'' \cup An \cup Rs$ is *B-generic*.

7.3 In the remainder of this section we study An . Let P be the set of all $\rho \in An$ such that $\rho_i = \iota_2$ or

is a bounded order (i.e. there are $o_i, e_i \in \underline{k}$, called the least and greatest elements of ρ_i , such that $o_i \times \underline{k} \subseteq \rho_i$ and $\underline{k} \times e_i \subseteq \rho_i$). We have:

- Lemma 7.4. i) Every $\rho \in An$ is dominated by a polyrelation from $P \cup Rs$.
 ii) Every transitive $\rho \in An \setminus P$ is dominated by a polyrelation from Rs .

Let P' consist of all $\lambda \in P$ such that

- (i) no polyrelation from $[\lambda] \cap Rs$ is proper,
 (ii) each proper $\tau \in [\lambda] \cap P$ has $p_\tau \geq p$ and

$$|\tau_0| + \dots + |\tau_{p-1}| \geq |\lambda_0| + \dots + |\lambda_{p-1}|$$

where $p = p_\lambda$.

We have:

Lemma 7.5. The set $\Xi_9 := U' \cup A'' \cup P' \cup Rs$ is *B-generic*.

Now we determine P' . In 7.6 - 7.9 ρ is a fixed polyrelation from P' with period p , $c := |\rho_0| + \dots + |\rho_{p-1}|$, $I := \{i \in \underline{p} \mid \rho_i \supseteq \iota_2\}$ and $0 \in I$. We have:

Lemma 7.6. We have $\rho_i \cap \rho_{i+d} = \iota_2$ for all $0 < d < p$.

Lemma 7.7. We have $p = 2r$, $I = \{0, r\}$, and $\rho_r = \rho_0^{-1}$.

Lemma 7.8. We have $p = 2^m$ for some $m > 0$.

Summing up:

Theorem 7.9. The set P' consists of ρ with period 2^m ($m > 0$) and such that ρ_0 is a bounded order, $\rho_{2^{m-1}}$ its converse and $\rho_i = \iota_2$ otherwise ($i = 1, \dots, 2^m - 1, i \nmid 2^{m-1}$).

8. Reflexive Symmetric Polyrelations

8.1 In this section we study Rs .

Let σ be a binary reflexive and symmetric relation. A subset C of \underline{k} is a *clique* of σ if $C^2 \subseteq \sigma$. The *center* C_σ of σ is the set $\{a \in \underline{k} \mid a \times \underline{k} \subseteq \sigma\}$.

If $\emptyset \neq C_\sigma \subset \underline{k}$ the relation σ is said to be *central*. Given binary relations σ_1 and σ_2 define

$$\sigma_1 * \sigma_2 := \{xy \mid xu, yv \in \sigma_1 \text{ and } uy, vx \in \sigma_2 \text{ for some } u, v \in \underline{k}\}.$$

It is easy to see that $\sigma_1 * \sigma_2$ is always symmetric and $\sigma_1 \cup \sigma_2 \subseteq \sigma_1 * \sigma_2$ provided both σ_1 and σ_2 are reflexive.

A binary polyrelation λ is *central* if each $\lambda_i \in \{\iota_2, \underline{k}\}$ or is central.

A polyrelation $\rho \in Rs$ with period p is *rich*, if every proper $\lambda \in [\rho] \cap Rs$ satisfies (i) $p_\lambda \geq p$.

- (ii) $|\lambda_0| + \dots + |\lambda_{p-1}| \leq |\rho_0| + \dots + |\rho_{p-1}|$, and
 (iii) $\text{Pold}\lambda = \text{Pold}\rho$. Let Rr be the set of rich polyrelations. We have:

Lemma 8.2. The set $\Xi_{10} := U' \cup A'' \cup P' \cup Rr$ is B -generic.

In the remainder of the paper we establish some properties of Rr . Let ρ be a fixed polyrelation from Rr with period p , and such that

$$1_2 \subset \rho_0 \subset k^2.$$

For $I \subseteq p$ set $\rho_I := \prod_{i \in I} \rho_i$. Further let \mathcal{J} consist of nonempty subsets I of p such that $\rho_I \supset 1_2$.

An m -ary operation u on k is idempotent if $ux \dots x = x$ for all $x \in k$. We have:

Lemma 8.3. Let $0 < m < p$ and $I_0 = \{0, I_1, \dots, I_{m-1}\} \subseteq p$ such that $0 \notin I_i \in \mathcal{J}$ for some $0 < i < m$. Then there exists an m -ary idempotent operation u on k such that

$$(ux_0 \dots x_{m-1}, ux_0 \dots x_{i-1} y x_{i+1} \dots x_{m-1}) \in \rho_{z+I_\ell}$$

for all $x_0, \dots, x_{m-1}, y \in k$, $\ell \in m$ and $z \in p$.

We say that ρ is complementing if (i) \mathcal{J} contains all singletons $\{i\}$ ($i \in p$) but not p , and (ii) if $0 \notin I \in \mathcal{J}$, and $z \in p$, then there are (a) a cover of k by cliques C_1, \dots, C_n of ρ_z and (b) a cover of k by cliques D_1, \dots, D_m of ρ_{z+I} such that each C_p meets every D_q ($1 \leq p \leq n, 1 \leq q \leq m$).

Lemma 8.4. The polyrelation ρ is complementing. The relations $\rho_0, \dots, \rho_{p-1}$ are pairwise distinct and distinct from 1_2 . For $(i, j) \in p^2$, $i \neq j$, there are covers of k by cliques C_1, \dots, C_n and D_1, \dots, D_m of ρ_i and ρ_j , respectively, such that each C_q meets every D_r ($1 \leq q \leq n, 1 \leq r \leq m$).

Lemma 8.5. The relations $\rho_0, \dots, \rho_{p-1}$ are either (i) all equivalences $\neq 1_2$ or (ii) central or equal k^2 .

Bibliography

- [1] R. A. Bairamov, On the question of functional completeness in many-valued logics (Russian), *Diskret. Analiz*, 11 (1967), 3-20. MR 33 # 5712
- [2] L. A. Birjukova and V. B. Kudrjavcev, On completeness of functions with delays (Russian), *Problemy Kibernet.*, 23 (1970), 5-25. English translation: *Systems Theory Research*, 23 (1973), 3-24. MR 45 # 39
- [3] J. Dassow, *Completeness Problems in the Structural Theory of Automata*, Akademie-Verlag, Berlin, 1981.
- [4] T. Hikita, Completeness criterion for functions with delay defined over a domain of three elements, *Proc. Japan Acad.*, 54 (1978), 335-339.
- [5] T. Hikita, Completeness properties of k -valued functions with delays: Inclusions among closed spectra, *Math. Nachr.*, 103 (1981), 5-19.
- [6] T. Hikita, On completeness for k -valued functions with delay, *Coll. Math. Soc. János Bolyai 28, Finite Algebra and Multiple-Valued Logic* (B. Csákány and I. Rosenberg eds.), pp. 345-371, North-Holland, 1981.
- [7] T. Hikita and A. Nozaki, A completeness criterion for spectra, *SIAM J. Comput.*, 6 (1977), 285-297. Corrigenda, *ibid.*, 8 (1979), 656.
- [8] S. V. Jablonskii, Functional constructions in the k -valued logic (Russian), *Trudy Mat. Inst. Steklov.*, 51 (1958), 5-142. MR 21 # 3331
- [9] R. E. Kricevskii, The realization of functions by superpositions (Russian), *Problemy Kibernet.*, 2 (1959), 123-138. German translation: *Probleme der Kybernetik*, 2 (1963), 139-159.
- [10] V. B. Kudrjavcev, Completeness theorem for a class of automata without feedback couplings (Russian), *Dokl. Akad. Nauk SSSR*, 132 (1960), 272-274. English translation: *Soviet Math. Dokl.*, 1 (1960), 537-539.
- [11] V. B. Kudrjavcev, Completeness theorem for a class of automata without feedback couplings (Russian), *Problemy Kibernet.*, 8 (1962), 91-115. German translation: *Probleme der Kybernetik*, 8 (1965), 105-136. MR 30 # 28.
- [12] V. B. Kudrjavcev, The power of sets of pre-complete sets for certain functional systems connected with automata (Russian), *Problemy Kibernet.*, 13 (1965), 45-74. MR 35 # 6493.
- [13] V. B. Kudrjavcev, On functional properties of logical nets (Russian), *Math. Nachr.*, 55 (1973), 187-211.
- [14] V. B. Kudrjavcev, *Functional Systems* (Russian), I.M.U., Moscow, 1982.
- [15] A. V. Kuznecov, Forty years of Soviet mathematics (Russian), *T. I.*, pp. 102-115, Fizmatgiz, Moscow, 1957.
- [16] A. V. Kuznecov, Structures with closures and criteria of functional completeness (Russian), *Uspechi Mat. Nauk*, 16(98) (1961), 201-202.
- [17] H. H. Loomis, Jr., Completeness of sets of delayed-logic devices, *IEEE Trans. Electron. Comput.*, EC-14 (1965), 157-172.
- [18] L. Martin, C. Reischer and I. G. Rosenberg, Completeness problems for switching circuits constructed from delayed gates, *Proc. 8th Int. Symp. Multiple-Valued Logic*, pp. 142-148, 1978. To appear in *Elektron. Informationsverarb. Kybernet.* (in French). An expanded French version appeared in *Reseaux modulaires, Monographies de I.U.Q.T.R.* no 11, 91p., 1980.
- [19] A. Nozaki, Réalisation des fonctions définies dans un ensemble fini à l'aide des organes élémentaires d'entrée-sortie, *Proc. Japan Acad.*, 46 (1970), 478-482.

- [20] A. Nozaki, Complete sets of switching elements and related topics, First USA-Japan Computer Conference, pp. 393-396, 1972.
- [21] A. Nozaki, Functional completeness of multi-valued logical functions under uniform compositions, Rep. Fac. Eng. Yamanashi Univ., 29 (1978), 61-67.
- [22] A. Nozaki, Completeness criteria for a set of delayed functions with or without non-uniform compositions, Coll. Math. Soc. János Bolyai 28, Finite Algebra and Multiple-Valued Logic (B. Csákány and I. Rosenberg eds.), pp. 489-519, North-Holland, 1981.
- [23] A. Nozaki, Maximal $*$ -incomplete sets of functions defined over the set $\{0,1,2\}$, preprint.
- [24] R. Pöschel and L. A. Kaluznin, Funktionen- und Relationenalgebren, VEB Deutscher Verlag der Wissenschaften, Berlin, 1979.
- [25] E. L. Post, Introduction to a general theory of elementary propositions, Amer. J. Math., 43 (1921), 163-185.
- [26] I. G. Rosenberg, La structure des fonctions de plusieurs variables sur un ensemble fini, C. R. Acad. Sci. Paris Sér. A-B, 260 (1965), 3817-3819. MR 31 # 1185
- [27] I. G. Rosenberg, Über die funktionale Vollständigkeit in dem mehrwertigen Logiken (Struktur der Funktionen von mehreren Veränderlichen auf endlichen Mengen), Rozprawy Československé Akad. Ved., Ser. Math. Nat. Sci., 80 (1970), 3-93. MR 45 # 1732
- [28] I. G. Rosenberg, Completeness properties of multiple-valued logic algebras, in "Computer Science and Multiple-Valued Logic, Theory and Applications" (D. C. Rine ed.), pp. 144-186, North-Holland, 1977.
- [29] I. G. Rosenberg and L. Szabó, Local completeness I, preprint CRMA-1072 (Nov. 1981), to appear in Algebra Universalis.

Session 1A
Logic Design I

A STUDY OF REDUCED DEPENDENCE IN
MULTI-VALUED SEQUENTIAL MACHINES

T. C. Yang and A. S. Wojcik

Department of Information and
Computer Engineering
Feng Chia University
Taichung, Taiwan

Department of Computer Science
Illinois Institute of Technology
Chicago, Illinois 60540
U. S. A.

ABSTRACT

The problem of determining the existence of state assignments for multi-valued sequential machines with the property of reduced dependence is considered. The properties of and requirements for reduced dependence among state variables in the binary system are extended to that for multi-valued synchronous and asynchronous machines. A number of examples to illustrate these concepts are also presented.

1. INTRODUCTION

Even though there have been many studies on non-binary logic design, [1] - [5], and multi-valued circuit implementations, [6] - [8], there are still a number of design problems, the solutions to which would enhance the potential usefulness of multi-valued systems. One such problem which has received considerable attention in the binary sequential case is that of determining the existence of state assignments with the property of reduced dependence, that is, the next state equations of the state variables are independent of some of the state variables. Hartmanis [9] first developed the basic tool for the analysis of reduced dependence, namely the partition having the substitution property on the set of states of a sequential machine. Stearns and Hartmanis [10], Hartmanis and Stearns [11, 12] then established the concepts of partition and pair algebras and applied them to the problem of designing sequential circuits with reduced dependence. Weiner and Smith [13] describe an algorithmic "solution" based upon applying the partition algebra to the state assignment problem for synchronous sequential machines. The algorithm can assign the input, state and output variables of a given machine so as to minimize the total logic, that is, reduced dependencies of both the state and output logic on state and input variables are optimized. Tan, Menon, and Friedman [14] extended the theories of reduced dependence developed by Hartmanis and

Stearns [12] for synchronous sequential machines to asynchronous sequential machines. This paper is concerned with extending the existing concepts of partition systems and substitution properties to study the properties and requirements of reduced dependence among state variable in multi-valued synchronous and asynchronous sequential machines. Section II discusses the physical properties which multi-valued devices must exhibit. Assumptions concerning delays, transitions, and actual device reactions are presented, and an operational model is described. Section III presents the properties of partitions and their application to state assignments. The necessary and sufficient conditions for reduced independence between states are established. Since the 3-valued system is the easiest to describe, this system is primarily used in examples and in the proofs of certain theorems. However, all the concepts to be presented are directly applicable (with either no modification or just straightforward extensions) to arbitrary multi-valued systems.

2. NOTATION AND BASIC OPERATIONAL CONCEPTS

Let us denote the R logic values in a R-valued system as $0, 1, 2, \dots, r-1$. Defining the Postian operations of addition (+) and multiplication (.) on the set R as

$$Y + X = X + Y = \text{MAX}(X, Y)$$

$$Y \cdot X = X \cdot Y = \text{MIN}(X, Y)$$

Yields a distributive lattice with zero element 0 and universal element $r-1$.

Let us define unary operators as follows:

$$X^{i_{r-1} i_{r-2} \dots i_2 i_1 i_0} = \begin{cases} i_0 & \text{if } X = 0 \\ i_1 & \text{if } X = 1 \\ i_2 & \text{if } X = 2 \\ \vdots & \vdots \\ i_{r-2} & \text{if } X = r-2 \\ i_{r-1} & \text{if } X = r-1 \end{cases}$$

where $i, j \in \{0, 1, 2, \dots, r-1\}$ for $0 \leq j \leq r-1$.

Three different orderings can be imposed on the r values associated with a R -valued system. If transferring from value i to value j requires that all intermediate values between i and j be attained, the ordering is said to be linear. If the transition from $r-1$ to 0 can be made directly, the ordering is said to be rotational or cyclic. If it is possible to transfer directly from any value i to any value j , the ordering is said to be complete.

Since any design using linearly ordered variables will work for other orderings, it will be assumed, in this paper, that all variables can take on only linearly ordered values.

The assumption of linear ordering places constraints on transitions which may occur within a circuit. There is the question of whether or not the circuit will react to the intermediate values which must occur during the transition. Two major assumptions are made in this paper concerning this situation:

A. Line Reaction Assumption:

If the value on a given line in the circuit is changed from i to j , it will take on all intermediate values between i and j in linear fashion from i to j . No assumptions are made about how fast such a transition will occur. For example, let us consider a circuit with two 3-valued variables X_1 and X_2 . Suppose that the values are changing from $X_1 X_2 = 00$ to $X_1 X_2 = 22$. The possible paths of transition are 00-10-20-21-22, 00-10-11-21-22, 00-10-11-12-22, 00-01-11-12-22, 00-01-02-12-22, and 00-01-11-21-22.

B. Gate Reaction Assumption:

When an input to a logical device changes from i to j , it will assume every value in order from i to j . Each such value may exist as the input for some arbitrary finite length of time and, furthermore, the circuit may or may not react to each of these inputs. If the reaction calls for an output change, that change will proceed in linear order, with each value being assumed for some finite length of time. As an example, let us consider the function given in Figure 1. This is a single-input, single-output four-valued function. Suppose first that $X=0$, so that $f(X)=2$. Now, if X changes to 3, the following are three possible sequences of values for $f(X)$:

1. f reacts to all input values, so $f(X)$ takes on values in the sequence 2,1,2,3,2,1,0.

2. f reacts to $X = 1$, but not $X = 2$. The sequence of values for $f(X)$ is 2,1,0.
3. f does not react to $X = 1$ or 2. The sequence of values for $f(X)$ is 2,1,0.

The above assumptions have placed as few restrictions as possible on the physical devices, so that circuits designed to work under these assumptions will work under a wide range of assumptions.

3. REDUCED DEPENDENCE IN MULTI-VALUED SEQUENTIAL MACHINES

3.1 Partition Systems

Hartmanis and Stearns [12] first developed the partition and pair algebras and applied these concepts to sequential circuit design. In this section, we shall first present the essential definitions and notation based on their work. It should be pointed out that the concepts to be described are directly applicable to an arbitrary R -valued machine.

Definition 3.1 A sequential machine is a quintuple

$$M = (S, I, O, N, Z)$$

where

S is the set of states, I is the set of inputs,

O is the set of outputs,

$N : S \times I \rightarrow S$ is called the next state function, and

$Z : S \times I \rightarrow O$ is called the output function.

A general model of a sequential switching circuit is given in Figure 2. In this model, the (primary) input variables are denoted by i_1, \dots, i_t . The present-state variables or secondary input variables are denoted by y_1, \dots, y_p ; the (primary) output variables are noted by z_1, \dots, z_s ; and the next-state variables or secondary output variables are denoted by Y_1, \dots, Y_p .

Definition 3.2 A Partition, Π , on a set of states, S , is a collection of subsets B_1, B_2, \dots, B_n such that $\bigcup_n B_n = S$ and $B_i \cap B_j = \emptyset$ if $i \neq j$ where \emptyset is the empty set. B_1, B_2, \dots, B_n are called blocks of the partition.

If the states s_i and s_j are in the same

block of Π , this will be denoted by $s_i = s_j (\Pi)$.

Definition 3.3 The ordered pair of

partitions (Π_1, Π_2) defined on S is a partition pair for M , denoted by $P(\Pi_1, \Pi_2)$, if and only if for each block B_i of Π_1 and each input I_m , there exists a block B_j of Π_2 such that $N(B_i, I_m) \subseteq B_j$.

Definition 3.4 A partition Π defined on S is said to have the substitution property, denoted by $SP(\Pi)$, if and only if $P(\Pi, \Pi)$. If a partition has the substitution property, then it is called a SP Partition.

Definition 3.5 For two partitions Π_1 and Π_2 defined on the same set, Π_1 is smaller than or equal to Π_2 , denoted by $\Pi_1 \leq \Pi_2$, if and only if every block of Π_1 is contained in a block of Π_2 .

Definition 3.6 The product of two partitions Π_1 and Π_2 , denoted by $\Pi_1 \cdot \Pi_2$, defined on the same set is a partition such that

- a) $\Pi_1 \cdot \Pi_2 \leq \Pi_1$
- b) $\Pi_1 \cdot \Pi_2 \leq \Pi_2$
- c) if for any other partition Π_i , $\Pi_i \leq \Pi_1$ and $\Pi_i \leq \Pi_2$, then $\Pi_i \leq \Pi_1 \cdot \Pi_2$.

The product of n partitions $\Pi_1, \Pi_2, \dots, \Pi_n$ is denoted by $\prod_{i=1}^n \Pi_i$.

In order to incorporate the features of R -valued logic, the following definitions and notation are presented to allow variables and functional values to be associated with a set of values.

3.2 Uncovered State Assignments

Definition 3.7 An n -block partition is a partition in which there are exactly n blocks.

Definition 3.8 Given $a \leq b$ in a poset A , the interval $[a, b]$ is defined to be the set of all $x \in A$ such that $a \leq x \leq b$. Since $R = \{0, 1, 2, \dots, r-1\}$ is a poset under the relationship of "less than or equal to", \leq , $[2]$, given $a_i \leq a_j$ in R , the interval $[a_i, a_j]$ is defined to be the set of all $a_t \in R$ such that $a_i \leq a_t \leq a_j$, that is, the ordered sequence $a_i, a_{i+1}, \dots, a_{j-1}, a_j$.

Definition 3.9 Let $R = \{0, 1, 2, \dots, r-1\}$ be a set of non-negative integers. Define a sequential partition of R as

$$\hat{R} = (B_1; B_2; \dots; B_t)$$

where $B_i \cap B_j = 0$ for $1 \leq i \neq j \leq t$
 $B_1 \cup B_2 \dots \cup B_t = [0, r-1] = 0, 1, 2, \dots, r-1$

and $B_1 = [0, a_1] = 0, 1, 2, \dots, a_1$
 \vdots
 $B_t = [a_{t-1}+1, r-1] = a_{t-1}+1, a_{t-1}+2, \dots, r-1$

where $0 \leq a_i \leq r-1$ for $1 \leq i \leq r-1$

Definition 3.10 Let $\Pi = (B_1, B_2, \dots, B_n)$ be an n -block partition defined on the set of states S . An R -valued y -variable covers the n -block partition, denoted by τ_y , if y is assigned the values

$0, 1, 2, \dots, a_{i_1}$ for states in B_{i_1}
 $a_{i_1} + 1, a_{i_1} + 2, \dots, a_{i_2}$ for states in B_{i_2}
 \vdots
 $a_{i_{n-1}} + 1, a_{i_{n-1}} + 2, \dots, r-1$ for states in B_{i_n}

where $0 \leq a_{i_j} \leq r-1$ for $1 \leq i_j \leq n-1$

and B_{i_j} is a block in (B_1, B_2, \dots, B_n) for $1 \leq i_j \leq n$.

In the above definition, note that the intervals for the B_{i_j} form a sequential partition on R . Since each element in the set of states S appears in one and only one block of the partition, the partition is said to be uncovered by a y -variable. If every y -variable in a state assignment covers a partition, then the assignment is called a uncovered state assignment. Let us use an example to illustrate the preceding definitions.

Example 3.1 In the ternary case, $R = \{0, 1, 2\}$. Let us consider the case of a 2-block partition first. Assume that $(B_1, B_2) = (123, 456)$, then $\tau_y = (123, 456)$ has the four possible distinct coverings as given in Table I. If we have a 3-block partition $(B_1, B_2, B_3) = (12, 34, 56)$, then $\tau_y = (12, 34, 56)$ will have the six possible distinct coverings as shown in Table II.

Definition 3.11 Let \hat{R} be a sequential partition on \hat{R} such that $\hat{R} = (B_1; B_2; \dots; B_t)$.

Define a sequential partition function F such that

$$F(B_i) = B_j \text{ for } 1 \leq i, j \leq t.$$

In other words, a sequential partition is really an ordered sequence of intervals, and a sequential partition function can map intervals to intervals.

As an example, if $R = \{0, 1, 2\}$ and $\hat{R} = (0; 1, 2) = (B_1; B_2)$, then we may define $F(B_1) = F(0) = B_2 = 1, 2$; and $F(B_2) = F(1, 2) = B_1 = 0$.

A valid uncovered state assignment in variables y_1, y_2, \dots, y_n on a set of states S generates a set of partitions $\tau_{y_1}, \tau_{y_2}, \dots, \tau_{y_n}$ such that $\prod_{i=1}^n \tau_{y_i} = \emptyset$. If

it is the case that $\prod_{i=1}^n \tau_{y_i} \neq \emptyset$, then there must be two states s_i and s_j such that

$$s_i = s_j (\tau_{y_k}) \text{ for all } 1 \leq k \leq n,$$

and hence s_i and s_j have the same coding y_1, y_2, \dots, y_n , that is, they are indistinguishable, and, by definition, the state assignment is not considered to be valid.

In the next two sections, we shall discuss state assignments with reduced dependence and their relation to partition systems. Our discussion will cover both the synchronous and the asynchronous cases.

3.3 Reduced Dependence in Multi-Valued Synchronous Machines

In binary systems, the complexity of the circuit as well as its structural properties are strongly dependent upon the state codes chosen. The same situation is also true in R-valued systems. In this section, the property of reduced dependence in multi-valued synchronous sequential machines, in the sense of some of the state variables, will be discussed. We assume that clocked D-type flip-flops are used as memory elements in the following analysis.

The following theorems are based on similar results for binary systems [15]:

Theorem 3.1 Given a valid uncovered state assignment in variables y_1, y_2, \dots, y_n on the set of states $S = \{s_1, s_2, s_3, \dots, s_t\}$ of a machine M , Y_k , the next state equation of y_k , is independent of y_j if and only if

$P(\prod_{i \neq j} \tau_{y_i}, \tau_{y_k})$. (See Appendix A for a proof)

Theorem 3.2 Given a valid uncovered state assignment in variables y_1, y_2, \dots, y_n on the

states S of a machine M , Y_k , the next state equation of y_k , is dependent on a proper subset S_i of S , if and only if $P(\prod_{y_i \in S_i} \tau_{y_i}, \tau_{y_k})$.

(See Appendix B for a proof).

Note that in Theorem 3.2, Y_k is dependent only on y_k if and only if $P(\tau_{y_k}, \tau_{y_k})$, that is, $SP(\tau_{y_k})$.

By applying Theorems 3.1 and 3.2, we can now consider a ternary example to demonstrate the property of reduced dependence.

Example 3.2 The state table for this example is given in Table III. $\prod_1 = (123, 456)$ and $\prod_2 = (14, 25, 36)$ are two SP partitions of the states. If ternary variables y_1 and y_2 are now assigned to cover \prod_1 and \prod_2 , respectively,

we get $\tau_{y_1} = (123, 456)$ and $\tau_{y_2} = (14, 25, 36)$. Since $\tau_{y_1} \cdot \tau_{y_2} = \emptyset$, a valid uncovered state assignment can be based on

τ_{y_1} and τ_{y_2} , as shown in Table IV. For y_1 , the values 0, 1 and 2 are assigned for states 1 and 4, 2 and 5, 3 and 6, respectively. Since $P(\tau_{y_1}, \tau_{y_1})$, we predict,

by Theorem 3.1, that Y_1 is independent of Y_2 . Similarly, since $P(\tau_{y_2}, \tau_{y_2})$, we

predict, by Theorem 3.2, that Y_2 is dependent only on y_2 (and the inputs). The corresponding transition table is given in Table IV. Base on the transition table, we derive the next state functions of y_1 and y_2 :

$$Y_1 = y_1^{210} \cdot I_0 + F(B_1^{y_1}) \cdot I_1$$

$$Y_2 = y_2^{101} \cdot I_0 + y_2^{102} \cdot I_1 + y_2^{102} \cdot I_2$$

where $B_1^{y_1} = B_1 = 0$ for $y_1 = 0$, $B_1^{y_1} = B_2 = 1, 2$ for $y_1 = 1, 2$; and as defined previously, $\hat{R} = (0; 1, 2) = (B_1; B_2)$, $F(B_1) = F(0) = B_2 = 1, 2$, and $F(B_2) = F(1, 2) = B_1 = 0$.

Obviously, Y_1 and Y_2 fulfill our predictions. Since there are nine cells of Y_1 that allow multiple values 1 and 2, a total of 2^9 ways are possible for the implementation of the next state functions. The transition

table for one such implementation is shown in Tables V. Based on this table, we derive the next state functions of Y_1 and Y_2 as follows:

$$Y_1 = Y_1^{210} \cdot I_0 + y_1^{001} \cdot I_1$$

$$Y_2 = y_2^{101} \cdot I_0 + y_2^{102} \cdot I_1 + y_2^{012} \cdot I_2$$

In the following section, we will extend the sufficient and necessary conditions of reduced dependence discussed in Theorems 3.1 and 3.2 to asynchronous sequential circuits.

3.4 Reduced Dependence of Multi-Valued Asynchronous Machines

The necessary and sufficient conditions for a synchronous state assignment with reduced dependence is necessary but not sufficient for an asynchronous state assignment with reduced dependence because of the complications resulting from possible critical races. The reason is that in the synchronous case, all codes in the state variables which are not assigned to a state can be left unspecified. However, in the asynchronous case, it may be necessary to specify such codings to ensure proper operation. In the following discussion, we assume that delay lines (or D-type flip-flops) are used as memory elements in the asynchronous case. As in the binary case, a convenient means of representing a multi-valued asynchronous sequential machine is a flow table. Let us consider Table VI as an example. Suppose the initial total state is $(X, 0)$, and the input I changes from 0 to 2. One would expect the final stable state to be Z , but this is not the case. For if the machine reacts to the 1 input which must occur between 0 and 2, it can change to stable state Y and when the 2 input is seen, the machine will remain in state Y which is an incorrect final stable state. This type of problem will occur whenever a transition is made from a stable state in an input column to another input column which differs from the first in exactly one variable but is not adjacent to it, that is, for single-input multiple-value input changes. In order to insure correct operation, one of the following conditions must exist:

1. Single-input multiple-value changes are not allowed at those places where transitions may result in incorrect final stable states.
2. The input variable may change, but, in the flow table, one of the following two conditions holds for each entry in the row which is under a column between the initial stable entry and the final entry.
 - 2.a. The entry is stable.
 - 2.b. The entry is a transition to

the same row as the final entry, and the entry in that row is stable.

Definition 3.12 The ordered n-chotomy (A_1, A_2, \dots, A_n) (hereafter called an n-chotomy) is a collection of n sets of states A_1, A_2, \dots, A_n , called the first set, second set, ..., and n-th set, respectively such that $A_i \cap A_j = \emptyset$ for $1 \leq i \neq j \leq n$. In the above definition, when $n = 2$, we have the standard dichotomy and when $n = 3$ we have the trichotomy.

Definition 3.13 A state assignment in which all the state variables are allowed to change simultaneously without critical races is called a single transition time (STT) assignment. Furthermore, if only a single coding is associated with each state, it is called a unicode single transition time assignment. In the multi-valued case, if a state assignment is an STT assignment and is also a unicovered state assignment, it is called a unicovered single transition time (U_n STT) assignment.

Definition 3.14 A ternary y-variable covers the dichotomy (A_1, A_2) if that variable is assigned the value(s) 0; 0,1;2; or 1,2 for states in the first set A_1 and 1,2; 2; 0,1; or 0, respectively for states in the second set A_2 .

Definition 3.15 The trichotomy (A_1, A_2, A_3) is said to cover the dichotomy (A_1, A_2) , if either

1. \supseteq A partition of A_1 into A_{11} and A_{12} such that
 - a. $A_{11} \subset A_1$, $A_{12} \subset A_2$, and $A_{12} \subset A_3$, or
 - b. $A_{11} \subset A_3$, $A_{12} \subset A_2$, and $A_{12} \subset A_1$,
 or
2. \supseteq A partition of A_2 into A_{21} and A_{22} such that
 - a. $A_{21} \subset A_1$, $A_{21} \subset A_2$, and $A_{22} \subset A_3$, or
 - b. $A_{21} \subset A_3$, $A_{21} \subset A_2$, and $A_{22} \subset A_1$

Theorem 3.4 If the trichotomy (A_1, A_2, A_3) covers a dichotomy, and a ternary y-variable is assigned values such that it takes on the value 0 for states in A_1 (A_3), 1 for states in A_2 and 2 for states in A_3 (A_1), then that y-variable covers the dichotomy, $[3]$.

In order to derive the necessary and sufficient conditions for reduced dependence in multi-valued asynchronous sequential circuits, the following definition is very

important.

Definition 3.17 A dichotomy $(s_i s_j, s_m s_n)$ associated with the transitions $s_i \rightarrow s_j$ and $s_m \rightarrow s_n$ is said to be relevant to a partition Π if and only if $s_j \neq s_n$ (Π).

The following theorem is based on a similar result for the binary case [15].

Theorem 3.5 Given a unicovered single transition time state assignment in variables y_1, y_2, \dots, y_p for a flow table M, let δ be a subset of the state variables. Then for any state variable y_j , $1 \leq j \leq p$, the next state equation is of the form $Y_j = f_j(\delta, I_k)$, where I_k is the input vector, if and only if

- $P(\prod_{y_i \in \delta} \tau_{y_i}, \tau_{y_j})$,
- Every dichotomy which is relevant to the partition τ_{y_j} is covered by some $y_i \in \delta$. (See Appendix C for a proof of this theorem)

4. CONCLUSION

The problem of determining the existence of state assignments for multi-valued sequential machines with the property of reduced dependence has been considered. The properties of, and requirements for, reduced dependence among state variables in the binary system were extended to that for multi-valued synchronous and asynchronous machines which use unicovered state assignments. [18] also considers the cases of nonunicovered state assignments. Other problems need to be considered. In determining the reduced dependence among state variable, it was assumed that delay lines or D-type flip-flops were used as memory elements. Analysis using other types of multi-valued memory elements such as multi-valued JK flip-flops [17] needs to be considered. Further work is also needed in the areas of extending the analysis of reduced dependence of a set of state variables on another set of state variables on the inputs, and the reduced dependence of outputs on state variables or inputs.

One of the most important aspects emphasized in this paper is that existing results concerning binary sequential machines can be extended to multi-valued ones. This close analogy between binary and non-binary systems should continue to be utilized by researchers.

Figure 1. A sample 4-Valued Function.




Figure 2. General Model of a Sequential Switching Circuit.




Table I. Assignment table for $\tau_y = (123, 456)$

	123	456
0	1,2	
0,1	2	
2	0,1	
1,2	0	

Table II. Assignment table for $\tau_y = (12, 34, 56)$

	12	34	56
0	1	2	
0	2	1	
1	0	2	
1	2	0	
2	0	1	
2	1	0	

Table III. State Table of Example 3.2

	Input		
	I_0	I_1	I_2
State			
1	2	6	3
2	1	4	2
3	2	5	1
4	5	3	3
5	4	1	2
6	5	2	1

Table IV. Full Transition Table of Example 3.2

Present State	State Assignment		I ₀		I ₁		I ₂	
	y ₁	y ₂	y ₁	y ₂	y ₁	y ₂	y ₁	y ₂
1	0	0	0	1	1,2	2	0	2
2	0	1	0	0	1,2	0	0	1
3	0	2	0	1	1,2	1	0	0
4	1,2	0	1,2	1	0	2	0	2
5	1,2	1	1,2	0	0	0	0	1
6	1,2	2	1,2	1	0	1	0	0

Table V. A Transition Table of Example 3.2

Present State	State Assignment		I ₀		I ₁		I ₂	
	y ₁	y ₂	y ₁	y ₂	y ₁	y ₂	y ₁	y ₂
1	0	0	0	1	1	2	0	2
2	0	1	0	0	1	0	0	1
3	0	2	0	1	1	1	1	0
4	1	0	1	1	0	2	0	2
5	1	1	1	0	0	0	0	1
6	1	2	1	1	0	1	0	0
4	2	0	2	1	0	2	0	2
5	2	1	2	0	0	0	0	1
6	2	2	2	1	0	1	0	0

Table VI. A Ternary Flow Table

State	Input		
	0	1	2
X	X	Y	Z
Y	Y	Y	Y
Z	Z	Y	Z

Appendix A: Proof for Theorem 3.1

Necessity: Suppose Y_k is independent of y_j and it is false that $P(\prod_{i \neq j} \tau_{y_i}, \tau_{y_k})$. Let $N(s_i, I_m) = s'_i = (v_{i_1}, v_{i_2}, \dots, v_{i_k}, \dots, v_{i_n})$ where $s_i, s'_i \in S$. I_m is an input, and v_{i_k} is the value assigned to y_k in the state assignment of s'_i . Since it is false that $P(\prod_{i \neq j} \tau_{y_i}, \tau_{y_k})$, there must exist two states s_p and s_q and an input I_m such that $s_p = s_q(\tau_{y_i})$ for all $i \neq j$ and $N(s_p, I_m) \neq N(s_q, I_m)(\tau_{y_k})$. If these two states s_p and s_q do

not exist, then $\prod_{i \neq j} \tau_{y_i} = (s_1, s_2, \dots, s_t)$ implies that y_j is a redundant state variable since the assignment in variables $y_1, y_2, \dots, y_{j-1}, y_{j+1}, \dots, y_n$ is a valid state assignment. Based on τ_{y_k} , let us consider $N(s_p, I_m) = v_{p_k}$ and $N(s_q, I_m) = v_{q_k}$. Since $N(s_p, I_m) \neq N(s_q, I_m)(\tau_{y_k})$, $v_{p_k} \neq v_{q_k}$. If the next state function is represented in the sum of products form, then y_k will contain terms of the form $I_m \cdot v_{p_k} \cdot f(y_i)$.

y_j^p and $I_m \cdot v_{q_k} \cdot f(y_i) \cdot y_j^q$, where $f(y_i)$ represents the common state assignment for s_p and s_q in variables y_i for all $i \neq j$, y_j^p and y_j^q represent the assignments in variable y_j for states s_p and s_q , respectively. Since $v_{p_k} \neq v_{q_k}$, the preceding two product terms cannot be combined to eliminate y_j^p and y_j^q . Therefore Y_k is a function of y_j contradicting the original assumption that it was independent of y_j .

Sufficiency: Suppose $P(\prod_{i \neq j} \tau_{y_i}, \tau_{y_k})$. Then for any two states s_p and s_q such that $s_p = s_q(\tau_{y_i})$ for all $i \neq j$, $N(s_p, I_m) = N(s_q, I_m)(\tau_{y_k})$ for all I_m . Based on τ_{y_k} , let us consider $N(s_p, I_m) = v_{p_k}$ and $N(s_q, I_m) = v_{q_k}$. Since $N(s_p, I_m) = N(s_q, I_m)(\tau_{y_k})$ for all I_m , $v_{p_k} = v_{q_k}$ for all I_m . If the next state function is represented in the sum of products form, then Y_k will contain terms of the form $I_m \cdot v_{p_k} \cdot f(y_i) \cdot y_j^p$ and $I_m \cdot v_{q_k} \cdot f(y_i) \cdot y_j^q$, where $f(y_i)$, y_j^p , and y_j^q have the same meaning as defined previously. Since $v_{p_k} = v_{q_k}$, these product terms can be combined as $I_m \cdot v_{p_k} \cdot f(y_i) \cdot (y_j^p + y_j^q)$.

Let us now examine $(y_j^p + y_j^q)$ in the ternary case. Since s_p and s_q are two distinct states, $y_j^p \neq y_j^q$, $y_j^p \notin y_j^q$, and $y_j^q \notin y_j^p$. We also know that $y_j^p, y_j^q \in \{y_j^{002}, y_j^{020}, y_j^{200}, y_j^{220}, y_j^{022}\}$. If $(y_j^p + y_j^q) = (y_j^{220} + y_j^{002})$ or $(y_j^p + y_j^q) = (y_j^{002} + y_j^{220})$ or $(y_j^p + y_j^q)$

$$= (y_j^{200} + y_j^{022}) \text{ or } (y_j^p + y_j^q) = (y_j^{022} + y_j^{200}) I_k(\tau_{y_i}).$$

then we have $I_m \cdot v_{p_k} \cdot f(y_i) \cdot (y_j^p + y_j^q)$

$$= I_m \cdot v_{p_k} \cdot f(y_i) \cdot y_j^{222} = I_m \cdot v_{p_k} \cdot$$

$f(y_i)$ and therefore Y_k can be determined from the inputs and the variables $y_i, i \neq j$.

If $y_j^p, y_j^q \in \{y_j^{002}, y_j^{020}, y_j^{200}\}$, then there

exists a third state, say s_r , such that $s_r = s_q(\tau_{y_i})$ for all $i \neq j$ and $N(s_r, I_m)$

$$= N(s_q, I_m)(\tau_{y_k}) \text{ for all } I_m. \text{ If } y_j^r \text{ re-}$$

presents the assignment in variable y_j for the state s_r , then next state function Y_k contains a combined product term $I_m \cdot v_{p_k}$

$\cdot f(y_i) \cdot (y_j^p + y_j^q + y_j^r)$ which is $I_m \cdot v_{p_k}$

$\cdot f(y_i) \cdot y_j^{222}$ which can be further reduced to $I_m \cdot v_{p_k} \cdot f(y_i)$. Therefore Y_k can be

determined from the inputs and the variables $y_i, i \neq j$. If such a state s_r does

not exist, then we can always specify a don't care to satisfy all the conditions of s_r . And again, Y_k can be determined

from the inputs and the variables $y_i, i \neq j$.

The proof for the ternary case has been presented in detail, and a similar approach is applicable to an arbitrary R-valued case for $R \geq 4$. Q.E.D.

Appendix B: Proof for Theorem 3.2

The proof of this theorem is essentially identical to the proof in Theorem 3.1.

There are, however, two points that need to be made. First, if $P(\prod_{i \neq j} \tau_{y_i}, \tau_{y_k})$

and $P(\prod_{i \neq 1} \tau_{y_i}, \tau_{y_k})$, then, based on

Theorem 3.1, Y_k is independent of y_j and y_1 .

Second, if $S_i \cup S_m = S$ and $S_i \cap S_m = \emptyset$, then

the expressions $P(\prod_{y_i \in S_i} \tau_{y_i}, \tau_{y_k})$ and

$P(\prod_{y_i \in S_m} \tau_{y_i}, \tau_{y_k})$ are identical. Q.E.D.

Appendix C: Proof for Theorem 3.5

Necessity: The necessity of condition (a) follows from the fact that if it is not satisfied, then there exist at least two states $s_a = s_b(\tau_{y_i})$ for all $y_i \in \sigma$ and an

input vector I_k such that $N(s_a, I_k) \neq N(s_b,$

$I_k)(\tau_{y_i})$. Therefore, Y_j cannot be determined only from the input and $y_i \in \sigma$. Let $(s_a s_b, s_c s_d)$ be a dichotomy which is relevant to τ_{y_j} . If condition (b) is not satisfied,

there is no $y_i \in \sigma$ which remains fixed at different values during the two distinct transitions, $s_a \rightarrow s_b$ and $s_c \rightarrow s_d$. It is therefore possible that the variables in σ may assume the same value y_σ during both of the transitions $s_a \rightarrow s_b$ and $s_c \rightarrow s_d$.

Let S_σ be one of the internal states with the value y_σ for the variables in σ . In order for the circuit to realize the given flow table, $N(S_\sigma, I_k) = s_b(\tau_{y_j})$ and $N(S_\sigma,$

$I_k) = s_d(\tau_{y_j})$ simultaneously. But $s_b \neq s_d$

(τ_{y_j}) . Hence, $y_j \neq f_j(\sigma, I_k)$.

Sufficiency: Consider the transition from states s_a to state s_b under input I_k . Let states s_a and s_b have values y_σ^a and y_σ^b ,

respectively, for the variables in the set σ . Since condition (a) is satisfied, states in the same block of $\prod_{y_i \in \sigma} \tau_{y_i}$ with state

s_a all have their next states in the same block of τ_{y_j} , that is, all their next states

are assigned the same value for y_j . Furthermore, since condition (b) is satisfied,

during the transition from s_a to s_b , the y -variables in σ will not assume any value y_σ which might be assumed during another

transition, say from state s_c to state s_d , under input I_k where state s_d is assigned a y_j value different from state s_b .

Therefore, all the states whose y variables in σ are assigned a value that might be assumed by during the transition from s_a to

s_b have their next states in the same block of τ_{y_j} as state s_b . Hence all the vectors

that may be assumed the y -variables in during the transition from y^a to y^b will yield a unique value of y_j . This is true

for all transitions under any input vector I_k . Hence $y_j = f_j(\sigma, I_k)$. Q.E.D.

REFERENCES

- [1] J.T. Butler and A.S. Wojcik, Guest editors' comments, IEEE transactions on Computers, Vol. C-30, No. 9, 1981.
- [2] A.S. Wojcik, Relationships between Post and Boolean algebras with application to multi-valued switching theory, Coordinated Science Laboratory Report R-512, University of Illinois, Urbana, 1971.
- [3] S.J. Sheafor, The design of multiple-valued asynchronous sequential circuits Ph.D. Thesis, University of Illinois, Urbana, Illinois, 1974.
- [4] A.S. Wojcik, On the design of three-valued asynchronous modules, Proceedings of the Seventh International Symposium on Multiple-Valued Logic, Charlotte, North Carolina, May, 1977.
- [5] M. Davio, and J. - P. Deschamps, "Synthesis of Discrete Functions Using I^2L Technology," IEEE Transactions on Computers, Vol. C-30, No. 9, 1981
- [6] K.C. Smith, Circuits of multiple-valued logic -- a tutorial and application, Proceedings of the Sixth International Symposium on Multiple-Valued Logic, Logan, Utah, 1976.
- [7] T. Dao, K. Russell, D. Preedy, and E.J. McClausky, Multilevel I^2L with threshold gates, paper presented at the International Solid-State Circuits Conference, Philadelphia, PA., 1977.
- [8] T.Dao, The year of multi-valued circuit realizations, lecture presented at the Seventh International Symposium on Multiple-Valued Logic, Charlotte, North Carolina, 1977.
- [9] J. Hartmanis, On the state assignment problem for sequential machines-I, IRE Transactions on Electronic Computers. Vol. EC-10, No. 2 (1961), 157-165.
- [10] R.E. Stearns and J. Hartmanis, On the state assignment problem for sequential machines-II, IRE Transactions on Electronic.
- [11] J. Hartmanis and R.E. Stearns, Pair algebra and its application on automata, Information and Control, Vol. 7, No. 4 (1964), 485-507.
- [12] J. Hartmanis and R.E. Stearns, Algebraic Structure Theory of Sequential Machines, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1966.
- [13] P. Weiner and E.J. Smith, Optimization of reduced dependencies for synchronous sequential machines, IEEE Transaction on Electronic Computers, Vol. C-16, No. 12 (1967), 835-847.
- [14] C.J. Tan, P.R. Menon, and A.D. Friedman, Structural Simplification and decomposition of asynchronous sequential circuits, IEEE Transactions on Electronic Computers, Vol. C-18, No. 9 (1969), 803-838.
- [15] A.D. Friedman and P.R. Memnon, Theory and Design of Switching Circuits Computer Science Press, Inc., Woodland Hills, California, 1975.
- [16] S.H. Unger, Asynchronous Sequential Switching Circuits, John Wiley and Sons, Inc., New York, 1969.
- [17] A.S. Wojcik, Multi-valued asynchronous sequential circuits, Proceedings of the 1974 International Symposium on Multiple-Valued Logic, Morgantown, West Virginia, 1974.
- [18] T.C. Yang, The decomposition of multi-valued sequential machines, Ph.D. Thesis, Illinois Institute of Technology, Chicago, Illinois, 1977.

AD P 002327

A PREPROCESSING PROCEDURE METHOD IN TERNARY CLAUSE SELECTION

Shigeru IMANISHI and Noriaki MURANAKA

Faculty of Engineering, Kansai University
Yamate-cho 3-3-35, Suita-shi, Osaka, 564 Japan

ABSTRACT

We present an extension of the preprocessing procedure method used in the binary clause selection to the ternary clause selection. This extension is called a ternary preprocessing procedure method. When we make use of the ternary preprocessing procedure in the ternary clause selection, we can reduce a tree size. That is useful in a ternary prime implicant generation. We discuss the experimental results comparing the ternary clause selection and the ternary clause selection using the ternary preprocessing procedure.

I. INTRODUCTION

Slagle et al.[2] discuss a new algorithm for generating the prime implicants using semantic tree. In Slagle's method, a given logic function is expressed by a product-of-sum form. Literals in each logic sum term form a clause and a set of clauses corresponds to a given logic function. Slagle's method is extended to a clause selection by Kambayashi et al.[3], which is very useful in the prime implicant generation of binary logic function. A preprocessing procedure which is used in the clause selection is efficient because reductions of clauses in the set and literals included in clauses lead to reducing a tree size in the clause selection. The clause selection is extended to a ternary prime implicant generation. This extension is called a ternary clause selection[4,5].

Therefore in this paper, we present an extension of the preprocessing procedure to

the ternary clause selection. The extension is called a ternary preprocessing procedure method (TPPM).

A ternary logic function is expressed in a product-of-sum form using coincidence functions [1]. Literals contained in each logic sum term form a clause. A set consists of clauses. When we make use of the TPPM in this set, we can reduce a tree size, which consists of nodes, branches, remaining clauses, success nodes, and failure nodes. This reduction leads to reducing operation procedures in a process of ternary prime implicant generation. We discuss the experimental results comparing the ternary clause selection and the ternary clause selection using the TPPM.

II. A TERNARY PREPROCESSING PROCEDURE METHOD

II.1 A PRODUCT-OF-SUM FORM

A ternary variable takes on the truth value 0, 1 or 2. A product-of-sum form for a ternary n-variable logic function $F(x_1, x_2, \dots, x_j, \dots, x_n)$ (F , in short) using coincidence functions of Table 1 is as follows:[1]

$$\begin{aligned}
F = & \{ F(0,0,\dots,0) \vee I_0(x_1) \vee I_0(x_2) \\
& \dots \vee I_0(x_n) \} \\
& \cdot \{ F(1,0,\dots,0) \vee I_1(x_1) \vee I_0(x_2) \\
& \dots \vee I_0(x_n) \} \\
& \cdot \{ F(2,0,\dots,0) \vee I_2(x_1) \vee I_0(x_2) \\
& \dots \vee I_0(x_n) \} \\
& \dots \\
& \cdot \{ F(2,2,\dots,2) \vee I_2(x_1) \vee I_2(x_2) \\
& \dots \vee I_2(x_n) \}
\end{aligned} \tag{1}$$

where \vee and \cdot are logic sum and logic product, respectively. $F=1$, $I_0(x_j)$, $I_1(x_j)$, and $I_2(x_j)$ are called literals.

Table 1 The coincidence functions $I_k(x_j)$

x_j	$I_0(x_j)$ 002 = x_j	$I_1(x_j)$ 202 = x_j	$I_2(x_j)$ 220 = x_j
0	0	2	2
1	2	0	2
2	2	2	0

II.2 A TERNARY PREPROCESSING PROCEDURE

A given ternary logic function is expressed by a product-of-sum form of Eq.(1) using literals. Literals contained in each logic sum term form a clause. If there exists a clause having literal 1, the clause is rewritten in other form, which is expressed by assistant-coincidence functions ($I_{VIk}(x_j)$) called literals of Table 2 as shown the following.

$$\begin{aligned}
 & (1 \vee I_p(x_u) \vee I_q(x_v) \vee I_r(x_w) \vee \dots) \\
 & = ((I_{VIp}(x_u)) \vee (I_{VIq}(x_v)) \\
 & \quad \vee (I_{VIr}(x_w)) \vee \dots) ; \\
 & \quad p, q, r = 0, 1, 2 \quad (2)
 \end{aligned}$$

Table 2 The assistant-coincidence functions ($I_{VIk}(x_j)$)

x_j	$(I_{VI0}(x_j))$ 122 = x_j	$(I_{VI1}(x_j))$ 212 = x_j	$(I_{VI2}(x_j))$ 221 = x_j
0	1	2	2
1	2	1	2
2	2	2	1

Therefore, literals which constitute clause's elements are as follows.

$$\begin{aligned}
 & \text{If } F(k_1, k_2, \dots, k_n) = 0, \\
 & \quad I_{k_1}(x_1), I_{k_2}(x_2), \dots, I_{k_n}(x_n) \\
 & \text{If } F(k_1, k_2, \dots, k_n) = 1, \\
 & \quad (I_{VIk_1}(x_1)), (I_{VIk_2}(x_2)), \dots, \\
 & \quad (I_{VIk_n}(x_n)) \\
 & \text{If } F(k_1, k_2, \dots, k_n) = 2, \\
 & \quad \text{we don't make a clause.}
 \end{aligned} \quad (3)$$

The clauses are elements of a set. Consider the following identities in the set.

$$\begin{aligned}
 & (I_p(x_j) \vee A) (I_q(x_j) \vee A) (I_r(x_j) \vee A) = A \quad (4) \\
 & (I_p(x_j) \vee A) (I_q(x_j) \vee A) ((I_{VIr}(x_j)) \vee B) \\
 & \quad = 1 \cdot I_p(x_j) I_q(x_j) \vee A \\
 & \quad = I_p(x_j) I_q(x_j) \vee A \\
 & \quad = (I_p(x_j) \vee A) (I_q(x_j) \vee A) \cdot B \quad (5)
 \end{aligned}$$

$$\begin{aligned}
 & (I_p(x_j) \vee A) ((I_{VIq}(x_j)) \vee B) \\
 & \quad \cdot ((I_{VIr}(x_j)) \vee B) \\
 & \quad = 1 \cdot I_p(x_j) \vee A = (I_p(x_j) \vee A) \cdot B \quad (6) \\
 & ((I_{VIp}(x_j)) \vee B) ((I_{VIq}(x_j)) \vee B) \\
 & \quad \cdot ((I_{VIr}(x_j)) \vee B) = B \quad (7)
 \end{aligned}$$

Where

$$\begin{aligned}
 & A = I_k(x_1) \vee I_k(x_2) \vee \dots \vee I_k(x_s) \dots ; \\
 & B = (I_{VIk}(x_1)) \vee (I_{VIk}(x_2)) \vee \dots \\
 & \quad \vee (I_{VIk}(x_s)) \vee \dots ; \\
 & I_p(x_j) I_q(x_j) I_r(x_j) = 0 \\
 & p, q, r, k = 0, 1, 2 \quad ; p \neq q \neq r \neq p \quad ; \\
 & j, s = 1, 2, \dots \quad ; j \neq s
 \end{aligned}$$

We will make use of Eq.(4)-Eq.(7) in an algorithm of the TPPM.

III. AN ALGORITHM OF THE TERNARY PREPROCESSING PROCEDURE

III.1 AN ALGORITHM

In order to reduce a tree size in ternary clause selection, an algorithm used in TPPM is presented. In the algorithm, a ternary logic function is given by a truth table. Let us explain the algorithm beginning at Procedure 1.

Procedure 1 We examine in the truth table whether a TPPM is available or not.
 Procedure 1-(1) When we trace on a group of three function values corresponding

to $I_0(x_j)$, $I_1(x_j)$ and $I_2(x_j)$ for a logic variable x_j in the truth table, if a sum of the number of function value 0 and 1 in the group is three, we choose one out of the following combinations.

function values

0	0	0	-----	three 0's
0	0	1	-----	two 0's and one 1
0	1	0		
1	0	0		
1	1	0	-----	two 1's and one 0
1	0	1		
0	1	1		
1	1	1	-----	three 1's

In the above figure, 0 or 1 is function value of the group given by the truth table.

Procedure 1-(2) If the sum in the group in Procedure 1-(1) isn't three, we can neglect the group because the group has one or more of the function value 2 and we can't use a preprocessing.

And, we must trace on a next group.

Procedure 2 For the combination of three function values in the group obtained by Procedure 1-(1), we perform the following procedures.

Procedure 2-(1) If all of the function values in the group are 0, we can delete any two clauses out of the three clauses and the literal $I_k(x_j)$ for the variable x_j in the remaining clause due to Eq.4.

Procedure 2-(2) If all of the function values in the group are 1, we can delete any two clauses out of the three clauses and the literal $(\neg I_k(x_j))$ for the variable x_j in the remaining clause due to Eq.7.

Procedure 2-(3) If the function values in the group are 0 or 1, we have the following procedures.

Procedure 2-(3a) If there are one 0 and two 1's, the 0's clause is left as it is and, $(\neg I_1(x_j))$ and $(\neg I_2(x_j))$ in the

1's clauses are deleted due to Eq.6.

Procedure 2-(3b) If there are two 0's and one 1, the 0's clauses are left as they are and $(\neg I_1(x_j))$ in the 1's clause is deleted due to Eq.5.

Procedure 3 Procedure 1 and Procedure 2 are repeated in all of the groups in the truth table.

Procedure 4 When Procedure 1-Procedure 3 have finished, we obtain a semantic tree's root (a node), which consists of the all of the remaining clauses. Here, the algorithm has finished.

Procedure 5 Next, the ternary clause selection is applied to the node.

III.2 AN EXAMPLE OF THE TERNARY PREPROCESSING PROCEDURE

Let us consider a two variable function (x,y) given in Table 3. We obtain a node which is used as a semantic tree's root as follows.

Table 3 A two variable function $f(x,y)$

y	0 0 0	1 1 1	2 2 2
x	0 1 2	0 1 2	0 1 2
f	0 0 0	0 1 1	0 2 2

The following set of clauses in the ternary clause selection is directly obtained from Table 3.

$$\left\{ \begin{array}{l} \{ I_0(x) \vee I_0(y) \} \\ \{ I_1(x) \vee I_0(y) \} \\ \{ I_2(x) \vee I_0(y) \} \\ \{ I_0(x) \vee I_1(y) \} \\ \{ (\neg I_1(x)) \vee (\neg I_1(y)) \} \\ \{ (\neg I_2(x)) \vee (\neg I_1(y)) \} \\ \{ I_0(x) \vee I_2(y) \} \end{array} \right\}$$

Let us use the TPPM to this node. Then, when Procedure 2-(1) is performed for the variable x , we obtain the following clause $[I_0(y)]$.

$$\left\{ \begin{array}{l} [I_0(x) \vee I_0(y)] \\ [I_1(x) \vee I_0(y)] \\ [I_2(x) \vee I_0(y)] \end{array} \right\} - [I_0(y)]$$

Again, when Procedure 2-(3b) is performed for the variable x , we obtain the following clauses $[I_0(x) \vee I_1(y)]$ and $[I_1 \vee I_1(y)]$.

$$\left\{ \begin{array}{l} [I_0(x) \vee I_1(y)] \\ [(I_1 \vee I_1(x)) \vee (I_1 \vee I_1(y))] \\ [(I_1 \vee I_2(x)) \vee (I_1 \vee I_1(y))] \end{array} \right\} - [I_0(x) \vee I_1(y)], [(I_1 \vee I_1(y))]$$

Furthermore, when the Procedure 2-(1) is performed for the variable y , we obtain the following clause $[I_0(x)]$.

$$\left\{ \begin{array}{l} [I_0(x) \vee I_0(y)] \\ [I_0(x) \vee I_1(y)] \\ [I_0(x) \vee I_2(y)] \end{array} \right\} - [I_0(x)]$$

Therefore, the node as the semantic tree's root is as follows.

$$\left\{ \begin{array}{l} [I_0(y)] \\ [I_0(x)] \\ [(I_1 \vee I_1(y))] \end{array} \right\}$$

Then, we apply the ternary clause selection method [4,5] of Procedure 5 to this node as shown in Fig.1.

From Fig.1, the following implicant is obtained. This is the prime implicant.

$$x^{022} y^{022} z^{212} = x^{022} y^{012}$$

IV. DISCUSSIONS

We have discussed the TPPM used in the ternary clause selection for the two or three variable functions given in the truth table of Table 4. The algorithm has been programmed on a FACOM-160F system using FORTRAN. The experiments of the two or three variable functions are shown in Table 5 or Table 6.




Fig.1-A ternary clause selection with the ternary preprocessing procedure method

From these tables, it is shown that the TPPMs are efficient for the functions of F1, F2, F4, F5, G1, G2, G3, G5, G6 and G8 because the number of the branches, the remaining clauses, the failure nodes, and the non-prime implicants in the functions are reduced. In addition, we conjecture that the each sum function has the longest computation time of all of the two or three variable functions.

V. CONCLUSION

We have presented the ternary preprocessing procedure method used in the ternary clause selection. The ternary preprocessing procedure can be useful in the ternary prime implicant generation.

ACKNOWLEDGMENTS

The authors wish to thank Prof. Hiroaki Terada of Osaka University for his helpful comments. Additional thanks go to the referees for their invaluable suggestions and comments which contributed significantly to the improvement of this paper.

Table 4 Truth tables of the ternary two or three variable functions

F1	F2	F3	F4	F5	F6	F7	F8	F9
x	y	Sum	Carry	And	Or	0,1	1,2	2,0
0	0	0	0	0	0	0	1	2
0	1	1	0	0	1	1	2	0
0	2	2	0	0	2	0	1	2
1	0	1	0	0	1	1	2	0
1	1	2	0	1	1	0	1	2
1	2	0	1	1	2	1	2	0
2	0	2	0	0	2	0	1	2
2	1	0	1	1	2	1	2	0
2	2	1	1	2	2	0	1	2

G1	x	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2
G2	y	0 0 0 1 1 1 2 2 2 0 0 0 1 1 1 2 2 2 0 0 0 1 1 1 2 2 2
G3	z	0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2
G4	Sum	0 1 2 1 2 0 2 0 1 1 2 0 2 0 1 0 1 2 2 0 1 0 1 2 1 2 1 2 0
G5	Carry	0 0 0 0 0 1 0 1 1 0 0 1 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 2
G6	And	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 1 1 0 1 2
G7	Or	0 1 2 1 1 2 2 2 2 1 1 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2
G8	0, 1	0 1 0 1 0 1 0 0 0 1 0 1 0 0 0 0 1 1 0 0 0 0 1 0 1 0 0
G9	1, 2	1 1 2 1 2 1 2 1 1 1 2 1 2 1 1 1 1 2 2 1 1 1 1 2 1 2 1
G10	2, 0	0 0 2 0 2 0 2 0 0 0 2 0 2 0 0 0 0 2 2 0 0 0 0 2 0 2 0

Table 5 Experiments'1

functions	F1	F2	F3	F4	F5	F6	F7	F8	F9
branches (A)	9 2	9 2	18 18	11 7	10 4	10 10	15 13	12 12	8 8
remaining clauses (B)	12 1	12 1	22 22	28 11	19 6	6 6	33 29	11 11	9 9
failure nodes (C)	1 0	1 0	0 0	1 0	2 0	0 0	1 0	0 0	0 0
implicants (D)	4 1	4 1	6 6	2 2	3 1	6 6	3 3	6 6	3 3
non-prime implicants (E)	3 0	3 0	0 0	0 0	2 0	2 2	1 1	4 4	1 1
prime implicants (F)	1 1	1 1	6 6	2 2	1 1	4 4	2 2	2 2	2 2
total computation time (ms) (G)	44 19	43 19	80 80	61 40	51 26	49 52	73 68	53 55	37 38

upper : ternary clause selection
lower : ternary clause selection using ternary preprocessing procedure

Table 6 Experiments' 2

	G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
(A)	32 2	32 2	32 2	93 93	80 33	35 6	36 36	53 35	80 80	44 44
(B)	90 1	90 1	90 1	198 198	199 73	163 15	27 27	242 111	139 139	139 139
(C)	3 0	3 0	3 0	0 0	1 0	9 0	0 0	9 1	0 0	0 0
(D)	15 1	15 1	15 1	27 27	34 7	10 1	24 24	7 7	45 45	9 9
(E)	14 0	14 0	14 0	0 0	27 0	9 0	15 15	0 0	36 36	0 0
(F)	1	1	1	27	7	1	9	7	9	9
(G)	323 35	307 35	313 37	862 866	817 237	485 69	251 254	700 343	663 636	412 425

upper : ternary clause selection
lower : ternary clause selection using ternary preprocessing procedure

REFERENCES

- [1] Porat, D.I.: "Three-valued digital systems", Proc. IEE., Vol.116, No.6, pp.947-954 (June 1969).
- [2] Slagle, J.R., Chang, C.L. and Lee, R.C.: "A new algorithm for generating prime implicants", IEEE Trans. Comput., C-19, pp.304-310 (Feb. 1970).
- [3] Kambayashi, Y., Okada, K. and Yajima, S.: "Prime implicant generation of logic functions using clause selection method", Trans. IECE Japan, J62-D, 2, pp.89-96 (Feb. 1979).
- [4] Imanishi, S. and Muranaka, N.: "Applications of clause selection method to ternary logical functions", Research Institute of Mathematical Science, Kyoto University, Kookyuroku [Multiple-valued logic and its applications], No.455, pp.94-107 (March 1982).
- [5] Imanishi, S. and Muranaka, N.: "Applications of clause selection method to ternary prime implicant generation", Trans. IECE Japan, J65-D, 7, pp.89-96 (July 1982).

Samuel C. Lee and Krayim Santrakul

School of Electrical Engineering and Computer Science
University of Oklahoma
Norman, Oklahoma 73019

ABSTRACT

In this paper a structured design of subsystems of an MV LSI/VLSI chip with built-in testing capability is presented. This structured design which uses multiplexers and DFF's is obtained through the use of a tree-structured ASM chart. Since these circuits are highly structured and the procedure for obtaining the circuit values of the design from the ASM chart is rather straightforward and systematic, this design process may be adapted for automation.

A Multiple-Valued Built-In Block Observation (MVBILBO) is proposed. This circuit replaces the DFF's of a subsystem and provides the subsystem with the necessary hardware for having three operation modes: (1) basic system operation mode which provides the normal function of the DFF's, (2) Level Sensitive Scan Design (LSSD) operation mode which allows us to augment testing by controlling inputs and internal states and easily examining internal state behavior, and (3) Signature Analysis (SA) operation mode which can provide pseudorandom inputs to a subsystem to obtain a signature analysis test of the subsystem. By using these three operation modes of MVBILBO, two test generation/verification procedures are presented. One is for checking subsystems and the other for checking the complete circuit.

Both the design and testing methods are completely general and applicable to any MV LSI/VLSI chip design and testing.

1. Introduction

Recently, binary integrated circuit technology has moved from LSI to VLSI. This increase in gate count has brought a decrease in gate cost along with improvements in performance. All these attributes of VLSI are welcome by the industry. However, the problem never adequately solved by LSI is still with us and getting much worse: the problem of determining in a cost effective way, whether a component, module or board has been manufactured correctly [1-4]. It is known [5] that there are two major facets of the testing problem: test generation and test verification. Test generation is the process of enumerating stimuli for a circuit which will demonstrate its correct operation. Test verification is the process of proving that a set of tests are effective toward this end. It was

also pointed out that due to their size and complexity, a complete exhaustive deterministic verification of an LSI, even for the binary logic, is almost impossible [5].

The design for testability techniques are divided into two categories [6]. The first category is that of the ad hoc technique for solving the testing problem. These techniques solve a problem only for a given design and are not generally applicable to all designs. This is contrasted with the second category of structured approaches. These techniques are generally applicable and usually involve a set of design rules by which designs are implemented. The objective of a structured approach is to reduce the sequential complexity of a network to aid test generation and test verification.

A considerable number of papers on the design for testability for LSI/VLSI have been published in the literature [7,8,9]. Among them the Level Sensitive Scan Design (LSSD) approach [7], Signature Analysis (SA) [8] and the Built-In Logic Block Observation (BILBO) [9] have received most attention. The LSSD technique [7] enhances both controllability and observability, allowing us to augment testing by controlling inputs and internal states and easily examining internal state behavior. The SA technique [8] is heavily reliant on planning done in the design stage and the key is to design a network which can stimulate itself. The BILBO approach [9] has ability to separate the network into combinational and sequential parts, and has the attribute of SA that is employing linear feedback shift registers.

Recently, a growing interest in the design of the multiple-valued digital system leads us to believe that sooner or later this technology will also move to LSI/VLSI. The objective of this paper is to find a MV LSI/VLSI design technique which has the following features:

- (1) A simple and systematic design procedure, adaptable for automation.
- (2) A module-based circuit structure so that the parallel (simultaneous) testing of all modules at each level may be applied.
- (3) A Built-in logic block for circuit testing included in each subsystem.

- (4) Both the exhaustive (deterministic) and random (sample) testings offered by the built-in testing logic hardware so that the format may be used for checking relatively small logic blocks and the latter for checking larger logic blocks.
- (5) A hierarchical testing procedure that can not only detect the faults in the circuit, if any, but also locate them within modules.

A summary of the paper by section is as follows. Section 2 presents a structured MV LSI/VLSI subsystem design using ASM chart. The built-in testing logic circuit is described in section 3. The test generation/verification of MV LSI/VLSI is presented in Section 4.

2. Structured Design of MV LSI/VLSI

In this section a structured design of MV LSI/VLSI using ASM chart [10,11,12,13] is presented. Since one of our objectives is to find a simple and systematic scheme for designing highly structured MV LSI/VLSI, no function minimization in this discussion will be considered. This method starts with describing the design using a tree-structured ASM chart as shown in Fig. 1, which is to be realized by a highly structured multiplexers/DFP's circuit of Fig. 2. From these two diagrams we see that the input values of the multiplexers of the circuit in Fig. 2 can be found directly from the ASM chart of Fig. 1 and thus this design process can be automated by a computer. This process is best illustrated by an example. Without loss of generality, consider the ASM chart of Fig. 3 where the 3-valued logic is used. The realization of this chart is shown in Fig. 4. The input values to the multiplexers of Fig. 4 are obtained from the state variables, and transition paths from one state to another indicated on the ASM chart. For example, the values of 1 and 2 at the inputs of the first multiplexers of the two blocks are obtained from the state variable values $q_1 = 1$ and $q_2 = 2$ of the final state ⑥ of the transition path from state ① to state ⑥ as indicated in dark line. The rest of input values to the multiplexers are found in a similar manner. Both multiplexers and DFF's of this design can be realized by I²L [14]

3. Design of Multiple-Valued Built-In Logic Block Observation (MVBILBO) circuit

Before presenting MVBILBO, several MV logic gates and flip-flops which will be used in the construction of MVBILBO, are first introduced

AND operation:	$x + y = \max(x,y)$
OR operation:	$x \cdot y = \min(x,y)$
NOT operation	$\bar{x} = p - x$ where $p = m-1$
NOR operation:	$\overline{x + y} = p - \max(x,y)$
NAND operation:	$\overline{x \cdot y} = p - \min(x,y)$
EXCLUSIVE-OR operation:	$x \oplus y = x-y $

In this paper the same circuit symbols used in the binary gate are adopted for the MV circuit and the MV flip-flops to be used in the MVBILBO are D-flip-flops [12]. Fig. 5(a) shows an MVBILBO circuit. Z_i are the outputs from the combinational multiplexer circuit, Q_i are the state variables, C_1 and C_2 are control lines, S_{IN} and S_{OUT} are data scan in and data scan out, respectively. This circuit has three modes of operation controlled by the two control lines C_1 and C_2 .

- (1) Basic System operation mode ($C_1C_2=pp$). When $C_1C_2=pp$, the MVBILBO of Fig. 5(a) will be reduced to the circuit shown in Fig 5(b). Under this operation the Z_i values are loaded into D_i , and the outputs are available on Q_i for system operation. This would be normal register function.
- (2) LSSD operation mode ($C_1C_2=00$). When $C_1C_2=00$, the MVBILBO register takes on the form of a linear shift register as shown in Fig. 5(c). Data scan-in input to the left, through some NOT gates, and basically lining up the registers into a single scan path, until the data scan-out is reached.
- (3) Signature analysis operation mode ($C_1C_2=p0$).

When $C_1C_2=p0$ in this mode, MVBILBO register takes on the attributes of a linear feedback shift register of a maximal length with multiple linear inputs. If inputs to the MVBILBO registers, Z_i can be controlled to fixed values. Under this mode of operation, the MVBILBO will output a sequence of patterns which are very close to random patterns. They will be used in the signature analysis of MV LSI/VLSI circuit which is discussed in the next section.

A subsystem may be divided into two parts: multiplexer (combinational) circuit and DFF (memory) circuit (see Fig. 6(a)). In order for subsystem to be testable, the DFF circuit part is replaced by MVBILBO as shown in Fig. 6(b). This provides the subsystem with built-in testing capability.

4. Test Generation/Verification of MV LSI/VLSI

In this section, two efficient test generation/verification procedures are presented. One is the LSSD which is to be applied to relatively small circuits whose inputs and outputs are accessible to the test engineer and the other is the signature analysis which is mainly for testing large subsystems and LSI/VLSI circuits.

The testing of an MV LSI/VLSI involves the following two major parts:

A. Test of subsystems

This test is conducted at the end of the fabrication of the subsystems and before they are

interconnected together. Either a LSSD or a signature analysis test will be used depending on the size of the subsystem being tested.

a. The LSSD test

This is an exhaustive and deterministic test of the subsystem. The test procedure is as follows:

Step 1: Apply a set of input values I_i to the inputs of the subsystem (we assume that both its inputs and outputs are accessible to the test engineer)

Step 2: Set $C_1C_2=00$. Scan in an initial internal state (q_1, \dots, q_n) through the data scan-in input terminal (S_{IN}).

Step 3: Set $C_1C_2=pp$. Record the outputs and compare them with prestored expected output values.

Step 4: Keep the input values I_i fixed and set $C_1C_2=00$. Scan in another internal state (q_1, \dots, q_n) through the S_{IN} and at the same time record the outputs (Q_1, \dots, Q_n) from the S_{OUT} compare this set of values with prestored expected next-state values.

Step 5: Repeat steps 2-4 until all the states are exhausted.

Step 6: Repeat steps 1-5 for all possible values of inputs.

b. The signature analysis test

In this case where the size of the subsystem is too large for an LSSD test; a signature analysis test is then recommended. Fig. 8 represents a subsystem where I_i are the system inputs which are accessible from chip pins J_j are internal inputs from other subsystems. This test method consists of the following steps:

Step 1: Set $C_1C_2=00$. Scan in the initial internal state (q_1, \dots, q_n) through the data scan-in input terminal.

Step 2: Apply a set of values to the chip pins I_i .

Step 3. By setting $C_1C_2=p0$, where $p=m-1$, the MVBILBO will generate a set of pseudorandom numbers which are fed to the J_j inputs internally as shown in Fig. 7.

Step 4: Set $C_1C_2=pp$, namely making MVBILBO operate in its basic system operation mode, to produce the next state values (Q_k) .

Step 5: Repeat steps 3 and 4 N times to ensure that the subsystem is thorough checked under the fixed system inputs I_i and random input J_j .

Step 6: Set $C_1C_2=00$ and shift in a new set of internal state variables (q_1, \dots, q_n) . At the same record the shift-out data set (Q_k) from the scan-out (S_{OUT})

and compare it as a signature with a set of prestored expected next state values. If they are identical, it means that the subsystem has passed this portion of the test and is ready to receive the next test; otherwise a fault of this portion of the circuit has been detected.

Step 7: Apply a new set of I_i and go to steps 3, 4, and then 5.

Step 8: Repeat step 6 and 7 until the subsystem is checked for a sufficient large number of different sets of I_i and Q_k .

Note that to shorten testing time, parallel testings of these subsystems are recommended whenever possible.

B. Test of the MV LSI/VLSI Circuit

After all the subsystems are tested and proven to be faultless, they will then be interconnected together. All the MVBILBO's of the subsystems will be connected serially, that is, a scan-out terminal will be connected to the scan-in terminal of one of its adjacent subsystems and the first (last) scan-in (scan-out) terminal is connected to the scan-in (scan-out) pin of the chip.

Since the number of tests needed for a complete exhaustive test of the MV LSI/VLSI chip using the LSSD method is astronomical, a random signature analysis test is used instead. The way to conduct such a test is similar to the one described above, except there will be no internal inputs (J_j) and all the input values for the I_i will be the random numbers generated by the MVBILBO (see Fig. 8). Let N_i be the number of tests applied to the subsystem i for each set of fixed values of I_i . The recommended number of tests applied to the entire circuit for a set of fixed value of I_i is $N_1 \times N_2 \dots \times N_s$ or larger, where s denotes the number of subsystems of the MV LSI/VLSI circuit.

5. Conclusion

A completely general synthesis procedure for realizing any multiple-valued sequential logic using a structured MV circuit with multiplexers/DFF's and built-in testing logic hardware has been presented. Two efficient test generation/verification procedures, the LSSD and the signature analysis, are recommended. The LSSD is recommended for checking relatively small circuitry (subsystem) and signature analysis for checking LSI/VLSI circuit. Both the synthesis and testing procedures are suitable for machine automation.

REFERENCES

1. M.A. Breuer, ED., Diagnosis and Reliable Design of Digital Systems. Woodland Hills, CA: Computer Science Press, 1976.
2. S. Bisset, "Exhaustive Testing of Microprocessors and Related Devices: A practical Solution," in Dig. 1977 Semiconductor Test Symp., Oct., 1977, pp. 38-41.
3. R. A. Frohwerk, "Signature Analysis: A new digital fields service method," Hewlett-Packard J., May, 1977, pp. 2-8.
4. C.W. Weller, "An Engineering Approach to IC Test System Maintenance," in Dig. 1977 Semiconductor Test Symp., Oct. 1977, pp. 144-145.
5. T.W. Williams and K.P. Parker, "Design for Testability: A Survey," IEEE Trans. on Comp., Vol. C-31, No. 1 Jan., 1982, pp. 2-15.
6. T.W. Williams and K.P. Parker, "Testing Logic Networks and Design for Testability," Computer, Oct., 1979, pp. 9-21.
7. E.B. Eichelberger and T.W. Williams, "A Logic Design Structure for LSI Testability," J. Design Automation Fault-Tolerant Comput., Vol. 2, May 1978, pp. 165-178.
8. H.J. Nadig, "Signature Analysis: Concepts, examples, and guide lines," Hewlett-Packard J. May 1977, pp. 15-21.
9. B. Koenemann, J. Mucha, and G. Zwiehoff, "Built-In Logic Block Observation Techniques," in Dig. 1979 Test conf., Oct. 1979, pp. 37-41.
10. C.R. Clare, Designing Logic Systems Using State Machines, McGraw-Hill, New York, 1973.
11. S.C. Lee, Digital Circuits and Logic Design, Prentice-Hall Inc., Englewood Cliffs, New Jersey, 1976.
12. D. Winkel and F. Prosser, The Art of Digital Design: An introduction to Top-Down Design, Prentice Hall 1980.
13. W.S. Wojciechowski, "Structured Digital Systems Design in Multiple-Valued Logic," Proc. the Twelfth Intn. Symp. on Multiple-Valued Logic, Paris, France, 1982.
14. J. H. Pugsley and C.B. Silio, Jr., "Some l^2 circuitis for Multiple-Valued Logic," Proc. the Eight Intn. Symp. on Multiple-Valued Logic, Rosemont, Ill., 1978, pp. 23-31.
15. M.S. Wills, "A Behavioral Model and Triggering Modes for MVL R-flops," Proc. the Eight Intn. Symp. on Multiple-Valued Logic, Rosemont, Ill., 1978, pp. 226-234.




Fig.1 A tree structured ASM Chart




Fig. 2 A highly structured multiplexers/DFF's circuit realization.




Fig. 3 An example of 3-valued ASM chart




Fig. 4 The multiplexers/DFF's circuit realization of the ASM chart of Fig. 3.






Fig. 5 (a) A MVBILBO circuit

(b) MVBILBO basic system operation mode ($C_1, C_2 = pp$)



(c) MVBILBO LSSD operation mode ($C_1, C_2 = 00$)



(d) MVBILBO signature analysis operation mode ($C_1, C_2 = p0$)




Fig. 6 (a) A subsystem
 (b) A subsystem with its DFF circuit replaced by an MVBILBO




Fig. 7 Test generation/verification for a subsystem




Fig. 8 Test generation/verification for a complete MV LSI/VLSI circuit.

Session 1B
Philosophy I

AXIOMATIC CHARACTERIZATION AND COMPARATIVE ANALYSIS

OF

PREFERENCE ON DESIRABILITY AND POSSIBILITY

by Osamu KATAI and Sousuke IWAI

Dept. of Precision Mechanics, Faculty of Engineering
Kyoto University, Sakyo-ku, Kyoto 606, JAPAN

ABSTRACT

A complete axiomatic system which characterizes the preference relations (the relation of comparative desirability or comparative possibility in different cases) under Maximin (Minimax), Maximax, Bayesian, Probabilistic, Plausibilistic and Fuzzy theoretic evaluations is introduced. A set of theses on preference relations is presented, and their validity is tested under the different systems. Based on these results, the commonalities and peculiarities of the preference relations are elucidated and a systematic way of identifying the underlying evaluation method of arbitrarily given preference data is constructed.

1. INTRODUCTION

We will characterize various evaluation methods for desirability or possibility of cases under uncertainty.

We will proceed by introducing certain axiomatic systems which are characteristic of these methods. More precisely, we will clarify the general laws of comparison between different cases (i.e., the laws of comparative desirability or possibility) which are summarized by axiomatic systems known as "preference logic"^{1,2}.

We will consider here *Maximin (Minimax)*, *Maximax* and *Bayesian* evaluations of desirability, *Probabilistic* and *Plausibilistic* evaluations of possibility, as well as Fuzzy theoretic evaluation for which both interpretations are possible. *Maximax* evaluation refers to the extreme case (the most optimistic case) of Hurwiczian evaluation and also is regarded as an evaluation of possibility³. *Plausibility* was first introduced by Rescher⁴ and provides a systematic and rigorous evaluation of truthfulness (credibility) of cases (represented as propositions), by which reasoning under hypotheses becomes possible.

2. PREFERENCE LOGICS AXIOMATIC SYSTEMS CLARIFYING COMPARATIVE DESIRABILITY OR POSSIBILITY

In the following, we will adopt the following principle that every case will be specified as a proposition's being true. Let us compare the desirability or possibility of a case where

the proposition, say p , is true with that of another case where the proposition, say q , is true. This line of approach for the comparative analysis of desirability was first adopted by Jeffrey¹ and Rescher².

Maximin Preference Logic

Comparison of desirability by Maximin method is based on the evaluation of each case as the minimum value of states within the case. Suppose, for instance, that we have to take into account three fundamental propositions, say p , q and r , for specifying states, and we have eight states from $w_1 = p \wedge q \wedge r$ (the state in which p , q and r are true) to $w_8 = \sim p \wedge \sim q \wedge \sim r$ (neither of them being true). We will call each of these states a "possible world". Let $V(w_i) (i=1, 2, \dots, 8)$ be the evaluation of the possible world w_i . Then $V(p)$, the evaluation of the case of p 's being true, is given as $\text{Min} \{V(p \wedge q \wedge r), V(p \wedge q \wedge \sim r), V(p \wedge \sim q \wedge r), V(p \wedge \sim q \wedge \sim r)\}$.

If $V(p) \geq V(q)$, i.e., the case of p 's being true is "more preferable" (more desirable) or "equivalent" to the case of q 's being true, then we have a preference relation "R" between propositions p and q written as

$$p R q.$$

Also, strict preference relation "P" and indifference relation "I" are defined as

$$p P q \equiv p R q \wedge \sim (q R p)$$

$$p I q \equiv p R q \wedge q R p.$$

In the following, we will clarify the general laws to which relation "R" is subject. First, it should be noted that we have

$$\text{if } \vdash^* A \rightarrow B, \text{ then } A R B$$

for arbitrary propositions A and B , where $\vdash^* C$ means that proposition C is valid in the propositional calculus (PC). Also, it is clear that under arbitrary truth value assignments

$$\forall w_i, i = 0 (\text{false}) \text{ or } 1 (\text{true}) \text{ for all } w_i.$$

$A R B$ means that $A \rightarrow B$ is true. Hence, it is to be expected that binary relations between propositions have properties similar to those of implicational relation " \rightarrow " as represented by theorems of propositional calculus as follows: $\vdash^* (p \rightarrow q) \rightarrow (q \rightarrow (p \wedge q))$ (*connectedness*), $\vdash^* ((p \rightarrow q) \wedge (q \rightarrow r)) \rightarrow (p \rightarrow r)$ (*transitivity*), $\vdash^* (p \rightarrow q) \rightarrow (p \rightarrow (p \vee r))$ (*disjunctive continuity*), $\vdash^* (p \rightarrow q) \rightarrow ((p \wedge r) \rightarrow q)$ (*conjunctive continuity*), $\vdash^* (p \rightarrow q) \rightarrow ((\sim q) \rightarrow \sim p)$ (*contraposibility*), etc.⁵

In the sequel, we will focus our attention on the following general laws (theses) regarding R, some of which were introduced by von Wright, Chisholm & Sosa et al² in their logico-philosophical analysis of preference. We will clarify which of them are valid under various evaluations of desirability or possibility as mentioned in the introduction. From these analyses we can construct an axiomatic system for the preference relations under each evaluation method, by which means the characterization and comparison of preference relations may be elucidated.

List of Theses

1. $p R q \vee q R p$ (connectedness)
2. $p R q \wedge q R r \rightarrow p R r$ (transitivity)
3. $(p \vee q) R p$ (positive disjunctive monotony)
4. $p R (p \vee q)$ (negative disjunctive monotony)
5. $p R q \rightarrow (p \vee r) R (q \vee r)$ (disjunctive continuity)
- 5'. 5 holds provided that

$$\vdash^* r \equiv p \text{ or } \vdash^* r \equiv q, \text{ and } \vdash^* \sim (p \wedge q)$$
 (or equivalently,

$$\left(\begin{array}{l} p R (\sim p \wedge q) \rightarrow p R (p \vee q) \text{ and} \\ (\sim p \wedge q) R p \rightarrow (p \vee q) R p \end{array} \right)$$
- 5''. 5 holds provided that

$$\vdash^* \sim (r \wedge p) \text{ and } \vdash^* \sim (r \wedge q)$$
 (or equivalently

$$\left(\begin{array}{l} (p \wedge \sim r) R (q \wedge \sim r) \rightarrow (p \vee r) R (q \vee r) \end{array} \right)$$
6. $p R q \rightarrow (p \wedge r) R (q \wedge r)$ (conjunctive continuity)
- 6'. 6 holds provided that

$$\vdash^* (p \wedge \sim r) \equiv (q \wedge \sim r)$$
 (or equivalently

$$\left(\begin{array}{l} (p \vee r) R (q \vee r) \rightarrow (p \wedge \sim r) R (q \wedge \sim r) \end{array} \right)$$
7. $p R (p \vee q) \rightarrow p R (\sim p \wedge q)$ (right subtractability)
8. $(p \vee q) R p \rightarrow (\sim p \wedge q) R p$ (left subtractability)
9. $(\sim p) R (\sim q) \rightarrow q R p$ (contraposability)
10. $p I (p \vee p)$ (idempotency)
11. $(p \vee q) I (q \vee p)$ (disjunctive commutativity)
12. $(\sim \sim p) I p$ (double negation)
13. $(\sim p) R p \wedge q R (\sim q) \rightarrow q R p$ (order linearity)
14. $p R q \rightarrow (p \wedge r) R (q \wedge r) \vee (p \wedge \sim r) R (q \wedge \sim r)$ (weak conjunctive continuity)
15. $(p \vee q) R p \vee (p \vee q) R q$ (weak positive disjunctive monotony)
16. $(q \wedge r) R p \rightarrow q R p \vee r R p$ (left extensibility)
17. $q R p \vee r R p \rightarrow (q \vee r) R p$ (left mergeability)
18. $p R q \wedge p R r \rightarrow p R (q \vee r)$ (right mergeability)
19. $p R q \rightarrow (p \wedge \sim q) R (\sim p \wedge q)$ (continuity on symmetric difference)
20. $(q \vee r) R p \rightarrow q R p \vee r R p$ (left separability)
21. $(p \vee \sim p) I (q \vee \sim q)$ (indifference of tautologous cases)

It is not difficult to show that valid theses under Maximin evaluation are 1, 2, 4, 5, 5', 5'', 8, 10, 11, 12, 13, 14, 15, 18,

20 and 21. For instance, thesis 5 is easily verified by noting that

$$V(p \vee r) \equiv \min \{V(w_i) \mid p \vee r \text{ is true in } w_i\} \\ = \min \{V(p), V(r)\}.$$

Counter example for thesis 6 is given as

$$V(w_i) = 2 \text{ for any } w_i \text{ where both } q \text{ and } r \text{ are true.} \\ V(w_i) = 1 \text{ for the other possible world } w_i\text{'s.}$$

It is clear in this case that $V(p) = V(q) = V(p \wedge r) = 1$ while $V(q \wedge r) = 2$, which contradicts thesis 6.

Next, we search for the minimal set of theses from which all the valid theses are derivable. Of course, we presume the following rules of inference together with the axiomatic system of PC (propositional calculus).

rule 1 (rule of substitution)

If $\vdash A$, then we have $\vdash A'$, where A' is obtained from A by replacing some occurrences of a propositional variable with a well-formed formula (proposition) in PC.

rule 2 (rule of tautologous indifference)

If $\vdash^* A \equiv B$, then we have $\vdash A I B$.

It is clear that thesis 5' and 5'' follow from 5; 8 from 4, 10-12 from from PC; 13 from 2 and 5; 14 from 1, 2, 4 and 5; 15 from 1 and 5; 18 from 2 and 5; 20 from 2 and 4; and 21 from rule 2. For instance, thesis 13 is verified as

$$\vdash q R (\sim q) \xrightarrow{5} (q \vee q) R (\sim q \vee q) \xrightarrow{10} q R (\sim q \vee q), \text{ and} \\ \vdash (\sim p) R p \xrightarrow{5} (\sim p \vee p) R (p \vee p) \xrightarrow{10} (\sim p \vee p) R p, \text{ and hence} \\ \vdash q R (\sim q) \wedge (\sim p) R p \xrightarrow{\text{rule 2}} q R (\sim q \vee q) \wedge (\sim p \vee p) R p \xrightarrow{2} q R p$$

Moreover, it is not difficult to show that theses 1, 2, 4 and 5 and rules 1 and 2 together with the axiomatic system of PC constitute a complete axiomatic system for the preference logic under Maximin evaluation of desirability. Namely, it is possible to derive every valid thesis (laws regarding preference relations) from this system.

[Axiomatic System of Maximin Preference Logic]

- Axioms:
1. $\vdash p R q \vee q R p$ (connectedness)
 2. $\vdash p R q \wedge q R r \rightarrow p R r$ (transitivity)
 4. $\vdash p R (p \vee q)$ (negative disjunctive monotony)
 5. $\vdash p R q \rightarrow (p \vee r) R (q \vee r)$ (disjunctive continuity)

- Rules:
- rule 1 (rule of substitution)
 - rule 2 (rule of tautologous indifference)
- (together with the axiomatic system of PC).

Maximax Preference Logic

We proceed to Maximax preference logic which is based on the evaluation of desirability of a case by the maximum value of states within the case. Namely,

$$V(A) = \max_{w_i \in W(A)} V(w_i),$$

where

$$W(A) = \{w_i \mid A \text{ is true in } w_i\}.$$

Let $V(w_i)$ denote $\neg V(w_i)$ for all w_i 's. Then it is obvious that $V(A)$ (in Maximin evaluation) is equal to $\neg V(A)$ (in Maximax evaluation) for an arbitrary proposition A. Hence $A R' B$ in Maximin preference based on V' is equivalent to $B R A$ in Maximax preference based on V . Thus we obtain a complete axiomatic system of Maximax preference logic (together with the axiomatic system of PC) as follows:

[Axiomatic System of Maximax Preference Logic]

- Axioms: 1. $\vdash p R q \vee q R p$ (connectedness)
 2. $\vdash p R q \wedge q R r \rightarrow p R r$ (transitivity)
 3. $\vdash (p \vee q) R p$ (positive disjunctive transitivity)
 5. $\vdash p R q \rightarrow (p \vee r) R (q \vee r)$ (disjunctive continuity)
 Rules: rule 1 (rule of substitution)
 rule 2 (rule of tautologous indifference)

Bayesian Preference Logic

The preference logic under Bayesian evaluation of desirability was first examined by Saito⁶ who succeeded the researches of Jeffrey and Rescher^{1, 2}. Saito's conjectural axiomatic system is composed of axioms 1, 2, 5', 7 and 8 and rules 1 and 2 together with PC. Based on Jeffrey's characterization theorem⁷ on Bayesian evaluation, we can verify that Saito's system is complete provided that the number of fundamental propositions is finite (i.e., when we have only a finite number of possible worlds) and with no possible world having a zero probability. Hence we have

[Axiomatic System of Bayesian Preference Logic]

- Axioms: 1. $\vdash p R q \vee q R p$ (connectedness)
 2. $\vdash p R q \wedge q R r \rightarrow p R r$ (transitivity)
 5'. $\vdash p R (\sim p \wedge q) \rightarrow p R (p \vee q)$ (disjunctive continuity)
 $\vdash (\sim p \wedge q) R p \rightarrow (p \vee q) R p$
 7. $\vdash p R (p \vee q) \rightarrow p R (\sim p \wedge q)$ (right subtractability)
 8. $\vdash (p \vee q) R p \rightarrow (\sim p \wedge q) R p$ (left subtractability)
 Rules: rule 1 (rule of substitution)
 rule 2 (rule of tautologous indifference)

Next, we proceed to the preference logic on possibility evaluation which clarifies the more possible (probable or plausible) case between two alternatives.

Probabilistic Preference Logic

First, we examine the preference logic under probabilistic evaluation of possibility, i.e.,

$$V(A) = \text{Prob.}(A) = \sum_{w_i \in W(A)} V(w_i),$$

where $V(w_i)$ is the probability of world w_i 's being true. According to the results of Fishburn⁸, we can show that the following system (together with PC) constitutes a complete axiomatic system for the finitary case (i.e., the case where we have only a finite number of possible worlds).

[Axiomatic System of Probabilistic Preference Logic]

- Axioms: 1. $\vdash p R q \vee q R p$ (connectedness)
 2. $\vdash p R q \wedge q R r \rightarrow p R r$ (transitivity)
 3. $\vdash (p \vee q) R p$ (positive disjunctive monotony)
 5''. $\vdash (p \wedge \sim r) R (q \wedge \sim r)$
 $\rightarrow (p \vee r) R (q \vee r)$ (disjunctive continuity)
 6'. $\vdash (p \vee r) R (q \vee r) \rightarrow (p \wedge \sim r) R (q \wedge \sim r)$ (conjunctive continuity)
 Rules: rule 1 (rule of substitution)
 rule 2 (rule of tautologous indifference)

Plausibilistic Preference Logic

"Plausibility" evaluates the possibilities of cases (propositions) being true through the notion of "modal category", that is, an increasing sequence $M_0, M_1, \dots, M_1, \dots, M_n$ of sets of propositions (in PC) which satisfy the following conditions⁴:

- i) $A \in M_0$ iff $\vdash^* A$.
- ii) if $A \in M_i$, then $A \in M_j$ for $j \geq i$.
- iii) M_1 : a set of mutually consistent propositions.
- iv) for any i , if $A \in M_i$ and $\vdash^* A \rightarrow B$, then $B \in M_i$.
- v) for any A , there exists i such that $A \in M_i$.
- vi) for any i , if $A, A' \in M_i$, then $A \wedge A' \in M_i$.

The propositions in M_0 (i.e., PC tautologies) have the highest plausibility, and those in M_1, M_0 have the second highest and so on. Hence the preference logic in this case is given as

$$A R B \text{ iff } \min \{ i \mid A \in M_i \} \geq \min \{ j \mid B \in M_j \}.$$

By introducing an increasing sequence of sets of possible world given as

$$W_i \triangleq \bigcap_{A \in M_i} W(A) \quad i = 0, 1, 2, \dots, n,$$

we can show that

$$A \in M_j \text{ iff } W(A) \supseteq W_j, \text{ for any proposition (of PC) } A \text{ and for any } i.$$

Moreover, we can verify that the converse also holds. Namely, if we have an increasing sequence W_0, W_1, W_2, \dots of sets of possible worlds, the sequence M_0, M_1, M_2, \dots given above, i.e.,

$$M_i \triangleq \{ A \mid W(A) \supseteq W_i \},$$

satisfies condition i) vi). Attributing value $V(w_k) = i$ to the possible world w_k 's in $W_i \setminus W_{i-1}$ (where W_{-1} is set as \emptyset), we can show that

$$A R B \text{ iff } V(\sim A) \leq V(\sim B)$$

for arbitrary propositions A and B, where V is assumed to be evaluated by Maximax method, i.e.,

$$V(A) = \max_{w_i \in W(A)} V(w_i).$$

Hence we arrive at the relation that

$$A R B \text{ iff } (\sim B) R' (\sim A),$$

where R' is a Maximax preference relation. It follows from the axiomatic system of Maximax preference logic that the following system constitutes a complete axiomatic system

for Plausibility preference (of course, we must presume the axiomatic system of PC).

[Axiomatic System of Plausibilistic Preference Logic]

- Axioms: 1. $\vdash p R q \vee q R p$ (connectedness)
 2. $\vdash p R q \wedge q R r \rightarrow p R r$ (transitivity)
 3. $\vdash (p \vee q) R p$ (positive disjunctive monotony)
 6. $\vdash p R q \rightarrow (p \wedge r) R (q \wedge r)$ (conjunctive continuity)

- Rules: rule 1 (rule of substitution)
 rule 2 (rule of tautologous indifference)

3. $\vdash (p \vee q) R p$ (positive disjunctive monotony)
 5. $\vdash p R q \rightarrow (p \vee r) R (q \vee r)$ (disjunctive continuity)
 9. $\vdash (\sim p) R (\sim q) \rightarrow q R p$ (contraposability)
 10. $\vdash p I (p \vee p)$ (idempotency)
 11. $\vdash (p \vee q) I (q \vee p)$ (disjunctive commutativity)
 12. $\vdash (\sim \sim p) R p$ (double negation)
 Rule: rule 1 (rule of substitution)

3. COMPARATIVE ANALYSES OF THE PREFERENCE LOGICS

Fuzzy Preference Logic

We have clarified various preference relations based on Maximin, Maximax, Bayesian, Probabilistic and Plausibilistic evaluation of possible world. Fuzzy theoretic evaluation of propositions, on the other hand, does not refer to the possible worlds, but applies directly to the evaluation (desirability or possibility) of propositions themselves^{9, 10}.

In the following, we will confine ourselves to the evaluation of propositions without implications (for, in Fuzzy logic, $A \rightarrow B$ is not equivalent to $\sim A \vee B$, and involves another aspect of preference logics which is beyond the scope of the present paper). In this case, the evaluation laws for logical connectives are given as

$$V(A \wedge B) = \min \{V(A), V(B)\},$$

$$V(A \vee B) = \max \{V(A), V(B)\}, \text{ and}$$

$$V(\sim A) = 1 - V(A).$$

It can be readily seen that all the theses in the list except 4, 8 and 21 are valid, and that rule 2 is inapplicable here. Also by referring to the axiomatic system of PC, it can be verified that the following system (together with PC) constitute a complete axiomatic system of Fuzzy theoretic preference.

[Axiomatic System of Fuzzy Preference Logic]

- Axioms: 1. $\vdash p R q \vee q R p$ (connectedness)
 2. $\vdash p R q \wedge q R r \rightarrow p R r$ (transitivity)

By examining the validity of each thesis in the list by the above mentioned axiomatic systems or by constructing counter examples of the thesis, as shown in the discussion of Maximin preference logic, we can obtain the validity results summarized in Table 1, where the double circle \odot represents the valid theses adopted as axioms and the open circle \circ represents the valid theses (theorems) in each of the preference logics.

First of all, it should be noted that theses 1 and 2 are the common axioms and show that each preference relation is a total order.

As mentioned in the introduction, Bayesian and Maximin evaluation can be regarded as an evaluation of desirability in the strict sense (i.e., they cannot be regarded as evaluations of possibility). Also, Probability and Plausibility are notions concerned only with possibility. Maximax and Fuzzy theoretic evaluations, however, are concerned with both sides. Hence, thesis 8 (left subtractability) characterizes the desirability preferences in the strict sense, whereas thesis 5' (disjunctive continuity) characterizes them in the broad sense. Also, theses 3 (positive disjunctive monotony), 16 (left extensibility) and 17 (left mergeability) characterize the possibilistic preferences in the broad sense. On the other hand, there is no thesis characterizing the latter in the strict sense (although 6', conjunctive continuity, and 19, continuity on symmetric difference, characterize Probabilistic, Plausibilistic and Fuzzy theoretic preferences).

From the Table, the peculiarities and commonalities char-

Theses/Rules	1	2	3	4	5	5'	5''	6	6'	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	t1	t2	
Bayes	\odot	\odot				\odot				\odot	\odot		\circ	\circ	\circ	\circ								\circ	\odot	\odot	
Maximin	\odot	\odot		\odot	\odot	\circ	\circ				\circ		\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ		\circ	\circ	\circ	\odot	\odot
Maximax	\odot	\odot	\odot		\odot	\circ	\circ			\circ			\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ		\circ	\circ	\odot	\odot	
Fuzzy	\odot	\odot	\odot		\odot	\circ	\circ	\circ	\circ	\circ		\odot	\odot	\odot	\odot	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ		\odot	
Probability	\odot	\odot	\odot				\odot		\odot	\circ		\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ		\circ		\odot	\odot	
Plausibility	\odot	\odot	\odot					\odot	\circ	\circ			\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ		\circ		\odot	\odot	

Table 1. Validity of the theses and rules 1 and 2 of inference under each preference logic.

racteristic of each preference can be noted. As for the former, for instance, theses 4 (negative disjunctive monotony) and 7 (right subtractability) characterize Maximin preference from the others; 14 (weak conjunctive continuity) and 15 (weak positive disjunctive monotony) do Bayesian preference from the others; and Rule 2 (rule of tautologous indifference) and 21 (indifference of tautologous cases) are characteristic of Fuzzy preference.

As for the commonalities among the preferences, for instance, theses 5 (disjunctive continuity), 18 (right mergeability) and 20 (left separability) are commonly valid in Maximin, Maximax and Fuzzy preferences. Also, thesis 9 (contraposition) is common to both Fuzzy and Probability preferences.

Suppose that we are given a set of preference relations (data) such as $\{A_1RA_2, A_3PA_4, A_5IA_6, \dots\}$ where A_i 's are propositions (of PC) specifying cases, and we wish to search for compatible interpretations of the relations, i.e., we want to identify the basic method of evaluation underlying the data as

Maximin (pessimistic evaluation), Maximax (optimistic evaluation), Bayesian (evaluation by expected utility) and so on. (Here we do not presume that the preference is based on desirability or on possibility, although in practical situations this is usually known beforehand.)

Incompatible interpretations can be detected by discovering counter examples of the preference logics axioms. First, we have to clarify whether or not the data include counter examples of thesis 1 or 2, which are the common axioms to all preference logics. If there is one, we can say that the data are not based on any of the evaluation methods discussed here. If there is none, we then search for the counter examples of theses 3-12, which are the remaining theses adopted as preference logic axioms, in order to clarify further incompatibility (although in practical situations theses 10-12 sometimes denote trivial instances).

One systematic way of conducting this search is shown in Fig. 1, where "yes" ("no") represents that there is at




Fig. 1. A systematic search method for the compatible interpretation of arbitrarily given set of preference relations.

least one (no) counter example of the formula in the box, "X" represents that there is no possible interpretations, and [Maximin], for instance, means that it is possible to interpret the data as being based on Maximin evaluation method. Also, it should be noted that if thesis 1 hold, i.e., if there is no counter example of 1, then we have

$$\sim (p R q) \equiv q R p.$$

Hence, for instance, the negation of thesis 2 can be written as

$$p R q \wedge q R r \wedge r P p.$$

Although not indicated in the Figure, the validity of rule 2 should also be checked, except in the case of [Fuzzy].

4. CONCLUSION

We have clarified a complete axiomatic system describing the preference relation based on each evaluation method of desirability or possibility, and by which we can make analyses of comparative desirability or comparative possibility.

These qualitative analyses, though apprehending only certain aspects of the evaluation methods, enable us to obtain various information useful for the interpretation of data concerning these evaluation methods as discussed in section 3.

REFERENCES

- 1) Jeffrey, R. C.: *The Logic of Decision*, McGraw-Hill (1965).
- 2) Rescher, N.: Semantic foundations for the logic of preference, in N. Rescher (ed.): *The Logic of Decision and Action*, pp. 37-70, Univ. of Pittsburgh Press (1966).
- 3) Schlaifer, R.: *Analysis of Decision under Uncertainty*, McGraw-Hill (1969).
- 4) Rescher, N.: *Hypothetical Reasoning*, pp. 45-56, North-Holland (1964).
- 5) Hilbert, D. and Ackermann, W.: *Grundzüge der Theoretischen Logik*, Springer-Verlag (1949).
- 6) Saito, S.: Semantical considerations on the logic of preference, *Philosophy of Science*, Vol. 7, pp. 117-131 (1974) (in Japanese).
- 7) Jeffrey, R. C.: Axiomatizing the logic of decision, in C. A. Hooker et al. (eds.): *Foundation and Application of Decision Theory*, Vol. 1, pp. 227-231, Reidel (1978).
- 8) Fishburn, P. C.: *Utility Theory for Decision Making*, pp. 194-195, J. Wiley (1969).
- 9) Goguen, J. A.: The logic of inexact concepts, *Synthese*, Vol. 19, pp. 325-373 (1968-9).
- 10) Giles, R.: Łukasiewicz logic and fuzzy set theory, *International Journal of Man-Machine Studies*, Vol. 8, pp. 313-327 (1976).

QUOTIENT ALGEBRAS FOR LOGICS OF IMPRECISION*

Michael Katz

School of Education, Haifa University, Haifa, Israel

1. THREE LOGICAL SYSTEMS

In the 1981 ISMVL (Oklahoma City) I proposed two logical systems to deal with the problem of imprecision and measurement error in science, calling them "the logic of inexactness" and "the logic of approximation" (see [6]). In the 1982 ISMVL (Paris) I showed how to apply the logic of approximation to quantum theory, and how to reduce it, in certain cases, to a third, perhaps simpler, logical system (see [7]). In the 1983 ISMVL (Kyoto) I would like to consider the algebras of these three logical systems.

Let me start by introducing the systems in a manner somewhat different from that in the previous works mentioned above, a manner which, among other things, will enable me to avoid the notion of truth-values.

Our basic ingredients are a formal propositional language, L , and a set, X , of valuations of formulae of L . As is quite common (see, e.g., Dalla Chiara [1]), we think of the valuations as corresponding to "possible worlds" or to "states" of a mechanical system. But our valuations differ from ordinary ones in that they range in $[0,1]$ rather than in $\{0,1\}$. The reason for this is that we perceive the statements of L as being imprecise (perhaps due to measurement errors), and a given valuation estimates the degree of imprecision (or error) of every statement in a given world (or state).

Thus, every valuation is a $[0,1]$ -valued function on the set of formulae of L . Looking at the situation from the "complementary" point of view, every formula of L is a $[0,1]$ -valued function on the set X of valuations. It is this second view that we shall adopt in this paper. In fact, in order to simplify our arguments, we shall assume that every $[0,1]$ -valued function on X is a formula of L .

The language L contains the usual connectives of conjunction (\wedge), disjunction (\vee), impli-

cation (\rightarrow) and negation (\neg). If ψ and θ are formulae of L we stipulate that for every $x \in X$

$$(\psi \wedge \theta)(x) = \max\{\psi(x), \theta(x)\}$$

$$(\psi \vee \theta)(x) = \min\{\psi(x), \theta(x)\}$$

$$(\psi \rightarrow \theta)(x) = \max\{0, \theta(x) - \psi(x)\}$$

$$(\neg\psi)(x) = 1 - \psi(x).$$

These semantic rules reverse the traditional ones of the Łukasiewicz logic. The reversal arises from the replacement of truth-values by degrees of error. Thus in our systems, no error (0) replaces absolute truth and maximal error (1) replaces absolute falsity; conjunctions maximize the error while disjunctions minimize it; the error in an implication statement is measured by the degree to which the error in the consequent exceeds that in the antecedent; and a negation statement is an implication statement in which the error in the consequent is maximal. Some of these ideas are due to Scott ([11], [12]) and are similar to those of Giles in [4] and subsequent papers (as well as in his Comment on [12]).

The rules given above are shared by the three logical systems discussed in this paper. The systems differ from each other in how they handle the notion of deduction.

By a deduction expression we mean an expression of the form $\psi \vdash \theta$ (read: " θ is deducible from ψ ") where ψ and θ are formulae of L . (We shall write $\psi \vdash$ when every formula of L is deducible from ψ , and $\vdash \theta$ when θ is deducible from every formula of L). This notion is easily extendable to the case where we have (finite) sets of formulae of L on the left side, or on both sides, of the symbol \vdash (see Scott [11], Katz [6], [7]), but this extension will not be needed for our purposes here.

In the logic of inexactness (LI) we say that $\psi \vdash \theta$ if the inexactness (i.e., error) in ψ always exceeds that in θ , that is, if for all $x \in X$

$$\psi(x) \geq \theta(x).$$

In the logic of approximation (LA) to be able to deduce θ from ψ is to be able to reduce the error in θ as much as we wish (thus, to approximate exactness as closely as we wish) by making the error in ψ small enough. So we say that $\psi \vdash \theta$

* This paper was written at the Istituto di Cibernetica, Arco Felice, Italy. I am very grateful to Settimo Termini who invited me to the Istituto and whose assistance and advice while I worked there were invaluable. I also acknowledge with gratitude the financial support I received from the Consiglio Nazionale delle Ricerche during my stay in Italy.

if for every ϵ we can find a δ s.t. for all $x \in X$

$$\psi(x) < \delta \Rightarrow \theta(x) < \epsilon .$$

(Here, and in the sequel, ϵ and δ denote positive real numbers, while \Rightarrow denotes implication outside L).

In the third logical system, which we shall denote by LL as deductions in it resemble those in the conventional Łukasiewicz Logic (see, e.g., Smiley's Comment on [12]), we say that $\psi \vdash \theta$ if θ is error-free wherever ψ is error-free, i.e., if for every $x \in X$

$$\psi(x) = 0 \Rightarrow \theta(x) = 0 .$$

If one of the conditions above is satisfied for the formulae ψ and θ we say that the deduction $\psi \vdash \theta$ is valid in the appropriate logic. It is easy to see that every deduction valid in LI is also valid in LA, and every deduction valid in LA is also valid in LL. Simply note that an equivalent definition of $\psi \vdash \theta$ in LI is provided by stipulating that for every ϵ and every x

$$\psi(x) < \epsilon \Rightarrow \theta(x) < \epsilon ,$$

and an equivalent definition of it in LA (see my proof in [7]) can be provided by requiring that for every sequence $\{x_n : 1 \leq n < \infty\}$ of elements of X

$$\lim_{n \rightarrow \infty} \psi(x_n) = 0 \Rightarrow \lim_{n \rightarrow \infty} \theta(x_n) = 0 .$$

Symbolically we express these facts by writing

$$LI \subset LA \subset LL .$$

To see that these are strict inclusions let $X = [1, \infty)$. Then, if $\psi(x) = 1$ for every $x \in X$, we have $\psi \vdash$ in each of the three systems; if $\psi(x) = 1/2$ for every $x \in X$, we have $\psi \vdash$ in LA and LL but not in LI; and if $\psi(x) = 1/x$ for every $x \in X$, we have $\psi \vdash$ only in LL. On the other hand, the three systems agree on $\vdash \theta$; in each of them this is valid if and only if θ is constantly zero over X .

For each of the three logics described in this section it is not hard to see that the relation \equiv defined by

$$(\equiv) \quad \psi \equiv \theta \text{ iff } \psi \vdash \theta \text{ \& } \theta \vdash \psi$$

is an equivalence relation over the set of formulae of L . Thus, we can try to define appropriate operations on the collection of equivalence classes modulo \equiv in order to obtain a quotient algebra (in which \equiv reduces to $=$ and \vdash to a partial order which we shall denote by \leq) and then to investigate the properties of this algebra.

As we shall see in the following section, this is easy to do in the case of LI. However, in the cases of LA and LL there are problems with the definitions of \rightarrow and \neg . In Section 3, we shall give two alternative definitions for these operations in the case of LL and show that one of the

algebras obtained is Boolean and the other "nearly" Heyting. Then, in Section 4, we shall ask how these new operations behave in the case of LA. Concluding remarks will be made in Section 5.

2. THE ALGEBRA OF LI

In the case of LI (\equiv) becomes

$$\psi \equiv \theta \text{ iff } \forall x \in X (\psi(x) = \theta(x)) .$$

Writing $\varphi \in L$ for " φ is a formula of the language L " and denoting by $[\varphi]$ the equivalence class of φ modulo \equiv , we can now define the following operations over the collection, LI/\equiv , of these classes:

$$[\psi] \wedge [\theta] = [\psi \wedge \theta] = \{\varphi \in L : \forall x \in X. \varphi(x) = \max(\psi(x), \theta(x))\}$$

$$[\psi] \vee [\theta] = [\psi \vee \theta] = \{\varphi \in L : \forall x \in X. \varphi(x) = \min(\psi(x), \theta(x))\}$$

$$[\psi] \rightarrow [\theta] = [\psi \rightarrow \theta] = \{\varphi \in L : \forall x \in X. \varphi(x) = \max(0, \theta(x) - \psi(x))\}$$

$$\neg[\psi] = [\neg\psi] = \{\varphi \in L : \forall x \in X. \varphi(x) = 1 - \psi(x)\}$$

This is the well-known method of obtaining algebras of fuzzy sets (see, e.g., De Luca and Termini [2]), and thus most parts of the following theorem are also well known.

Theorem 1. The algebra LI/\equiv , with the operations defined above, is a distributive lattice and for every $\psi, \theta, \chi \in L$ it satisfies

$$(1) \quad \neg\neg[\psi] = [\psi]$$

$$(2) \quad \neg([\psi] \vee [\theta]) = \neg[\psi] \wedge \neg[\theta]$$

$$(3) \quad \neg([\psi] \wedge [\theta]) = \neg[\psi] \vee \neg[\theta]$$

$$(4) \quad ([\psi] \rightarrow [\theta]) \wedge [\theta] = [\theta]$$

$$(5) \quad ([\psi] \rightarrow [\psi]) \wedge [\theta] = [\theta]$$

$$(6) \quad ([\psi] \rightarrow [\theta]) \wedge ([\psi] \rightarrow [\chi]) = [\psi] \rightarrow ([\theta] \wedge [\chi])$$

$$(7) \quad \neg([\psi] \rightarrow [\psi]) \vee [\theta] = [\theta]$$

$$(8) \quad [\psi] \rightarrow \neg([\psi] \rightarrow [\psi]) = \neg[\psi] .$$

The first three laws of this theorem (the "law of double negation" and the "De Morgan laws"), together with the fact that LI/\equiv is a distributive lattice, mean that we have here a De Morgan algebra (see again De Luca and Termini [2]). The remaining five laws (the laws for implication, (4), (5), and (6), and the laws relating implication to negation, (7) and (8)) are all but one of those used in Rasiowa and Sikorski [10], pp. 123-124, to define the notion of a pseudo-Boolean algebra (more often called a Heyting algebra). The one missing law is

$$(9) \quad [\psi] \wedge ([\psi] \rightarrow [\theta]) = [\psi] \wedge [\theta] .$$

In LI we can only prove

$$\psi \wedge \theta \vdash \psi \wedge (\psi \rightarrow \theta) .$$

And LI/\equiv deviates from a Heyting algebra also in that (i) it satisfies the law of double

negation and (ii) it does not satisfy the law of non-contradiction (see the following section).

To conclude this section we define two distinguished elements, t and f , of LI/\equiv by

$$t = \{\varphi \in L : \vdash \varphi\} = \{\varphi \in L : \forall x \in X. \varphi(x) = 0\}$$

$$f = \{\varphi \in L : \varphi \vdash\} = \{\varphi \in L : \forall x \in X. \varphi(x) = 1\},$$

and then we have

Theorem 2: For every formula φ of L

$$(10) \quad f \leq [\varphi] \leq t$$

$$(11) \quad \neg[\varphi] = [\varphi] \rightarrow f$$

$$(12) \quad t \rightarrow [\varphi] = [\varphi].$$

We note that the second of these laws is the one used in the theories of Boolean algebras and pseudo-Boolean algebras to define negation from implication.

3. THE CASE OF LL

In the case of $LL (\equiv)$ becomes

$$\psi \equiv \theta \text{ iff } \forall x \in X (\psi(x) = 0 \text{ iff } \theta(x) = 0)$$

Then we can define the following operations on LL/\equiv .

$$[\psi] \wedge [\theta] = [\psi \wedge \theta] =$$

$$= \{\varphi \in L : \forall x \in X (\varphi(x) = 0 \text{ iff } \max(\psi(x), \theta(x)) = 0)\}$$

$$[\psi] \vee [\theta] = [\psi \vee \theta] =$$

$$= \{\varphi \in L : \forall x \in X (\varphi(x) = 0 \text{ iff } \min(\psi(x), \theta(x)) = 0)\}.$$

But we cannot define $\neg[\psi]$ and $[\psi] \rightarrow [\theta]$ by means of the classes $[\neg\psi]$ and $[\psi \rightarrow \theta]$ since such definitions will depend on the choice of the particular $\psi \in [\psi]$ and $\theta \in [\theta]$.

We shall now suggest two ways of defining the operations \rightarrow and \neg and LL/\equiv . The first one is the following.

$$\neg[\psi] = \{\varphi \in L : \forall x \in X (\varphi(x) = 0 \text{ iff } \psi(x) \neq 0)\}$$

$$[\psi] \rightarrow [\theta] = \neg([\psi] \vee [\theta]) =$$

$$= \{\varphi \in L : \forall x \in X (\varphi(x) = 0 \text{ iff } (\psi(x) \neq 0 \text{ or } \theta(x) = 0))\}$$

To these we add the following definitions of t and f

$$t = \{\varphi \in L : \vdash \varphi\} = \{\varphi \in L : \forall x \in X. \varphi(x) = 0\}$$

$$f = \{\varphi \in L : \varphi \vdash\} = \{\varphi \in L : \forall x \in X. \varphi(x) \neq 0\}$$

and then we have

Theorem 3: The algebra LL/\equiv , with the operations defined above, is a distributive lattice and for every $\psi \in L$ it satisfies

$$(13) \quad [\psi] \wedge \neg[\psi] = f$$

$$(14) \quad [\psi] \vee \neg[\psi] = t.$$

These are the familiar "law of non-contradiction" and "law of excluded middle", and thus we have here a Boolean algebra (which justifies the definition of \rightarrow by \neg and \vee). Hence, as is well known, all the identities (1)-(12) of the preceding section hold in LL/\equiv .

The second way of defining negation in LL/\equiv is by setting, for every $\psi \in L$ (with the t and f of this section),

$$[\psi] = \begin{cases} t & \text{if } \psi \vdash \text{ (i.e., if } \forall x \in X. \psi(x) \neq 0) \\ f & \text{if } \psi \not\vdash \text{ (i.e., if } \exists x \in X. \psi(x) = 0) \end{cases}$$

And two, almost identical, implications can be defined in connection to this negation, as follows,

$$[\psi] \xrightarrow{1} [\theta] = \begin{cases} t & \text{if } \psi \vdash \theta \text{ (i.e., if (a):} \\ & \forall x \in X. \psi(x) = 0 \Rightarrow \theta(x) = 0) \\ [\theta] & \text{if } \psi \not\vdash \theta \text{ (i.e., if (b):} \\ & \exists x \in X. \psi(x) = 0 \ \& \ \theta(x) \neq 0) \end{cases}$$

$$[\psi] \xrightarrow{2} [\theta] = \begin{cases} t & \text{if } \psi \vdash \theta \text{ (i.e., if (a))} \\ [\psi \wedge \theta] & \text{if } \psi \not\vdash \theta \text{ (i.e., if (b)).} \end{cases}$$

Theorem 4: With the new \neg and $\xrightarrow{1}$, LL/\equiv satisfies, for every $\psi, \theta \in L$, (4), (5), (7)-(13). With the new \neg and $\xrightarrow{2}$, LL/\equiv satisfies, for every $\psi, \theta, \chi \in L$, (5)-(13).

The conclusion from this theorem is that we have two algebras here, both very close to a Heyting algebra. The one property missing for LL/\equiv with \neg and $\xrightarrow{1}$ to qualify as a Heyting algebra is (6). The one missing for LL/\equiv with \neg and $\xrightarrow{2}$ is (4). The negation used in both of them has the Heyting algebra properties of satisfying the law of non-contradiction but not the laws of double negation and excluded middle.

4. THE CASE OF LA

In the logic of approximation, LA , (\equiv) becomes

$$\psi \equiv \theta \text{ iff for every sequence } \{x_n : 1 \leq n < \infty\}$$

$$\lim_{n \rightarrow \infty} \psi(x_n) = 0 \iff \lim_{n \rightarrow \infty} \theta(x_n) = 0$$

In the sequel we denote sequences as above by x_n and write $\lim \varphi(x_n)$ for $\lim_{n \rightarrow \infty} \varphi(x_n)$.

The first two operations on LA/\equiv are again easy to define. We set for every $\psi, \theta \in L$

$$[\psi] \wedge [\theta] = [\psi \wedge \theta] =$$

$$= \{\varphi \in L : \forall x_n (\lim \varphi(x_n) = 0 \iff \lim \max(\psi(x_n), \theta(x_n)) = 0)\}$$

$$[\psi] \vee [\theta] = [\psi \vee \theta] =$$

$$= \{\varphi \in L : \forall x_n (\lim \varphi(x_n) = 0 \iff \lim \min(\psi(x_n), \theta(x_n)) = 0)\}$$

Once again the operations \neg and \rightarrow cannot be defined simply by taking the classes $[\neg\psi]$ and $[\psi\rightarrow\theta]$. So let us look at the two proposals of the preceding section and see to what extent they can be applied to the present case.

We start with the first negation operator of the preceding section. When we deal with LA/\equiv , the definition becomes

$$\neg[\psi] = \{\varphi \in L : \forall X_n (\lim \varphi(X_n) = 0 \text{ iff } \lim \psi(X_n) \neq 0)\}.$$

To this we attach the following definitions of \rightarrow and f (while the definition of t remains as in the cases of LI/\equiv and LL/\equiv):

$$[\psi] \rightarrow [\theta] = \{\varphi \in L : \forall X_n (\lim \varphi(X_n) = 0 \text{ iff } (\lim \psi(X_n) \neq 0 \text{ or } \lim \theta(X_n) = 0))\}$$

$$f = \{\varphi \in L : \varphi \vdash\} =$$

$$= \{\varphi \in L : \forall X_n . \lim \varphi(X_n) \neq 0\}.$$

Now, the problem with these definitions is that the elements $\neg[\psi]$ and $[\psi] \rightarrow [\theta]$ do not always exist. For instance, if $X = [1, \infty)$ and $\psi(x) = 1/x$ for every $x \in X$ then $\neg[\psi]$ is undefined, and hence so is $[\psi] \rightarrow [\theta]$ for many θ 's.

The following theorem, whose proof is quite easy, shows what can be recovered from Theorem 3 in the case of LA .

Theorem 5: The algebra LA/\equiv , with the operations defined above, is a distributive lattice. Any element $[\psi]$ of LA/\equiv for which $\neg[\psi]$ exists is Boolean in the sense that (13) and (14) hold for it. The laws (1)-(12) hold in the algebra whenever all the elements involved are defined.

When we move to the second set of negation and implication operations of the preceding section we have, in the case of LA , the following definitions (with t and f of this section):

$$\neg[\psi] = \begin{cases} t & \text{if } \psi \vdash \text{ (i.e., if } \forall X_n . \lim \psi(X_n) \neq 0) \\ f & \text{if } \psi \not\vdash \text{ (i.e., if } \exists X_n . \lim \psi(X_n) = 0) \end{cases}$$

$$[\psi] \overset{\neg}{\rightarrow} [\theta] = \begin{cases} t & \text{if } \psi \vdash \theta \text{ (i.e., if (a)*:} \\ & \forall X_n . \lim \psi(X_n) = 0 \Rightarrow \lim \theta(X_n) = 0) \\ [\theta] & \text{if } \psi \not\vdash \theta \text{ (i.e., if (b)*:} \\ & \exists X_n . \lim \psi(X_n) = 0 \ \& \ \lim \theta(X_n) \neq 0) \end{cases}$$

$$[\psi] \overset{\neg}{\rightarrow} [\theta] = \begin{cases} t & \text{if } \psi \vdash \theta \text{ (i.e., if (a)*)} \\ [\psi \wedge \theta] & \text{if } \psi \not\vdash \theta \text{ (i.e., if (b)*)} \end{cases}$$

The last theorem of this section tells us that with the new operations we have now two "near" Heyting algebras, precisely as in the case of LL/\equiv .

Theorem 6: The algebra LA/\equiv with the new \neg and $\overset{\neg}{\rightarrow}$ (\neg and $\overset{\neg}{\rightarrow}$) satisfies the same laws which are satisfied by LL/\equiv with the \neg and $\overset{\neg}{\rightarrow}$ (\neg and $\overset{\neg}{\rightarrow}$, respectively) of Theorem 4 above.

5. CONCLUDING REMARKS

The results obtained in this paper, while technically not very difficult to prove, are significant from a philosophical point of view. They help us understand the meaning of truth, falsity, negation and implication in our logic of approximation and draw comparisons with other logics.

In this paper, as noted in its second paragraph, we tried to avoid the controversy concerning multiple truth-values, speaking instead about degrees of imprecision. We did define truth and falsity (t and f) terms for each of our algebras, but in the cases of LL/\equiv and LA/\equiv these definitions provide another, more subtle, way around the controversy. In the case of LL/\equiv a formula of L is in f if it has no zero points and in the case of LA/\equiv if it never approaches zero. In both cases (and in the case of LI/\equiv) a formula of L is in t only if it is constantly 0 ("fully true").

Thus, although there is a multitude of degrees of imprecision in LL and LA , we are in line with those (like Miller [8]) who claim that any two statements which are not fully true are equally false. Moreover, a statement which is nowhere fully true is everywhere fully false, regardless of whether the error involved is 0.1 or 1.0. And two formulae coincide, deductively, if they have zeros in the same places (or in the case of LA , approach zero along the same sequences), regardless of what happens in other points (or along other sequences).

In view of these results it seems only natural that our first negation and implication operations, in the cases of LL/\equiv and LA/\equiv , turn out to be Boolean. We would like to add here that it should also come as no surprise that our second definition of negation and implication, in these two cases, lead to structures very close to a Heyting algebra. We find already in Gödel [5] and Dummett [3] that operations like, e.g., our $\overset{\neg}{\rightarrow}$ are studied in connection to systems close to intuitionistic logic.

Finally we note that if we take LA/\equiv (or LL/\equiv) with the two sets of negation and implication operations, we obtain an algebra resembling in some aspects the quasi-pseudo-Boolean algebras used in Rasiowa [9] to characterize "constructive logic with strong negation" and in other aspects the "pluralistic logic" proposed in Dalla Chiara [1] as a formal framework for quantum theory. This ties well with our perception of the logic of approximation as a potential logic for science.

REFERENCES

- [1] Dalla Chiara, M.L., Logical foundations of quantum mechanics, in E. Agazzi (ed.), Modern Logic - A Survey, D. Reidel Publ. Co., Dordrecht, Holland, 1980, 331-351.
- [2] De Luca, A. and Termini, S., Algebraic properties of fuzzy sets, J. Math. Anal. Appl. **40**, 1972, 372-386.
- [3] Dummett, M., A propositional calculus with denumerable matrix, J. Symbolic Logic, **24**, 1959, 97-106.

- [4] Giles, R., A non-classical logic for physics, Studia Logica, 33, 1974, 397-415.
- [5] Gödel, K., Zum intuitionistischen Aussagenkalkül, Ergebn. Math. Kolloq. Heft 4, 1933,40.
- [6] Katz, M., Two systems of multi-valued logic for science, Proceedings of the 11th International Symposium on Multiple-Valued Logic, IEEE Computer Society Press, New York, 1981, 175-182.
- [7] Katz, M., The logic of approximation in quantum theory, J. Phil. Logic, 11, 1982, 215-228.
- [8] Miller, D., The accuracy of predictions, Synthese, 30, 1975, 159-191.
- [9] Rasiowa, H., An Algebraic Approach to Non-Classical Logics, North Holland, Amsterdam, 1974.
- [10] Rasiowa, H., and Sikorski, R., The Mathematics of Metamathematics, PWN, Warsaw, 1963.
- [11] Scott, D., Completeness and axiomatizability in many-valued logic, in L. Henkin et al. (eds.), Proceedings of the Tarski Symposium (Proceedings of Symposia in Pure Mathematics 25), Amer. Math. Soc., Providence, R.I., 188-197.
- [12] Scott, D., Does many-valued logic have any use? in S. Körner (ed.), Philosophy of Logic, Basil Blackwell, Oxford, 1976, 64-95 (including Comments by T.J. Smiley, J.P. Cleave and R. Giles).

AD P 0 0 2 3 3 1

IN THE LABYRINTH OF MANY VALUED LOGICS

"où l'Indécis au Précis se joint"

PAUL VERLAINE

Salvatore GUCCIONE

Istituto di Fisica Teorica
Università di Napoli
N A P O L I , Italy

Settimo TERMINI

Istituto di Cibernetica
del C.N.R.
ARCO FELICE (Napoli), Italy

Roberto TORTORA

Istituto di Matematica
Università di Napoli
N A P O L I , Italy

Introduction

The present paper¹ reviews some aspects of recent developments of *Many-Valued Logics*. It then does not aim at any completeness, rather the analysis presented here endeavours to provide only a possible Ariadne's thread to help the reader to find some paths that seemed to the authors worth following in the *many-valued* Labyrinth of the various types of problems of the subject. Also the bibliography, then, aims at no completeness. The classical book by N. Rescher (1966) will be taken as a background reference together with the bibliography it contains, which is complete up to 1965 and has been updated to 1974 by Wolf (1977).

It is well known that many different systems of many-valued logics have been presented and discussed. Many of the remarks in the paper will refer to a general many-valued system; very often, however, we shall focus our attention on the Łukasiewicz logics (often indicated by Ł). Presently, in fact, these are, among the existing many valued formal systems, the sounder and more sophisticated ones from a logical point of view.

In the following we shall briefly summarize and comment on some "classical" logical results of many valued logics (Section 1). Then, we shall briefly discuss the problem of vagueness in relation to many valued logics and the different attitudes one can have towards it (Section 2). Some views of ours on the problems presented by the analysis of complex systems and on the role played in it by the notions of vagueness and approximation will be briefly presented in Section 3. In the final Section some general epistemological remarks will be presented.

1. Logical Remarks.

We shall deal with two types of problems - "formal" ones (concerning the logical systems themselves) and "informal" ones (relating also to appli-

cations, e.g., to science) - and we want to stress immediately that these two groups of questions are strongly related to each other. Among the formal questions, we recall:

- i) purely syntactical questions as, for instance, the existence of a Deduction Theorem;
- ii) the search for an axiomatization complete with respect to a given semantics (and related questions).

The major syntactical properties of Łukasiewicz propositional systems - as, for instance, the Deduction Theorem - have been carefully investigated (see, e.g., Rosser and Turquette (1952), Rose and Rosser (1958), Guccione, Tortora and Vaccaro (1981), Guccione and Tortora (1982) and the bibliography by Porte (1982)).

Complete axiomatizations have been given for many of these systems: among the papers on this topic we recall Wajsberg (1935), Rosser and Turquette (1952), McNaughton (1951), Rose and Rosser (1958), Meredith (1958), Chang (1958), Rose (1953, 1968, 1978). (For a survey of results about other many valued systems, see, for instance, Rescher (1969), Ackermann (1971), Haack (1974)).

Let us observe that for propositional systems usually no serious semantical problems of *conceptual type* arise. The serious problems, when they arise, are technical ones. For propositional systems, in fact, it is enough to provide a quite elementary formal semantics: namely only a set of designated truth-values together with truth functions for the logical connectives. This is, of course, the natural extension of what is done in the Classical Propositional Calculus when the set {0,1} of truth values and the well known truth tables are provided. Łukasiewicz calculi play a central role, not only since the semantical definition of their primitive connectives is intuitively very natural and a huge number of positive results have been obtained for all the L propositional systems, but also because

interesting problems arise when studying their extensions to the first order predicate calculus. The main question is, of course, that of knowing whether there are sets of axioms (and of inference rules) such that a completeness theorem holds. The problem has been faced by many authors and the two limiting results have been obtained by Rutledge (1959) and Scarpellini (1963). The former has shown that Łukasiewicz's system restricted to monadic predicates is axiomatizable, whilst Scarpellini has shown that the full Ł is not axiomatizable in the specific sense that the set of the wffs of Ł that take always (in every model) the truth value 1 is not recursively enumerable. Intermediate results of weak completeness have been obtained by various authors. We remember here the papers by Belluce and Chang (1963), Hay (1963), Belluce (1964), Chang (1964). The most interesting result can be expressed (see, e.g., Belluce (1964)) as follows:

Let us call $r \in [0,1]$ a weak recursive real number (wrr) if and only if there exist two recursive functions ϕ and ψ such that $\psi(n) > 0$ and $\phi(n) < \psi(n)$ for all n , and $r = \inf_n (\phi(n) + \psi(n))$. Then, calling $D(r)$ the set of wffs of L whose truth values belong always to $[r,1]$, one has that $D(r)$ is or is not recursively enumerable respectively according to whether r is or is not a wrr.

Before moving to informal problems, we want to touch briefly on a question which in the literature of many valued logics is very often discussed but, unfortunately, often stated in a misleading way. The problem has to do with the validity of the principles of contradiction and excluded middle in many valued logics. Let us stress that the previous principles are purely *syntactical*. To state that in a formal system \mathcal{L} the excluded middle holds is equivalent to say that $\vdash_{\mathcal{L}} \alpha \vee \neg \alpha$. To state that in a formal system \mathcal{L} the contradiction principle holds is equivalent to say that $\vdash_{\mathcal{L}} \neg(\alpha \wedge \neg \alpha)$. The principle of excluded middle must not be confused with the so called *bivalence principle*, which on the contrary, is a *semantical* statement on the totality of the wffs of a system. The bivalence principle states that any wff is either true or false. Now it is clear that - by definition - the bivalence principle does not hold in any many valued logical system, but this does not imply that the principle of excluded middle cannot hold in any many valued logic. For instance in the system BL proposed by Sanford (1975) we have that even if "propositions are admitted which have values between 0 and 1, no theorem of classical propositional logic fails" (page 24). The real problem, then, is not to discuss, in abstracto, whether the principle of excluded middle (or of contradiction) fails in a certain many valued logic but whether it is possible to

provide, for this logic, a formal semantics corresponding to a useful informal interpretation (and then, ultimately, a domain of reality which is satisfactorily mapped by the given logical system). And this brings us to the second group of questions.

Let a many valued formal system be given. A critic of the many valued approach would certainly point out that the construction of such a system is nothing more than an initial move since, even if the system is "sound and sufficiently powerful" it is necessary to endow it with an "adequate" semantical apparatus. Suppose now that also this second step has been made, laying down a formal semantics (for instance, some algebraic semantics). This is not enough either: if the construction of a syntactic machinery is criticized for being not very significant, for the same fault one may criticize the couple \langle syntactic machinery, formal semantics \rangle . The latter could be nothing more than a sophisticated game, relevant only within a restricted society of puzzle breakers interested in this particular game. It is necessary to provide an informal interpretation of the formal semantics in order to attach some general interest to the proposed logical system. The satisfaction of this requirement is just one of the major reasons of the usefulness and success of Tarski's and Kripke's semantics.

Well, it is just in relation to these questions that a weakness of many valued logics appears since the answers given to them are not considered satisfactory by many people. This is related both to the justification of the conceptual foundations of these logics and to the justification of their use in scientific theories. On these points see the challenging remarks made by D.Scott in the papers quoted in the bibliography. The title of the second of these papers, "Does Many-Valued Logic Have Any Use?", is truly the central question. We turn to it in the following section².

2. Vagueness and fuzziness.

The notion of *vagueness* will be looked at, here, as a semantical notion, following the point of view that has been expressed by Russell (1923), perhaps for the first time with clarity: words as "vague" "have to do with the relation between a representation and that which it represents. Apart from representation ... there can be no such things as vagueness or precision; things are what they are". Roughly speaking, then, we can call vague all those predicates which have a field of application (better: an extension) intrinsically doubtful. A vague statement, then, will be, for instance, one that contains occurrences of vague predicates. Let us immediately observe that what has been called "intrinsic doubtfulness" must not be confused either with the effective undecidability (in the

sense of the Theory of Recursive Functions) or with notions of probabilistic type or with questions of empirical (practical) undecidability.

Vagueness is in the crossroad of such notions as imprecision of a measure, imprecision of a model, verisimilitude, partial truth, imprecision in the description of complex systems, fuzziness and so on. This is not the place to try to draw a map of the correlations among these various concepts and notions. However, we want to stress that the problems that have been previously mentioned are part of the epistemological debate on the role that precision and imprecision (or vagueness) can play (or, better, do play) in science, particularly in relation to the notions of explication and complexity of a model. All these problems have, perhaps, their focus in the so called Carnap-Popper controversy in which Carnap's position is characterized by a total rejection of vague expressions in scientific language (see, e.g., Carnap (1950), Ch.1) whereas Popper is, at least, more tolerant (see, e.g., Popper (1976)).

One could then ask whether it is better to work on a program of systematic elimination (Eliminating Program) of every vague expression from the scientific discourse or to outline a research program able to cope with the presence of vague expressions by controlling the presence and the use of vagueness (Controlling Program). A very interesting approach following the path of the Eliminating Program is, for instance, the one proposed by Fine (1975). In the following, however, we shall concentrate on works that follow the path of the Controlling Program.

We first note that if one does not follow the point of view of the Eliminating Program, a preliminary problem is the one of finding an adequate logical way of treating vagueness. The presence of vague predicates, in fact, is not always compatible with a straightforward use of the connectives of classical logic (see, e.g., Black (1937)). Many authors agree, as we do, that many valued logics seems an adequate tool - in particular a logic taking the interval $[0,1]$ of the real line as the set of truth values³. In particular - notwithstanding the limitative theorems mentioned in the previous section - Łukasiewicz predicate calculus is widely considered as the most adequate candidate to the role of *Calculus of Vague Predicates*.

Among those who have criticized the use of L are Morgan and Pellettier (1977), whereas Machina (1976) has argued in its favour. We think that Machina's paper is very interesting in the direction previously suggested: among other reasons, since he proposes a set-theoretic semantics for \mathcal{L} . This semantics is developed in the setting of fuzzy set theory (Zadeh, 1965). Another interesting paper which relates Łukasiewicz's logic to fuzzy sets is

due to R. Giles (1975). The line developed by Giles is, however, different. In order to develop a language suitable to the formalization of physical theories, he proposes a non classical logic (defined by means of a dialogue interpretation) which reduces - under some further reasonable assumptions - to the infinite valued \mathcal{L} (Giles, 1974). Giles then in his (1975) constructs a theory of fuzzy sets starting from and in terms of this new logic. The relationship between them is well expressed by his own words: "indeed it is not too much to claim that \mathcal{L} is related to fuzzy set theory exactly as classical logic is related to ordinary set theory". Giles, finally, in this same paper quotes a neglected series of papers (in German) by Klaua "who develops a many valued set theory based on Łukasiewicz logic in a manner similar to (but much more sophisticated than) that adopted" in his own paper.

These last remarks have brought us to two knots of tangled and difficult problems. The first is the sublabyrinth of "set theories" adequate to corresponding many valued logics. The second is the sublabyrinth of the so called *fuzzy logics*. For what regards the former it is outside the aim of the present paper and we refer the reader to the references already quoted and also to Klaua (1966b) and to Gottwald (1976). The second sublabyrinth would also deserve a paper in its own. We shall limit ourselves here to the following brief remarks. The original motivation behind Łukasiewicz many valued logics was of a general philosophical type and only later (see, e.g., the papers by Scott and Katz quoted in the bibliography) the idea arose of using them as theoretical tools for dealing with imprecision, error and approximation. Fuzzy logics, instead, from the start has been characterized as the best candidates for the modelling of inexact, approximate reasoning. Their *rationale*, in fact, as well as the one of fuzzy sets was just to provide tools - set theoretical in the latter case, logical in the former - for dealing immediately with situations whose description was strongly characterized by fuzziness and approximation. A forerunner of the idea of using notions and tools from fuzzy set theory for logically dealing with inexact concepts is J.A. Goguen (1969). A very interesting review is due to B.R. Gaines (1976).

The name *Fuzzy Logics*, however, has to be specifically associated with the proposal by L.A. Zadeh (1975a, 1975b) and R. Bellmann and L.A. Zadeh (1977). There are many innovative points in this program which is really very challenging and new. For instance, the truth values are fuzzy sets representing notions like *true*, *very true*, *more or less true*, etc. The truth values then are not numerical but linguistic; moreover they may be generated by a grammar and interpreted by a semantical rule. The connectives may have a variable meaning

and the inference rules are approximate. However if the program is taken in its full generality it is very difficult both to evaluate by means of classical standards the results obtained and to understand clearly which generalizations are really achieved with respect to classical theories. For some criticism of fuzzy reasoning see the paper by Schemé (1981) and for constructive suggestions for further developments see Skala (1982). Other papers presented also under the heading of "fuzzy logics" can be seen, more specifically, as extensions of Łukasiewicz logics. Among them we can put Pavelka (1979), Albert (1977) and Gottwald (1980).

We have finally to mention two wide groups of people which could be grouped under the names of "British School" and "Barcelona School". For a sample of the work done by the first group see, for instance, Baldwin (1979), Baldwin and Pilsworth (1978), Bandler and Kohout (1980), Kohout and Bandler (1982), Willmott (1981). The main aim of these works has been a careful study of many different logical connectives bearing in mind not only their theoretical interest but also possible applications (which go from the design of industrial plants to medical diagnosis). The Barcelona School centered around Enric Trillas has undertaken a complementary work, namely the characterization of classes of connectives satisfying certain requirements and which are functionally expressible⁵. See Trillas (1982), Trillas, Alsina and Valverde (1982), Trillas, Domingo and Valverde (1981), Trillas and Valverde (1981) and Esteva (1981).

We want finally to mention that extensive work has been done in applying many of these new ideas born out in many valued and fuzzy logics to switching theory. The Proceedings of the previous ISMVL's are the best general reference. Let us specifically mention Mukaidono's study and characterization of "canonical forms" of fuzzy switching functions (see, e.g., his 1980 and the references therein).

3. *Complex Systems and Approximation.*

The above relatively long excursus of the relationship between many valued logics and vagueness and/or fuzziness had not only logical and epistemological aims. The main aim was to wind off our Ariadne's thread through the labyrinth of many valued logics in order to reach the *locus* of Complex Systems. For simplicity we shall refer here to *artificial* complex systems. We then assume (leaving out sophisticated epistemological investigations) that the distinction *natural/artificial* makes sense and interpret it in a naive and intuitive manner.

In our opinion, the admission of fuzziness and vagueness in the modelling of a system, at a *formal level*, has to be justified only on the basis of the possibility of obtaining, in this way, models

of the given system which are better and better from the point of view of handling and explicative power. We do not share, then, the position of those supporters of fuzzy models and fuzzy logics who state that the usefulness of these logics and models springs out from the fact that *the real world is pervaded with approximation and imprecision.*

Vagueness and fuzziness are semantical notions that come out from a discrepancy between "a representation and what it represents", to quote again Russell. Fuzziness and vagueness are then measures of how much a model maps, or does not map, a certain real system or a certain piece of reality (better, the *information* we have on that system or on (that part of) reality). In principle, the best model remains a *crisp, non fuzzy* one, but the crispness has to be the final goal, to be achieved as a result of a real and complete correspondence between the model and the system and not by ad hoc and possibly arbitrary oversimplification of the system. Two main cases that we want to provide as examples of our thesis are the following:

A) Let us suppose that in studying a complex system we are mainly interested in its sophisticated behaviour. Our aim is then to obtain a model of the system as manageable as possible but still able to mirror this behaviour. Models mapping with extreme precision all the real system could be - at the present level of knowledge - too difficult to handle from a mathematical point of view. But even if this would be possible, the price to be paid (measured by some parameter) would be too high relative to the specific purposes.

B) Let us now consider the case in which the real system under study is highly complex so that it is not possible - at the present level of knowledge - to provide a crisp and complete model on the basis of the information actually available. In some cases it could even be dangerous from the point of view of the *explication* to provide a supersimplified model of the system (even if crisp). Such a model, in fact, could fail to represent the real system even under the subsequent addition of further hypotheses (think, for instance, of systems in which non linearity plays an essential role *versus* linear models - however sophisticated - of the same system).

In both cases A and B, vague or fuzzy models could represent, then, *descriptive modalities* of the considered systems more adequate to our requirements not only at a *practical level* but also at the level of *explication*. Let us stress, however, that this is valid only under the additional condition that the inexactness (vagueness, fuzziness) introduced in the model is *controllable with precision at a meta-level*. This means that we should have precise formal explicata of vagueness and fuzziness which one can manage according to the usual and

standard procedures considered scientifically acceptable. For what regards our topic, this means to have many valued logical structures adequate for this purpose. We have already mentioned that the weak completeness results of first order L could be usefully interpreted in this direction. Other relevant and interesting recent results are the ones obtained by Pavelka (1979), which also reinforce the central role played by Łukasiewicz systems.

The leading idea at the root of the present paper is, then, that a *controlled quantity of inexactness* can be useful and suitable not only for a technical study and analysis of some classes of systems but also for their *description/explication* (and so *understanding*) at various levels of complexity. Fundamentally, this is nothing more than a different way of approaching the *notion of approximation* which plays a central role in scientific methodology. Even if this path is different from the classical one, it is not meant to be an alternative but to complement and to play its role in those cases - like the ones outlined - in which it seems more suitable⁶.

The usefulness of facing directly the notion of approximation has been acknowledged in pure mathematics. M. Rabin (1976), e.g., has proposed an interesting notion of "proof" with a certain margin of error, to be used in situations in which an exact proof would be unattainable.

Let us finally mention the challenging topic of considering many valued logic straightforwardly as logic of approximation. We limit ourselves to stressing the interesting work that M. Katz is doing in a series of papers (see, e.g., his 1981 a and b, 1982). In his 1981 b the author develops a semantical analysis of two first order real valued logics. The first (the logic of inexactness) is mainly Scott's version of Łukasiewicz logic, the second (the logic of approximation) is just an attempt to represent mathematically the notion of approaching the truth as near as one wishes. From a mathematical point of view the main results of this logic can be found in his (1982). Finally, in the paper by Guccione and Tortora (1982) the idea of interpreting many valued logic as logic of approximation is related to the new notion of *levels of provability*.

Concluding Remarks.

As we stated in advance, this note aims at no completeness, either about the logical and philosophical problems of many valued logics or about the wellfoundedness of their several applications.

Let us then briefly conclude stressing a central problem of logical nature: the possibility of translating a logical system into another one. Unfortunately, there is little work in this field:

for what regards many valued logics we want to mention - among the few papers we know - Woodruff (1974) and Duff (1979).

We think that further analyses of these problems would be very useful both for the understanding of non classical logical structures and for having a good guide to their applications.

FOOTNOTES

1. The title of the present paper - as well as of the analogous review of Dialectical Logics (Guccione and Tamburrini, 1982) - is inspired by the well known essay "The Labyrinth of Quantum Logics" by Bas van Fraassen (1974). Let us incidentally note a main difference that immediately comes out between Quantum Logics on one side and Many Valued Logics (and Dialectical Logics) on the other side. Quantum Logics - notwithstanding their possible drawbacks - have their referent and are rooted in Quantum Theory, which in its turn - notwithstanding its (minor) drawbacks - is rooted in the large class of empirical facts of the microscopical world it helps to understand. The situation is completely different for many valued logics (and worse for dialectical logics). We are deeply convinced that further developments and applications will show their central importance in all those problems strongly characterized by approximation and incomplete description. However at present it is very difficult to pin out theories (and related domains of empirical phenomena) which show a relationship with many valued logics comparable to the one existing between Quantum Theory and Quantum Logics. (For a counter example, however, see the papers by Skala (1978), Ovchinnikov (1982) and Nurmi (1982).
2. A relevant point not mentioned in the present survey is the problem of identity in many valued logics. See, for instance, Thiele (1958), Gottwald (1983) and - in the context of fuzzy sets - Pultr (1982).
3. Let us recall, for instance, a modal (propositional) system with infinitely many truth values, by Sanford (1975). See also Guccione and Termini (1979) for brief comments on this system and the outline of an alternative proposal.
4. For an interesting analysis of the various ways of using the term "fuzzy logic" see the comprehensive survey by Gottwald (1981).
5. In the setting of the work done in Barcelona it has to be mentioned also the recent doctoral dissertation by Ton Sales (1982) which looks at many valued logics (in their most general sense) as a tool for the logical analysis of imprecision.
6. Among the possible fields of application let us mention Social Sciences. Without entering problems

of evaluation of the results obtained in this area by means of many valued logical structures or of fuzzy models let us refer to the papers by Skala, Ovchinnikov and Nurmi quoted in footnote 1.

ACKNOWLEDGMENTS

Detailed comments by Michael Katz and Sigfried Gottwald on a preliminary version of the present paper have been very helpful.

The work of one of the authors (S. Guccione) has been partly supported by the following Grant: Contratto C.N.R. 81.01683.02.

Bibliography

- Ackermann, R. (1971) - An Introduction to Many-valued Logics. Routledge and Kegan Paul.
- Albert, P. (1977) - The Algebra of Fuzzy Logic. Fuzzy Sets and Systems, 1, 203-230.
- Baldwin, J.F. (1979) - A new Approach to Approximate Reasoning using a Fuzzy Logic. Fuzzy Sets and Systems, 2, 309-326.
- Baldwin, J.F. and B.W. Pilsworth (1978) - Axiomatic Approach to Implication for Approximate Reasoning with Fuzzy Logics. Fuzzy Sets and Systems 3, 193-220.
- Bandler, W.C. and L.J. Kohout (1980) - Semantics of Implication Operators and Fuzzy Relational Products. Int. J. Man-Machine Studies 12, 89-116.
- Belluce, L.P. (1964) - Further Results on Infinite-Valued Predicate Logic. J.S.L. 29, 69-78.
- Belluce, L.P. and C.C. Chang (1963) - A Weak Completeness Theorem for Infinite Valued First Order Logic. J.S.L. 28, 43-50.
- Bellmann, R.E. and L.A. Zadeh (1977) - Local and Fuzzy Logics. In J.M. Dunn and G. Epstein (eds) Modern Uses of Multiple-Valued Logics, 103-165. D. Reidel.
- Black, M. (1937) - Vagueness: An Exercise in Logical Analysis. Phil. of Science 4, 427-455.
- Carnap, R. (1950) - Logical Foundations of Probability. University of Chicago Press.
- Chang, C.C. (1958) - Proof of an Axiom of Łukasiewicz. Trans. Am. Math. Soc. 87, 55-56.
- Chang, C.C. (1964) - Infinite Valued Logic as a Basis for Set Theory. In Y. Bar-Hillel (ed.), Proc. of 1964 Int. Congr. for Logic, Methodology and Phil. of Science, Amsterdam, 93-100.
- Duff, M.J. (1979) - Modal Interpretation of Three-Valued Logics (I and II). Notre Dame J. of Formal Logic, 20.
- Esteve, F. (1981) - On the Form of Negations in Posets. Proc. of the 11th ISMVL, Oklahoma City, 228-231.
- Fine, K. (1975) - Vagueness, Truth and Logic. Synthese, 30, 265-300.
- Gaines, B.R. (1976) - Foundations of Fuzzy Reasoning. Int. J. of Man-Machine Studies 8, 623-668.
- Giles, R. (1974) - A Nonclassical Logic for Physics. Studia Logica 33, 397-415.
- Giles, R. (1975) - Łukasiewicz Logic and Fuzzy-set Theory. Proc. of the 5th ISMVL, 197-211. Also in Int. J. of Man-Machine Studies 8 (1976), 313-327.
- Goguen, J.A. (1969) - The Logic of Inexact Concepts. Synthese 19, 325-373.
- Gottwald, S. (1976) - Untersuchungen zur Mehrwertigen Mengenlehre. Math. Nachr. I: 72, 297-303; II: 74, 329-336; III: 79, 207-217.
- Gottwald, S. (1980) - Fuzzy Propositional Logics. Fuzzy Sets and Systems 3, 181-192.
- Gottwald, S. (1981) - Fuzzy-Mengen und ihre Anwendungen. Ein Überblick. E.I.K. 17, 207-235.
- Gottwald, S. (1983) - Fuzzy Set Theory, Some Aspects of the Early Development. In Skala et al. (eds.), Aspects of Vagueness, D. Reidel (to appear).
- Guccione, S. and G. Tamburrini (1982) - The Labyrinth of Dialectical Logics. Proc. of the 2nd World Conf. on Math. at the Service of Man, 318-321.
- Guccione, S. and S. Termini (1979) - The Modal "Vaguely". Proc. of the 6th Int. Congr. of Logic, Methodology and Phil. of Science, 5, 76-80.
- Guccione, S. and R. Tortora (1982) - Deducibility in Many-Valued Logics. Proc. of the 12th ISMVL, Paris, 117-121.
- Guccione, S., R. Tortora and V. Vaccaro (1981) - Deduction Theorems in Łukasiewicz Propositional Calculi. Rendiconti Sem. Mat. Univ. e Politecn. di Torino 39, 53-65.
- Haack, S. (1974) - Deviant Logic. Cambridge Un. Pre.
- Hay, L.S. (1963) - Axiomatization of the Infinite-Valued Predicate Calculus. J.S.L. 28, 77-86.
- Katz, M. (1981) - Łukasiewicz Logic and the Foundations of Measurement. Studia Logica 40, 209-225.
- Katz, M. (1981) - Two Systems of Multi-Valued Logic for Science. Proc. of the 11th ISMVL, 175-182.
- Katz, M. (1982) - Real-Valued Models with Metric Equality and Uniformly Continuous Predicates. J.S.L. (to appear).
- Klaua, D. (1966) - Über einen zweiten Ansatz zur mehrwertigen Mengenlehre. Monatsb. Deutsch Akad. Wiss.

- Berlin, 8, 161-177.
- Klaauw, D. (1966 b) - Grundbegriffe einer Mehrwertigen Mengenlehre. Monatsb. Deutsch Akad. Wiss. 8, 782-802.
- Kohout, L.J. and W. Bandler (1982) - Axioms for Conditional Inference: Probabilistic and Possibilistic. Proc. 2nd World Conf. on Math. at the Service of Man. Las Palmas, 413-414.
- Machina, K.F. (1976) - Truth, Belief and Vagueness. Journal of Phil. Logic 5, 47-78.
- McNaughton, R. (1951) - A theorem About Infinite Valued Sentential Logic. J.S.L. 16, 1-13.
- Meredith, C.A. (1958) - The Dependence of an Axiom of Łukasiewicz. Trans. A.M.S. 87, 54.
- Morgan, C.G. and F.J. Pelletier (1977) - Some Notes Concerning Fuzzy Logics. Linguistic and Philosophy 1, 79-97.
- Mukaidono, M. (1982) - New Canonical Forms of Fuzzy Switching Functions. Proc. 2nd World Conf. on Math. at the Service of Man. Las Palmas, 520-523.
- Nurmi, H. (1982) - The resolution of Allais Paradox. Stochastica (to appear).
- Ovchinnikov, S. (1982) - Social Choice and Łukasiewicz Logic. Proc. 12th ISMVL (Paris), 163-166.
- Pavelka, J. (1979) - On Fuzzy Logic. Zeitsch. math. Logik und Grundlagen Math. 25, 45-52, 119-134, 447-464.
- Popper, K. - Unended Quest. London, 447-464.
- Porte, J. (1982) - Fifty years of Deduction Theorem. Proc. Herbrand Symposium, Logic Colloquium '81, J. Stern (ed.), North Holland.
- Pultr, A. (1982) - Fuzziness and Fuzzy Equality. Comment. Math. Univ. Carolinae 23, 249-267.
- Rabin, M.O. (1976) - Probabilistic Algorithms. In J.F. Traub (ed), Algorithms and Complexity, 21-40.
- Rescher, N. (1969) - Many-Valued Logic, New York.
- Rose, A. (1953) - A Formalization of an κ_0 -valued propositional calculus. Proc. Cambridge Phil. Soc.
- Rose, A. (1968) - Formalization of some κ_0 -valued Łukasiewicz propositional calculi. Lecture Notes on Math., Springer-Verlag, vol. 70, 269-271.
- Rose, A. (1978) - Formalization of further κ_0 -valued Łukasiewicz propositional calculi. J.S.L. 43, 207-210.
- Rose, A. and Rosser, J.B. (1958) - Fragments of many valued statement calculi. Trans. A.M.S., 87, 1-53.
- Rosser, J.B. and Turquette, A.R. (1952) - Many-valued Logics, North Holland.
- Russell, B. (1923) - Vagueness. Australian Jour. of Philosophy. 1, 84-92.
- Rutledge, J.D. (1959) - A preliminary Inv. of the Infinite Valued Pred. Logic. Ph.D. Th. Cornell Univers.
- Sales, T. (1982) - Contr. to the logical anal. Imprecision (catalan), Ph.D. Th. Polyt. Univ. Barcelona.
- Sanford, D.H. (1975) - Borderline Logic. Am. Phil. Quarterly. 12, 29-39.
- Scarpellini, B. (1963) - Die Nichtaxiom. der unendlich. Logik von Łukasiewicz-Tarski. J.S.L. 27, 19-22.
- Scheffe, P. (1981) - On found. of reasoning with uncertain facts and vague concepts. In Mamdani, Gaines (eds), Fuzzy Reasoning and its Appl., London, 189-216.
- Scott, D.S. (1974) - Completeness and Axiomatizabil. in Many Valued Logic. Proc. Symp. Pure Math. 25, 188-197.
- Scott, D.S. (1976) - Does Many Valued Logic have Any Use? In Körner (ed), Philosophy of Logic, 64-74.
- Skala, H.J. (1978) - Arrow's Impossibility Theorem. In Gottinger and Leinfellner (eds), Decision Theory and Social Ethics. D. Reidel, 215-226.
- Skala, H.J. (1982) - Modelling Vagueness, in Gupta and Sanchez (eds) Fuzzy Inf. and Decision Proc. 101-109.
- Thiele, H. (1958) - Theorie endlich. Łukasiewicz'scher Prädik. Ersten St. Zeitsch. math. Logik 4, 108-142.
- Trillas, E. (1982) - Indistinguishability relations (in catalan) Proc. First Catalan Congr. Mathem. Logic.
- Trillas, E., C. Alsina and Ll. Valverde (1982) - Do we need max, min and 1-j in Fuzzy set Theory? in Yager (ed) Recent Develop. of Fuzzy Set and Possibility Th.
- Trillas, E., X. Domingo and Ll. Valverde (1981) - Pushing Łukasiewicz implic. little further. 11 ISMVL, 233-234.
- Trillas, E. and Ll. Valverde (1981) - Functional Implic. in FST. in Klement (ed) 3rd Sem. Fuzzy sets, 173-190.
- van Fraassen, B.C. (1974) - The Labyrinth of Quantum Logics. B.S.P.S. 13, 224-254.
- Wajsberg, M. (1935) - Beiträge zum metaaussagenkalkül. Monatshefte für Math. und Physik. 42, 221-242.
- Willmott, R. (1981) - Mean measures containment and equality betw. fuzzy sets. Proc. 11th ISMVL, 183-190.
- Wolf, R.G. (1975) - Crit. Survey Many-val. Log. 1966-74. In Dunn, Epstein (eds), Modern uses M.V. Log. 167-323.
- Woodruff, P.W. (1974) - A Modal interpret. of 3-valued Logic. J. Phil. Logic 3, 433-439.
- Zadeh, L.A. (1965) - Fuzzy sets. Inform. Contr. 8, 338-353.
- Zadeh, L.A. (1975a) - Fuzzy Logic and Approximate Reasoning. Synthese 30, 407-428.
- Zadeh, L.A. (1975b) - The Concept of Linguistic Variable and its Application to Approximate Reasoning. Inf. Sc. 8, 199-249, 301-357; 9, 43-80.

Sesion 2A
Circuit and Technology I

PREVIOUS PAGE
IS BLANK

THE NEW METHOD OF IMPLEMENTATION FOR TERNARY LOGIC SYSTEM

LI Meng

GU Wei-Nan

Department of Telecommunication,
Shanghai Institute of Railway Technology, Shanghai, China.

Abstract

In various ternary logic systems, symmetric ternary logic system which satisfies lattice operation is most appropriate. A new method of implementation for ternary logic using COS/MOS circuits is put forward, only one circuit simple structure can construct a ternary logic complete system.

The paper also discusses the possibility of applying this circuit for the implementation of J-OR and J-AND operation. Thus, the implementation for ternary logic system can be greatly simplified.

Introduction

A conventional ternary logic system which satisfies lattice operation constructs a complete system with at least general J-gates and NAND gates. Any ternary function may be expressed as follows in a lattice operation form:

$$F = f(a_1, a_2, \dots, a_n) = \sum_{m=1}^n (\prod_{i \in \{1, 2, \dots, n\}} J_m(x_i)) + 0 \cdot f(a_1, a_2, \dots, a_n) \in \{0, 1\} (\prod_{i \in \{1, 2, \dots, n\}} J_m(x_i))$$

$m \in \{\bar{1}, 0, 1\} \quad i \in \{1, 2, \dots, n\}$

It is obvious that lattice operation needs a large number of J-gates and NAND gates, thus making logic design circuits very complex and expensive. In addition to the complexity of the gates structure and the low noise allowance, it is difficult for the ternary logic system to compete with binary logic system.

A new circuit is put forward in the paper, this circuit of two outputs will construct a complete system its own. Many new simplifying methods developed in the

paper may be used, so that the lattice operation system will be greatly simplified.

II. Definition of symmetric ternary logic system satisfying lattice operation

Symmetric ternary logic system which satisfies lattice operation possesses more advantages than other ternary logic system. Hence, this system is used in the paper.

Logic value are $\bar{1}, 0, 1$. Logic value satisfies the relation: $\bar{1} < 0 < 1$.

The definitions of binary operations are:

sum operation $x + y = \max(x, y)$;

$x, y \in \{\bar{1}, 0, 1\}$

product operation $x \cdot y = \min(x, y)$;

$x, y \in \{\bar{1}, 0, 1\}$

There are more one variable operation, these operation possessed their own circuits. But only some operations must be considered, the others could not be considered in analysis.

J- operation will be replaced by J-AND operation. J-gate can be replaced by J-AND gate. All these definitions are described as follow:

Complement operation:

$$\bar{x} = \begin{cases} \bar{1} & ; & \text{if } x = 1 \\ 0 & ; & \text{if } x = 0 \\ 1 & ; & \text{if } x = \bar{1} \end{cases}$$

Right circular operation:

$$\bar{x} = \begin{cases} 1 & ; & \text{if } x = 0 \\ 0 & ; & \text{if } x = \bar{1} \\ \bar{1} & ; & \text{if } x = 1 \end{cases}$$

Left circular operation:

$$\bar{x} = \begin{cases} \bar{1} & ; & \text{if } x = 0 \\ 0 & ; & \text{if } x = 1 \\ 1 & ; & \text{if } x = \bar{1} \end{cases}$$

J-operation may be described as a truth table below:

J(x) x	J ₁ (x)	J ₀ (x)	J ₁ (x)	J ₁₀ (x)	J ₀₁ (x)	J ₁₁ (x)
$\bar{1}$	1	$\bar{1}$	$\bar{1}$	1	$\bar{1}$	1
0	$\bar{1}$	1	$\bar{1}$	1	1	$\bar{1}$
1	$\bar{1}$	$\bar{1}$	1	$\bar{1}$	1	1

J-AND operation or J-OR operation corresponds to a ternary logic miniterm. First, make product operation or sum operation; then do J- operation.

Definitions of J-AND operation and J-OR are as follow:

$$J_m(\sum x_i) = \begin{cases} 1; & \text{if } \prod x_i \in m \\ \bar{1}; & \text{if } \prod x_i \notin m \end{cases}$$

$$J_m(\sum x_i) = \begin{cases} 1; & \text{if } \prod x_i \in m \\ \bar{1}; & \text{if } \prod x_i \notin m \end{cases}$$

\sum is continual sum symbol. \prod is continual product symbol.

$$m \in \{\bar{1}, 0, 1, 01, \bar{1}1, \bar{1}0\}$$

$$x_i \in \{x_1, x_2, \dots, x_n\}$$

The general expression of symmetric ternary logic function satisfying lattice operation is

$$F = f(a_1, a_2, \dots, a_n) (\prod J_m(a_i)) + 0 \cdot f(a_1, a_2, \dots, a_n) (\sum \prod J_m(a_i))$$

where $f(a_1, a_2, \dots, a_n) = 1$ are called 1-implicant. where $f(a_1, a_2, \dots, a_n) = 0$ are called 0-implicant. 1-implicant is called don't care term of 0-implicant.

Any ternary logic function will be expressed and its completeness has been proven by many authors.

According to this expression, any ternary function can be implemented by using J-AND gate and NAND gate. Therefore, J-AND gate and NAND are complete.

III. Simplifying Rules

J-operation properties are as follow:

1. J-operation with same variables may be merged.

$$(1) \quad J_{\bar{1}}(x) + J_1(x) = J_{\bar{1}1}(x) = \overline{J_0(x)}$$

$$(2) \quad J_0(x) + J_1(x) = J_{01}(x) = \overline{J_{\bar{1}}(x)}$$

$$(3) \quad J_{\bar{1}}(x) + J_0(x) = J_{\bar{1}0}(x) = \overline{J_1(x)}$$

2. Each J-operation can be transferred with other:

$$(1) \quad J_1(x) = J_{\bar{1}}(\bar{x})$$

$$(2) \quad J_0(x) = J_{01}(x \cdot \bar{x}) = J_{\bar{1}0}(x + \bar{x}) = J_{\bar{1}}(x \cdot \bar{x})$$

where $x \in \{x_1, x_2, \dots, x_n; \cdot, +\}$.

These simplifying methods are very easy to proven. We can prove it by iterative method and by truth table. The generalised rules of n-variable can also be proven by inductive method.

According to J-operation's mergerable property, ternary logic function expression can be simplified easily. And according to J-operation transferable property, J-gate and NAND-gate will construct complete system. The structure of J-gate and NAND-gate is very simple, but the structure of J-gate will become complex.

J-AND operation's simplifying rules are described as below:

1. $J_1(x) \cdot J_1(y) = J_1(x \cdot y)$
- 1' $J_1(x_1) \cdot J_1(x_2) \cdot \dots \cdot J_1(x_n) = J_1(\prod_{i=1}^n x_i)$
2. $J_1(x) \cdot J_{\bar{1}}(y) = J_{\bar{1}}(x + y)$
- 2' $J_{\bar{1}}(x_1) \cdot J_{\bar{1}}(x_2) \cdot \dots \cdot J_{\bar{1}}(x_n) = J_{\bar{1}}(\sum_{i=1}^n x_i)$
3. $J_0(x) \cdot J_0(y) = J_{01}(x \cdot \bar{x} \cdot y \cdot \bar{y})$
- 3' $J_0(x_1) \cdot J_0(x_2) \cdot \dots \cdot J_0(x_n) = J_{01}(\prod_{i=1}^n x_i \bar{x}_i)$
4. $J_{01}(x) \cdot J_{01}(y) = J_{01}(x \cdot y)$
- 4' $J_{01}(x_1) \cdot J_{01}(x_2) \cdot \dots \cdot J_{01}(x_n) = J_{01}(\prod_{i=1}^n x_i)$
5. $J_{\bar{1}0}(x) \cdot J_{\bar{1}0}(y) = J_{\bar{1}0}(x + y)$
- 5' $J_{\bar{1}0}(x_1) \cdot J_{\bar{1}0}(x_2) \cdot \dots \cdot J_{\bar{1}0}(x_n) = J_{\bar{1}0}(\sum_{i=1}^n x_i)$
6. $J_{\bar{1}1}(x) \cdot J_{\bar{1}1}(y) = J_{\bar{1}1}(x \cdot \bar{x} + y \cdot \bar{y}) = J_{\bar{1}}((x + \bar{x}) \cdot (y + \bar{y}))$
- 6' $J_{\bar{1}1}(x_1) \cdot \dots \cdot J_{\bar{1}1}(x_n) = J_{\bar{1}}(\sum_{i=1}^n x_i \bar{x}_i) = J_{\bar{1}}(\prod_{i=1}^n (x_i + \bar{x}_i))$
7. $J_1(x) \cdot J_{\bar{1}}(y) = J_1(x \cdot \bar{y})$
8. $J_{01}(x) \cdot J_{\bar{1}0}(y) = J_{01}(x \cdot \bar{y})$
9. $J_0(x) \cdot J_{01}(y) = J_{01}(x \cdot y \cdot \bar{x})$
10. $J_0(x) \cdot J_{\bar{1}0}(y) = J_{01}(x \cdot \bar{x} \cdot \bar{y})$

J-OR operation's simplifying rules are as following:

1. $J_1(x) + J_1(y) = J_1(x + y)$
- 1' $J_1(x_1) + J_1(x_2) + \dots + J_1(x_n) = J_1(\sum_{i=1}^n x_i)$
2. $J_{\bar{1}}(x) + J_{\bar{1}}(y) = J_{\bar{1}}(x \cdot y)$

- 2' $J_{\bar{1}}(x_1) + J_{\bar{1}}(x_2) + \dots + J_{\bar{1}}(x_n) = J_{\bar{1}}(\prod_{i=1}^n x_i)$
3. $J_0(x) + J_0(y) = J_{01}(x \cdot \bar{x} + y \cdot \bar{y})$
- 3' $J_0(x_1) + J_0(x_2) + \dots + J_0(x_n) = J_{01}(\sum_{i=1}^n x_i \bar{x}_i)$
4. $J_{01}(x) + J_{01}(y) = J_{01}(x + y)$
- 4' $J_{01}(x_1) + J_{01}(x_2) + \dots + J_{01}(x_n) = J_{01}(\sum_{i=1}^n x_i)$
5. $J_{\bar{1}0}(x) + J_{\bar{1}0}(y) = J_{\bar{1}0}(x \cdot y)$
- 5' $J_{\bar{1}0}(x_1) + J_{\bar{1}0}(x_2) + \dots + J_{\bar{1}0}(x_n) = J_{\bar{1}0}(\prod_{i=1}^n x_i)$
6. $J_{\bar{1}1}(x) + J_{\bar{1}1}(y) = J_{\bar{1}}(x + \bar{x} + y + \bar{y})$
- 6' $J_{\bar{1}1}(x_1) + J_{\bar{1}1}(x_2) + \dots + J_{\bar{1}1}(x_n) = J_{\bar{1}}(\sum_{i=1}^n (x_i + \bar{x}_i))$
7. $J_1(x) + J_1(y) = J_1(x + \bar{y})$
8. $J_{01}(x) + J_{\bar{1}0}(y) = J_{01}(x + \bar{y})$
9. $J_0(x) + J_{01}(y) = J_{\bar{1}0}(x \cdot \bar{x} \cdot \bar{y})$
10. $J_0(y) + J_{\bar{1}0}(x) = J_{\bar{1}0}(x \cdot y \cdot \bar{y})$

These simplifying rules are very easy to be proven. We can prove it by iterative method and truth table.

The general simplifying form is discussed below. Every ternary logic function is always expressed as sum of 1-implicant and 0-implicant, and any miniterm among those is product form of J-operation.

$$f = \prod_{i=1}^n J_m(x_i); \quad i \in \{1, 2, \dots, n\}$$

$$m \in \{1, 0, 1, 10, 01, 11\}.$$

If i is not appeared in the above expression, then $J_{i01}(x_i) = 1$ could be omitted.

According to J-operation's properties and simplifying rules, we may obtain a general expression as below:

$$f = J_1 \left(J_1 \left(\prod_{J_1(x_p)=1} x_p \cdot \prod_{J_{\bar{1}}(x_q)=1} \bar{x}_q \right) \cdot J_{01} \left(\prod_{J_0(x_r)=1} x_r \cdot \prod_{J_{\bar{1}0}(x_r)=1} \bar{x}_r \right) \right)$$

$$p, q, r \in \{1, 2, \dots, n\}$$

From this expression, we could see: a minimum term corresponds to a multi-output J-AND-OR gate, and it is not a NAND gate operated by J-operation. In following circuit discussion, one may see that this complicated expression corresponds to a cheaper and simpler circuit. Because the characteristics of J-AND gate is better than NAND gate, we could replace NAND gate with J-AND gate and J-OR gate as much as possible. Thus, we could use least numbers of NAND gate to implement any ternary logic function

and the number of NAND input is least.

III. Examples

We shall make use of examples to demonstrate the merits by using former method, and try to analyse these.

Example 1. Implement decoder circuits

Let x, y, z are three Flip-Flop's states:

The implementation for decoder circuit is given as following:

x y z	output
$\bar{1} \bar{1} \bar{1}$	$J_1(\bar{x} \cdot \bar{y} \cdot \bar{z})$
$\bar{1} \bar{1} 0$	$J_1(\bar{x} \cdot \bar{y} \cdot J_{01}(z \cdot \bar{z}))$
$\bar{1} \bar{1} 1$	$J_1(\bar{x} \cdot \bar{y} \cdot z)$
$\bar{1} 0 \bar{1}$	$J_1(\bar{x} \cdot \bar{z} \cdot J_{01}(y \cdot \bar{y}))$
$\bar{1} 0 0$	$J_1(\bar{x} \cdot J_{01}(y \cdot \bar{y}) \cdot J_{01}(z \cdot \bar{z}))$
$\bar{1} 0 1$	$J_1(\bar{x} \cdot z \cdot J_{01}(y \cdot \bar{y}))$
$\bar{1} 1 \bar{1}$	$J_1(\bar{x} \cdot y \cdot \bar{z})$
$\bar{1} 1 0$	$J_1(\bar{x} \cdot y \cdot J_{01}(z \cdot \bar{z}))$
$\bar{1} 1 1$	$J_1(\bar{x} \cdot y \cdot z)$
$0 \bar{1} \bar{1}$	$J_1(\bar{y} \cdot \bar{z} \cdot J_{01}(x \cdot \bar{x}))$
$0 \bar{1} 0$	$J_1(\bar{y} \cdot J_{01}(x \cdot \bar{x}) \cdot J_{01}(z \cdot \bar{z}))$
$0 \bar{1} 1$	$J_1(\bar{y} \cdot z \cdot J_{01}(x \cdot \bar{x}))$
$0 0 \bar{1}$	$J_1(\bar{z} \cdot J_{01}(x \cdot \bar{x}) \cdot J_{01}(y \cdot \bar{y}))$
$0 0 0$	$J_1(J_{01}(x \cdot \bar{x}) \cdot J_{01}(y \cdot \bar{y}) \cdot J_{01}(z \cdot \bar{z}))$
$0 0 1$	$J_1(z \cdot J_{01}(x \cdot \bar{x}) \cdot J_{01}(y \cdot \bar{y}))$
$0 1 \bar{1}$	$J_1(y \cdot \bar{z} \cdot J_{01}(x \cdot \bar{x}))$
$0 1 0$	$J_1(y \cdot J_{01}(x \cdot \bar{x}) \cdot J_{01}(z \cdot \bar{z}))$
$0 1 1$	$J_1(y \cdot z \cdot J_{01}(x \cdot \bar{x}))$
$1 \bar{1} \bar{1}$	$J_1(x \cdot \bar{y} \cdot \bar{z})$
$1 \bar{1} 0$	$J_1(x \cdot \bar{y} \cdot J_{01}(z \cdot \bar{z}))$
$1 \bar{1} 1$	$J_1(x \cdot \bar{y} \cdot z)$
$1 0 \bar{1}$	$J_1(x \cdot \bar{z} \cdot J_{01}(y \cdot \bar{y}))$
$1 0 0$	$J_1(x \cdot J_{01}(y \cdot \bar{y}) \cdot J_{01}(z \cdot \bar{z}))$
$1 0 1$	$J_1(x \cdot z \cdot J_{01}(y \cdot \bar{y}))$
$1 1 \bar{1}$	$J_1(x \cdot y \cdot \bar{z})$
$1 1 0$	$J_1(x \cdot y \cdot J_{01}(z \cdot \bar{z}))$

Implementing this decoder circuit only needs thirty J-AND gate. If J-gate and NAND gate are used, it needs three J_0 gates, three J_1 gates, three J_1 gates and twenty seven NAND gates and twenty seven complementary gates. The number of components is more larger.

Example 2. Simplify a three variables decision function.

$$F = J_1(x_1) \cdot J_1(x_2) + J_1(x_1) \cdot J_1(x_3) \\ + J_1(x_2) \cdot J_1(x_3) + 0 \cdot [J_0(x_1) \cdot J_0(x_2) \\ + J_0(x_1) \cdot J_0(x_3) + J_0(x_2) \cdot J_0(x_3)]$$

According to conventional method, it can not be simplified. But, the method discussed in the paper can be used to simplify further.

$$F_1 = J_1(x_1 x_2) + J_1(x_1 x_3) + J_1(x_2 x_3) \\ + 0 \cdot [J_{01}(x_1 \bar{x}_1 x_2 \bar{x}_2) + J_{01}(x_1 \bar{x}_1 x_3 \bar{x}_3) \\ + J_{01}(x_2 \bar{x}_2 x_3 \bar{x}_3)] \\ = J_1(J_1(x_1 x_2) + J_1(x_1 x_3) + J_1(x_2 x_3)) \\ + 0 \cdot J_1\{J_{01}(x_1 \bar{x}_1 x_2 \bar{x}_2) \\ + J_{01}(x_1 \bar{x}_1 x_3 \bar{x}_3) + J_{01}(x_2 \bar{x}_2 x_3 \bar{x}_3)\}$$

It can also be simplified as following:

$$F_2 = J_1(x_1 x_2) + J_1(x_1 x_3) + J_1(x_2 x_3) \\ + 0 \cdot [J_{01}(x_1 \bar{x}_1 x_2 \bar{x}_2) + J_{01}(x_1 \bar{x}_1 x_3 \bar{x}_3) \\ + J_{01}(x_2 \bar{x}_2 x_3 \bar{x}_3)] \\ = J_1(x_1 x_2 + x_1 x_3 + x_2 x_3) + 0 \cdot J_{01}(x_1 \bar{x}_1 x_2 \bar{x}_2 \\ + x_1 \bar{x}_1 x_3 \bar{x}_3 + x_2 \bar{x}_2 x_3 \bar{x}_3)$$

We can see: F_1 and F_2 are simpler than F . It is mainly that the J-AND circuit and J-OR circuit possessed fine characteristics have been used.

IV. Discussion of circuits implementation

The implementation plan of CMOS circuits is discussed in the paper. The conventional NAND gate circuit is shown in Fig. 1. If R_1 and R_2 are symmetric, the circuits are not working in optimal state and its noise allowance is much lower than binary CMOS circuits. To raise the noise allowance, nonsymmetric resistance should be applied. Thus, the circuit will be

working in optimal state. And the value of nonsymmetric resistances varies with the number of inputs. This makes the design and manufacture very difficult. The J-NOR-gate circuit principle is shown in Fig.3.

Its characteristics are much finer than NOR gate. Only one resistance is used, and no strict requirement is set for the resistance value. J-NAND-gate shown in Fig.4 is the same as discussed above.

It is obvious that the characteristics of J-AND gate or J-OR gate are similar with J-gate, and increasing inputs will exert little influence to the circuit characteristics.

If conventional ternary gate circuit is compared to binary gate circuit, obviously, ternary is complex in structure, cost high and poor steadibility. But the J-AND gate and J-OR gate put forward in this paper with simple structure and high noise allowance, can compete with binary circuit.

The two outputs circuit can construct a complete system of its own. One of its output is J-AND operation, the other is NAND operation. It is known as J-AND complete gate. That is to say, and ternary logic function can be implemented by using J-AND complete gate.

The procedures of simplification for any ternary logic function are described as below:

1. To make use of the properties of the J-operation, we can merge the product term of the given ternary logic function, so that the least number of miniterms and input variables will produce.

Karnaugh method can also obtain a simplified expression.

2. The rules of simplification for J-AND and J-OR operation are used to further simplify the expression obtained above. Each miniterm could be expressed as a standard form.

3. Simplification technique must be further used to replace AND operation with J-AND operation. Thus, expression with a AND operation and a OR operation can be obtained. This expression possessed the least number of gates, input variable and wires.

As for a not complex function with less variables, we can obtain a result easily through observation.

V. Conclusion

Using the method discussed above, not only the basic ternary circuit with

simpler structure, fine characteristics and low cost, can be obtained, but also the result with the least number of gates and input can be produced. Because conventional method of simplification can be used, further simplification would be made. Hence, the circuits and algebra system are advanced.

References

1. D. Michael Miller, "On the Minimization of Many-Valued Function." Proc. Ninth on MVL.
2. C.M. Allen & D.D. Givone, "A minimization technique for multiple-valued logic system". IEEE Computer Vol. C-17 pp.182-184 1968.
3. H.T. Mouftah & I.B. Jordan, " DESIGN OF TERNARY COS/MOS AND SEQUENTIAL CIRCUIT", IEEE COM. pp.281 March, 1977.




Fig. 1
CMOS NAND gate




Fig. 2
CMOS J-complement gate




Fig. 3
J-NOR complete gate




Fig. 4
J-NAND complete gate

MICROPOWER CMOS IMPLEMENTATION OF THREE-VALUED LOGIC FUNCTIONS

Seiichi MUTA

Faculty of Engineering, Oita University
Oita-shi 870-11 Japan

ABSTRACT

A method for implementing ternary logic functions with CMOS integrated circuits is proposed. This method has the significant advantage of very low static power consumption at any of three logic levels comparable to that of binary CMOS circuits, and also it needs no modification in the fabricating process of the present CMOS technology.

1. INTRODUCTION

Recently, the use of CMOS technology in the realization of ternary (three-valued) logic functions has been reported by several authors [1-6]. CMOS circuits in binary (two-valued) systems have the important advantage of very low static power dissipation at each logic level. But no general method has been given to implement ternary systems having the same advantage.

This paper proposes a method for implementing ternary logic functions with CMOS integrated circuits which have the advantage of very low static power consumption at any of three logic levels. This method needs no modification in the fabricating process of the present CMOS technology.

2. PRELIMINARIES

The basic scheme of ternary circuits is shown in Fig.1. The decoder converts each ternary input into two binary outputs and their binary complements. The encoder combines the binary outputs of the decoders and produces a ternary output. The ternary logic levels are equal to 0, 1, and 2. They correspond to the voltages $-V_{DD}$, zero potential, and V_{DD} . The binary logic levels are 0 and 1 ($-V_{DD}$ and V_{DD}).

We define some functions [4,7].

Let $f = f(x_1, \dots, x_n)$ be a ternary function of n ternary variables.

Let x_i^j be a literal (binary function of a single ternary variable) defined as

$$x_i^j = \begin{cases} 1, & \text{when } x_i \geq j \\ 0, & \text{otherwise} \end{cases}$$

where $i = 1, \dots, n, j = 1, 2$.

\bar{x}_i^j is the binary complement of x_i^j .




Fig.1 Scheme of ternary circuits

Then, the following relation is obtained:

$$x_i = x_i^1 + x_i^2$$

where + represents arithmetic sum.

Let $f^j (j = 1, 2)$ be a binary function of $2n$ binary variables $x_1^1, x_1^2, \dots, x_n^1, x_n^2$ such that

$$f^j = \begin{cases} 1, & \text{when } f \geq j \\ 0, & \text{otherwise.} \end{cases}$$

Therefore the ternary function f is represented as an arithmetic sum of two binary functions f^1 and f^2 such that

$$f = f^1 + f^2.$$

3. THE DECODER

The decoder generates four literals x^1, x^2, \bar{x}^1 , and \bar{x}^2 (for simplicity, subscripts are omitted). The truth table is shown in Table 1. The decoder circuit designed for CMOS 4007s is shown in Fig.2. This circuit is a modification of a pair of CMOS level shifter circuits and it is constructed so as to have the required input voltage range (from $-V_{DD}$ to V_{DD}) and attain very low power dissipation at each logic level. The resistor R and PMOS P_9 can be removed when the decoder is fabricated on a single chip, because they are used so that internal protection circuitry of a CMOS 4007 may not make the input impedance low between $-V_{DD}$ and zero potential [8]. The dc transfer characteristics for the circuit are shown in Fig.3. The numbers of transistors connected in parallel at

$P_3, P_4, N_3,$ and N_4 give some effects on the transfer characteristics, especially increasing the number of transistors at P_4 and N_4 decreases the width of hysteresis. The supply currents through the decoder circuit are shown in Fig.4. Current i_x is caused by the above-mentioned internal protection circuitry. Fig.4 shows that the supply currents are unmeasurable for the inputs 0, 1 and 2. Therefore, the static power consumption is very low at the three logic levels.

Table 1 Decoder truth table

Input x	Outputs			
	x^1	\bar{x}^1	x^2	\bar{x}^2
2	1	0	1	0
1	1	0	0	1
0	0	1	0	1




Fig.2 Experimental decoder circuit

$V_{DD} = 5V, R = 10K\Omega$

CMOS : MC14007 , all PMOS substrates are connected to V_{DD}

P_3, P_4, N_3, N_4 : two transistors are connected in parallel

4. THE ENCODER


A given ternary function $f(x_1, \dots, x_n)$ is composed of the literals $x_1^1, \bar{x}_1^1, \dots, x_n^2, \bar{x}_n^2$ in the encoder. The encoder circuit is shown in Fig.5. $P_A, P_B,$ and N_A are switching networks; P_A and P_B consist of PMOS's, and N_A consists of NMOS's. States of $P_A, P_B,$ and N_A are denoted by binary variables $p_A, p_B,$ and n_A respectively, where value 1 corresponds to closed and 0, to open.

The output y is determined by the combination of the state variables $p_A, p_B,$ and n_A such as


$$y = \begin{cases} 2, & \text{when } p_A \bar{p}_B \bar{n}_A = 1 \\ 1, & \text{when } \bar{p}_A p_B \bar{n}_A = 1 \\ 0, & \text{when } \bar{p}_A \bar{p}_B n_A = 1. \end{cases}$$

The networks $P_A, P_B,$ and N_A implement binary functions as follows:

$$p_A = f^2, \quad p_B = f^1 \bar{f}^2, \quad n_A = \bar{f}^1.$$



(a)



(b)

Fig.3 Dc transfer characteristics for the decoder




Fig.4 Supply current plots for the decoder

- (a) Current i_{D+} : total current through V_{DD} terminals (into the decoder)
- (b) Current i_{D-} : total current through $-V_{DD}$ terminals (out of the decoder)
- (c) Current i_x : input current

By substitution, we obtain

$$y = \begin{cases} 2, & \text{when } f^2 = 1 ; f = 2 \\ 1, & \text{when } f^1 f^2 = 1 ; f = 1 \\ 0, & \text{when } f^1 = 1 ; f = 0. \end{cases}$$

Thus, we have

$$y = f(x_1, \dots, x_n).$$

If the number of elements of the networks is very large, we may put a binary CMOS stage between the decoders and the encoder [2,5,6].

5. CONCLUSION

A new method for implementing ternary logic functions with CMOS integrated circuits has been presented. It exhibits the significant advantage of very low static power consumption comparable to that of binary CMOS circuits.

We intend to extend this method to 4-valued circuits.

REFERENCES

- [1] Mouftah, H.T. and Jordan, I.B.: " Implementation of 3-valued logic with C.O.S.M.O.S. integrated circuits ", Electron. Lett., 10, 21, pp.441-442 (Oct. 1974).
- [2] Etienne, D. and Israel, M.: " Implementation of ternary circuits with binary integrated circuits ", IEEE Trans. Comput., C-26, 12,




Fig.5 Encoder circuit

pp.1222-1233 (Dec. 1977).

- [3] Koanantakool, H.T.: " Implementation of ternary identity cells using C.M.O.S. integrated circuits ", Electron. Lett., 14, 15, pp.462-464 (July 1978).
- [4] Muta, S.: " Proposal of ternary negative gate circuits ", Trans. IECE Japan, J61-D, 12, pp.940-947 (Dec. 1978).
- [5] Huertas, J.L. and Carmona, J.M.: " Low-power ternary C-MOS circuits ", Proc. 1979 Int. Symp. Multiple-Valued Logic, pp.170-174 (May 1979).
- [6] McCluskey, E.J.: " A discussion of multiple-valued logic circuits ", Proc. 1982 Int. Symp. Multiple-Valued Logic, pp.200-205 (May 1982).
- [7] Muta, S.: " Synthesis of ternary two-stage minimal negative gate networks ", Trans. IECE Japan, J62-D, 9, pp.592-598 (Sept. 1979).
- [8] " Motorola CMOS integrated circuits ", p.5-3, Motorola Inc. (1978).

LOW POWER 2-OF-3-VALUED CMOS SELF-CHECKING CIRCUITS

Hu, Mou^{**†} Smith, K. C.⁺ Mouftah, H. T.[‡]Abstract

Two new schemes for the implementation of self-checking binary logic systems are proposed which utilize low power 2-of-3-valued CMOS logic circuits. While 2-of-3-valued circuits are inherently ternary, only two of their three logic values are used in normal operation. The third (middle) logic value is used for self-checking and testing. To evaluate these circuits an "open-short-conducting" fault model for CMOS circuits is developed. All the single faults in these circuits are studied and classified into four types, named mid-seeking, quasi-mid-seeking, mid-rejecting, and masked. The conclusions reached for 2-of-3-valued circuits in previous papers apply to these new circuits as well. Finally a comparison between implementation schemes is made on the basis of the size of the fault set each produces.

1. Introduction

One important application of multiple-valued logic is the creation of self-checking binary logic systems using ternary circuits (1), (2), (3). In (1), a particular kind of ternary circuit with special properties was proposed. For this circuit, called a 2-of-3-valued circuit, two of the three logic values provided are used as normal binary working values, while the surplus third logic value (the middle value) is used for self-checking and testing. In (1), 2-of-3-valued combinational systems were studied. Reference (4) extended the study to 2-of-3-valued synchronous sequential systems. There it was proved that the use of 2-of-3-valued circuits can improve system reliability and simplify fault detection procedures.

* Shanghai Institute of Railway Technology, Shanghai, China

+ University of Toronto, Toronto, Ontario, Canada

‡ Queen's University, Kingston, Ontario, Canada

In this paper two new schemes to implement 2-of-3-valued circuits based on a low power CMOS technology (5) are proposed. An "open-short-conducting" fault model for these CMOS circuits is developed. All of the single faults in these circuits are studied and classified into four types: mid-seeking, quasi-mid-seeking, mid-rejecting, and masked. The conclusions made for earlier 2-of-3-valued circuits demonstrated in (1) and (4) still apply for these new 2-of-3-valued implementations. Finally, a comparison between schemes is made on the basis of the size of each fault set.

II. The 2-of-3-Valued Circuits

The first scheme for implementing 2-of-3-valued circuits was proposed in (1). These circuits are ternary logic circuits working in binary mode utilizing the two extreme logic values. The middle logic value is available for self-checking and testing.

In this section some important concepts and conclusions for 2-of-3-valued circuits will be reviewed. They are extracted from the original derivations in (1) and (4).

For compatibility with binary logic, 2-of-3-valued logic operators are defined in what follows. In each definition, variables $x, y \in Q$, where Q is the set of logic values, $Q = \{0, \frac{1}{2}, 1\}$. Let $N = \{0, 1\}$ and $E = \{\frac{1}{2}\}$ be disjoint subsets of Q .

Definition 1

The Negation operator is defined as:

$$\bar{x} = 1 - x,$$

where "-" is arithmetic subtraction. The truth table of the Negation operator is given in Table 1. The circuit implementing the Negation operator will be called an Inverter.

x	\bar{x}
0	1
$\frac{1}{2}$	$\frac{1}{2}$
1	0

Table 1

Definition 2

The NAND operator is defined as:

$$\overline{x \cdot y} = 1 - \min(x, y),$$

where "min(x,y)" implies the choice of the smaller of x and y. The truth table of the NAND is given in Table 2.

x	y	\overline{xy}
0	0	1
0	$\frac{1}{2}$	1
0	1	1
$\frac{1}{2}$	0	1
$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$
$\frac{1}{2}$	1	$\frac{1}{2}$
1	0	1
1	$\frac{1}{2}$	$\frac{1}{2}$
1	1	0

Table 2

Note from Tables 1 and 2 that when the input lies in $N=\{0,1\}$ the truth tables revert to those of conventional binary algebra.

In 2-of-3-valued circuits, all single faults can be classified as one of four types: mid-seeking, quasi-mid-seeking, mid-rejecting, and masked. Definitions follow:

Assume that the number of inputs of a circuit G is m. With an input vector χ , and a fault f, the output of the circuit G is denoted as $G(\chi, f)$. Correspondingly the output of fault-free circuit G is denoted as $G(\chi, \phi)$.

Definition 3

A fault f is a mid-seeking fault if

$$\{\exists \chi \in N^m G(\chi, f) \in E\} \wedge \{\forall \chi \in Q^m [G(\chi, f) = G(\chi, \phi) \vee G(\chi, f) \in E]\}.$$

In other words, for a mid-seeking fault, two conditions should be met simultaneously: first that there exists at least one normal input vector, such that the output of the faulty gate is $\frac{1}{2}$; and second, that for all possible input vectors, the output of the faulty gate is either correct or $\frac{1}{2}$.

Definition 4

A fault f is a quasi-mid-seeking fault, if

$$\{\exists \chi \in N^m G(\chi, f) \in E\} \wedge \{\exists \chi \in Q^m [G(\chi, f) \neq G(\chi, \phi) \wedge G(\chi, f) \notin E]\}.$$

Note here, that for a quasi-mid-seeking fault, there are also two conditions. The first condition is the same as that for a mid-seeking fault. The second condition is the negation of the second condition for a mid-seeking fault.

Definition 5

A fault f is a mid-rejecting fault, if

$$\forall \chi \in Q^m G(\chi, f) \notin E.$$

In other words, for a gate having a mid-rejecting fault, the output will never be $\frac{1}{2}$.

Definition 6

A fault f is a masked fault, if

$$\forall \chi \in Q^m G(\chi, f) = G(\chi, \phi).$$

In other words, for a gate having a masked fault, the output remains correct.

Now some definitions related to the self-checking concept will be provided. For these definitions, assume G is a logic circuit with m inputs and n outputs. F is the set of faults considered.

Definition 7

A logic circuit G is self-testing for F, if

$$\forall f \in F \exists \chi \in N^m G(\chi, f) \notin N^n.$$

That is, for all considered faults, there exists at least one normal input vector, such that the output vector of the circuit is abnormal.

Definition 8

A logic circuit G is fault secure for F, if

$$\forall f \in F \forall \chi \in N^m \{G(\chi, f) = G(\chi, \phi)\} \vee \{G(\chi, f) \notin N^n\}.$$

That is, for all faults considered, and for all normal input vectors, the output vector of the circuit is either correct or abnormal.

Definition 9

A logic circuit is totally self-checking for F, if

- 1) it is self-testing for F, and
- 2) it is fault secure for F.

As provided in (1), for mid-seeking and quasi-mid-seeking faults, the 2-of-3-valued combinational system satisfies the following theorem:

Theorem 1

For any mid-seeking and quasi-mid-seeking fault, any irredundant combinational logic network which consists of 2-of-3-valued Inverters and NAND gates is totally self-checking.

As proved in (4), for mid-seeking faults in a 2-of-3-valued synchronous sequential system the following theorem applies:

Theorem 2

If both output Z and internal state Y (or Z and next-state W) are observable, then for any mid-seeking fault, a 2-of-3-valued synchronous sequential machine is totally self-checking.

In (1), it was also proved that a 2-of-3-valued combinational system is fault secure for all masked faults, and easily testable for all mid-rejecting faults.

Similarly, a 2-of-3-valued synchronous sequential system is fault secure for all masked faults. However in a 2-of-3-valued synchronous sequential system both quasi-mid-seeking and mid-rejecting faults should be treated as hardcore and must be tested off-line.

III. Low Power CMOS 2-of-3-Valued Circuits

In this section, 2 schemes for the implementation of low power CMOS 2-of-3-valued circuits will be proposed. They are modified versions of a low power CMOS ternary family introduced earlier (5).

Scheme 1

Figure 1 is a 2-of-3-valued inverter utilizing a centre-tapped power supply. The input and output can take on values $-V$, 0 , and $+V$. These correspond to logic values 0 , $\frac{1}{2}$, and 1 respectively.

For proper operation it is necessary to arrange that the power supplies ($-V$ and $+V$) and the thresholds of the MOSFETs (V_T) meet the following criteria:

$$V < V_T < 2V.$$

With input $\chi = -V$, P conducts, N cuts off, and the output becomes $\chi = +V$. When $\chi = 0$, both P and N cut off at which time the output takes on value 0 as supplied through R_1 and R_2 . When $\chi = +V$, P cuts off, N conducts, and the output becomes $\chi = -V$. In this circuit, 2 resistors, R_1 and R_2 , are used in parallel to improve the fault detection capability.




Fig. 1




Fig. 2

Fig. 2 shows a 2-of-3-valued NAND gate. The working principle is similar to that of the Inverter. The circuit in Fig. 2 can be augmented with additional inputs.

Scheme 2

Fig. 3 is a second 2-of-3-valued Inverter, utilizing only two power supply connections. Note that the connection of R_1 and R_2 differs from that in Fig. 1. As a result the power supply requirement is reduced from a need for matched supplies to a requirement for only a single one. However, in this circuit R_1 and R_2 have to be matched.

The required relationship between V and V_T is

$$\frac{1}{2}V < V_T < V.$$

The operation of this circuit is similar to that of the circuit of Fig. 1. The corresponding NAND gate is shown in Fig. 4




Fig. 3




Fig. 4


Each of these gates has been built and tested using 4007, 4069, and 4011 IC's with power supply $V=1V$ and $R_1=R_2=50K$.

IV. Fault Analysis

Before we proceed to fault analysis it is necessary to establish a fault model: first of all the conventional single fault assumption is adopted, that is, that at any instant there exists at most one fault.

It is considered that a fault may be either a resistor fault or a transistor fault. A resistor fault results in either a resistor short condition or a resistor open condition. A transistor fault results in one of the following three conditions: source-drain (SD) shorted, SD open, or SD always conducting. Further such a fault is assumed to derive from explicit device interconnection failures. As shown by Fig. 5, if any one of the connections S, D, and G is open or if any two of them are shorted, the equivalent effect will be one of the three fault conditions: SD short, SD open, or SD always conducting*. The two conditions of SD short and SD always conducting are distinguished in view of the fact that for SD always conducting the equivalent SD resistance is not zero.

* It has to be noted that there could be a fourth condition, that is, SD always cut off. However in this case the current is so small that it can be considered as zero. Thus SD always cut off is considered equivalent to SD open.



Cause	Effect
D open	SD open
S open	SD open
G open	SD open
	or SD conducting
DG short	SD conducting
GS short	SD open
SD short	SD short

Fig. 5

With the fault model described, the fault characteristics of the new 2-of-3 valued circuits can be evaluated. The results of analysis (and experimental verification) are shown in Tables 3, 4, 5, and 6, for Inverter 1, Inverter 2, NAND 1, and NAND 2, respectively.

In these tables, the notation "S" is used to denote a resistor short or a transistor SD short, "O" is used to denote a resistor open or a transistor SD open, and "C" is used to denote a transistor which is always conducting.

x	\bar{x}	mid-seeking				mid-rejecting				masked	
		P _o	N _o	R _{1S}	R _{2S}	P _s	N _s	P _c	N _c	R ₁₀	R ₂₀
0	1	↓	1	↓	↓	1	0	1	1	1	1
↓	↓	↓	↓	↓	↓	1	0	1	0	↓	↓
1	0	0	↓	↓	↓	1	0	1	0	0	0

Table 3

y	\bar{y}	mid-seeking		mid-rejecting							
		P _o	N _o	R _{1S}	R _{2S}	P _s	N _s	P _c	N _c	R ₁₀	R ₂₀
0	1	↓	1	1	0	1	0	1	1	1	1
↓	↓	↓	↓	1	0	1	0	1	0	0	1
1	0	0	↓	1	0	1	0	1	0	0	0

Table 4

V. Scheme Comparison

Y	Y'	mid-seeking				quasi-mid-seeking				mid-rejecting				masked			
		P ₁₀	P ₂₀	N ₁₀	N ₂₀	R ₁₈	R ₂₈	N ₁₅	N _{1c}	N ₂₅	N _{2c}	P _{1c}	P _{2c}	P ₁₅	P ₂₅	R ₁₀	R ₂₀
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5

Y	Y'	mid-seeking				quasi-mid-seeking				mid-rejecting				masked	
		P ₁₀	P ₂₀	N ₁₀	N ₂₀	N ₁₅	N _{1c}	N ₂₅	N _{2c}	P _{1c}	P _{2c}	P ₁₅	P ₂₅	R ₁₀	R ₂₀
0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6

Furthermore, following Definitions 3, 4, 5, and 6, all single faults have been classified into one of the four types.

As mentioned in Section II, for mid-seeking faults, both 2-of-3-valued combinational systems and 2-of-3-valued synchronous sequential systems are totally self-checking. Accordingly our goal is to arrange to make the set of mid-seeking faults as large as possible.

For quasi-mid-seeking faults, only the 2-of-3-valued combinational system is totally self-checking. In a 2-of-3-valued synchronous sequential system, quasi-mid-seeking faults must be treated as hard-core. On the other hand, in both the combinational system and synchronous sequential system mid-rejecting faults must be tested off-line. Thus quasi-mid-seeking faults are preferable to mid-rejecting faults.

Since masked faults do not produce errors immediately at the system output, they are undetectable by conventional means. They can however be detected using other techniques utilizing power supply current measurement. Since the accumulation of masked faults will ultimately produce errors, they must be analysed carefully.

In the inverter shown in Fig. 1, there are two masked faults, R₁₀ and R₂₀. If only one of them has occurred, the system continues to operate correctly. However if both R₁₀ and R₂₀ occur, and input x=1 is applied, then output x becomes floating (indeterminate) instead of 1. When the circuit is under test, this constitutes an error. Furthermore this will cause the circuit to lose its self-testing ability. In other words, if a third fault occurs, even a mid-seeking fault, the system is not self-testing.

For the NAND gate shown in Fig. 2, the situation is similar. However the inverter shown in Fig. 3, and the NAND gate shown in Fig. 4, have no masked faults.

To provide a meaningful comparison of the two schemes for self-checking circuits, some quantitative measures appropriate to 2-of-3-valued circuits are required.

Such has been the attempt by Lu in (6), in which some measures for self-checking circuits are defined. However they are not suited for 2-of-3-valued circuits. Thus a different approach based on the size of the four fault sets has been adopted. For each fault set, a self-checking factor C is assigned. For mid-seeking faults, the self-checking factor C_s takes value 1 since the circuit is totally self-checking. Likewise, for mid-rejecting faults, the self-checking factor C_r will be 0 since the circuit is not self-checking. For quasi-mid-seeking faults, the self-checking factor C_q takes on a value smaller than 1, yet larger than 0.

For masked faults, the value of the self-checking factor C_m varies from a negative value (see below) to a positive value less than 1 depending on the situation. If the system is used in an environment in which periodic off-line test is impossible and the mission time is quite short, masked faults are preferred to mid-rejecting faults and quasi-mid-seeking faults, since they do not cause an error at the output. Thus, C_m > 0. On the other hand, if periodic off-line test is possible, and the mission time is quite long then mid-rejecting and quasi-mid-seeking faults are preferable, because masked faults are more difficult to test even in an off-line manner and because the accumulation of masked faults will ultimately cause errors. In this situation, C_m < 0, requiring that it takes on a negative value.

Now let us compare the two schemes presented in Section III.

For the case in which the periodic off-line test is impossible and the mission time is quite short, the following values are assigned: C_s = 1, C_r = 0.6, C_q = 0.3, and C_m = 0. Note that the absolute values are somewhat arbitrary.

The self-checking factor for the entire circuit is: $C = C_s \frac{N_s}{N} + C_q \frac{N_q}{N} + C_r \frac{N_r}{N} + C_m \frac{N_m}{N}$, where N is the total number, N_s is the mid-seeking fault number, N_q is the quasi-mid-seeking fault number, N_r is the mid-rejecting fault number and N_m is the masked fault number.

For Inverter 1, N=10, N_s=4, N_q=0, N_r=4, and N_m=2.

$$\text{Thus, } C = 1 \times \frac{4}{10} + 0 + 0 + 0.6 \times \frac{2}{10} = 0.52.$$

For Inverter 2, N=10, N_s=2, N_q=0, N_r=8, and N_m=0.

$$\text{Thus, } C = 1 \times \frac{2}{10} + 0 + 0 + 0 = 0.2.$$

For NAND 1, N=16, N_s=6, N_q=4, N_r=4, and N_m=2.

$$\text{Thus, } C = 1 \times \frac{6}{16} + 0.3 \times \frac{4}{16} + 0 + 0.6 \times \frac{2}{16} = 0.525.$$

For NAND 2, $N=16$, $N_S=4$, $N_q=4$, $N_r=8$, and $N_m=0$.

$$\text{Thus, } C = 1 \times \frac{4}{16} + 0.3 \times \frac{4}{16} + 0 + 0 = 0.325$$

Obviously on this basis, scheme 1 is better than scheme 2 when off-line test is impossible and mission time is quite short.

However, if periodic off-line test is possible and the mission time is quite long, the following values can be assigned: $C_S=1$, $C_q=0.3$, $C_r=0$, and $C_m=-0.3$ in which case: For Inverter 1,

$$C = 1 \times \frac{4}{10} + 0 + 0 + (-0.3) \times \frac{2}{10} = 0.34$$

For Inverter 2,

$$C = 1 \times \frac{2}{10} + 0 + 0 + 0 = 0.2.$$

For the NAND 1,

$$C = 1 \times \frac{6}{10} + 0.3 \times \frac{4}{16} - 0.3 \times \frac{2}{16} = 0.41.$$

For the NAND 2,

$$C = 1 \times \frac{4}{16} + 0.3 \times \frac{4}{16} + 0 + 0 = 0.325.$$

Thus even for this situation, scheme 1 is still better than scheme 2. However it should be noted that scheme 2 requires only a single power supply. As well scheme 2 has no masked faults. Thus in these respects scheme 2 may be preferred to scheme 1.

II. Conclusions

In this paper, the important concepts of 2-of-3-valued circuits are reviewed and two new schemes for implementing 2-of-3-valued circuits are proposed. An "open-short-conducting" fault model is developed. Fault analysis is pursued using this model. Finally a quantitative measure based on the size of each fault set is proposed. Two new schemes are compared using this method.

References

- 1) Mou Hu and K.C. Smith, "On the Use of CMOS Ternary Gates to Realize a Self-Checking Binary Logic System". Proceedings of the Eleventh International Symposium on Multiple-Valued Logic. pp. 212-217, May 1981.
- 2) K.C. Smith, "The Prospects for Multivalued Logic: A Technology and Application View", IEEE Trans. on Computers, Vol. C-30, No. 9, pp. 619-634, Sept. 1981.
- 3) F.F. Sellers, Jr., Mu-Yue Hsiao, and L.W. Bearnson, "Error Detecting Logic for Digital Computers", McGraw-Hill Book Company, pp. 143-145, 1968.
- 4) Mou Hu and K.C. Smith, "A New Type of Self-Checking Synchronous Sequential Machine Based on 2-of-3-Valued Logic Circuits". Proceedings of 12th International Symposium on Multiple-Valued Logic, pp. 139-145, May 1982.

5) H.T. Mouftah and K.C. Smith, "Injected Voltage Low Power CMOS for Three-Valued Logic", submitted for publication.

6) D.J. Lu, "Quantitative Measures and Figure of Merit for Self-Checking Circuits", CRC Technical Report No. 81-8, Stanford University Aug. 1981.

Session 2B

Threshold Logic

PREVIOUS PAGE
IS BLANK 

SYNTHESIS OF MULTIVALUED LOGIC CIRCUITS
USING HYPERPLANES

Tatsuki Watanabe and Masayuki Matsumoto

Department of Electrical Engineering, Toyo University
Kawagoe-Shi, Japan

Abstract

This paper presents a method for synthesizing multivalued logic functions composed of hyperplanes which can be represented by multivalued multithreshold functions. In this method, multivalued logic functions can be synthesized using the operators algebraic +, - and · as well as logical max and min and no operators to yield binary values only is used. The theorem for such operations is presented. Simplified representations of functions can easily be obtained utilizing the expressions of hyperplanes. During the synthesizing process the various techniques of usual algebra and geometry are used when required. As for the circuit implementation, the "one operation amplifier per one function" method is presented.

I. Introduction

The various methods for designing multivalued logic functions in which the linear summation function of multithreshold elements is utilized have been studied by many authors [1]-[10], [12],[13]. Most of them make extensive use of the operators such as literal, inhibit or inverter which yield binary values only to establish closed intervals in the multivalued logic space. M. Davio and J.P. Deschamps [8] employed the truncated differences to realize "slopes" for values assumed by a function. Some authors [7],[12],[13] utilized hyperplanes for separation of a function, but hyperplanes are differently used in this paper. The method presented in this paper is to synthesize multivalued logic functions in which hyperplanes are not used for separation, but used as the elements of which the expressions of the functions are composed. Algebraic +, - and · as well as max and min are used as the operators. This method has a capability to yield simplified expressions of functions since the expressions of hyperplanes can be used for identifying slopes of values assumed by a function as well as for realizing the expression of the function. The techniques of usual algebra and geometry can be utilized when necessary. As for the circuit implementation, the "one operation amplifier per one function method" is also presented.

II. Definitions and Notations

In this paper, a switching algebra which has the following characteristics is employed.

1) Variables:

Variables x, y, \dots can assume at any instant

of time one out of R integer values from the set $Q = \{0, 1, \dots, R-1\}$.

2) Logical Operations:

logical sum $x \vee y = \max(x, y)$

logical product $x \wedge y = \min(x, y)$

3) R -valued $(R-1)$ -threshold function $g_{R-1}^R(e)$ is defined as:

$$g_{R-1}^R(e) = r_j, \quad (t_j \leq e < t_{j+1}, \\ j = 0, 1, \dots, R-1) \quad (1)$$

Where e = real-valued variable called excitation represented as (2) below,

$$r_j \in Q, \quad r_j < r_{j+1},$$

$$t_j = (r_{j-1} + r_j)/2, \quad (j = 1, \dots, R-1);$$

$$t_0 < r_0; \quad t_R > r_{R-1}.$$

$$e = \sum_{i=0}^{n-1} w_i x_i + w_n \quad (2)$$

where

x_i = i -th input variable

w_i, w_n = integer valued constant (either negative or positive).

Definition 1: As e expressed by (2) represents a hyperplane in the $n+1$ dimensional Euclidian space provided that the variables x_i are of usual real numbers, we define, in this paper, $g_{R-1}^R(e)$ expressed by (1) as a hyperplane (HP) in $(n+1)$ -dimensional space Q^{n+1} where $g_{R-1}^R(e)$ takes values on the $n+1$ st coordinate axis.

The functional model of a threshold element is shown in Fig. 1. In this paper, we employ the two functions of threshold elements, algebraic summation and threshold detection. The excitation e in Fig. 1 is represented by (2). Where the algebraic operators appear together with the logical operators the order of the operations for them is to be specified by parentheses as required. Furthermore, the function $P_k = g_{R-1}^R(e)$ is simply represented by the algebraic expression in parentheses with subscript t like

$$P_k = \left(\sum_{i=0}^{n-1} w_i x_i + w_n \right)_t \quad (3)$$

Since such HP's expressed as (3) are of course variables in the space Q , they can be used as elements for the MV operations mentioned above. The following theorem holds.

Theorem 1: Let x, y and z be multivalued variables. The following equations hold.

$$(x + (y \wedge z))_t = (x + y)_t \wedge (x + z)_t \quad (1A)$$

$$\{x + (y \vee z)\}_t = (x + y)_t \vee (y + z)_t \quad (1B)$$

$$\{x - (y \wedge z)\}_t = (x - y)_t \vee (x - z)_t \quad (1C)$$

$$\{x - (y \vee z)\}_t = (x - y)_t \wedge (x - z)_t \quad (1D)$$

$$\{(y \wedge z) - x\}_t = (y - x)_t \wedge (z - x)_t \quad (1E)$$

$$\{(y \vee z) - x\}_t = (y - x)_t \vee (z - x)_t \quad (1F)$$

Proof: Though only the proof for (1A) is shown below, the others can also be proven in the same manner.

If $y \leq z$, then

$$\{x + (y \wedge z)\}_t = (x + y)_t \quad (4)$$

On the other hand,

$$(x + y)_t \leq (x + z)_t$$

$$\begin{aligned} \therefore (x + y)_t \wedge (x + z)_t &= (x + y)_t \\ &= \{x + (y \wedge z)\}_t \end{aligned}$$

For $y \geq z$, the proof can also be made in the same manner as above. Furthermore, we can confirm those equations in Theorem 1 by the method of truth tables as in the case of Boolean algebra.

III. Representations of HP's and Their Intersections

The n -dimensional R -valued product space of n input variables x_0, x_1, \dots, x_{n-1} with values from Q is denoted as Q^n . For easy expressions, orthogonal axes are assumed for the coordinate systems throughout this paper. Let $V = (x_0, x_1, \dots, x_{n-1})$ be any point, "vertex", in Q^n and $f(V)$ a function which assumes values on the $n+1$ st axis y .

(3) represents a HP in the space Q^{n+1} whose coordinates are x_0, x_1, \dots, x_{n-1} and y . Generally, given $n+1$ values assigned to each of $n+1$ vertices in Q^n , i.e., each of the vertices of a n -dimensional "simplex" (in terminology of mathematics [15]), it is immediate to determine a hyperplane (HP) P_k in Q^{n+1} . Some simplices in Q^n $n = 1, 2, 3$, are shown in Fig. 2.

Let the HP determined by the assigned values to a simplex S_k be denoted as P_k and the corresponding planar region included in P_k P_k^i . As examples, S_0 and S_1 in Q^2 and the corresponding planar regions P_0^i and P_1^i in Q^{2+1} are shown in Fig. 3. In this paper, if a simplex is rectangular equilateral concerning a certain vertex, we call it a rectangular equilateral simplex (RELS).

The coefficients $w_i, i = 0, 1, \dots, n$, in the expression (3) can be determined solving the simultaneous linear equations whose unknowns are w_0, w_1, \dots, w_n . When the simplex by which a HP is to be determined is a RELS, the procedure to determine the expression (3) can be simplified as each of the coefficients $w_i, i = 0, \dots, n-1$, can be immediately obtained as the slope of the HP along the corresponding lateral edge of the RELS.

Example 1: A 3-dimensional RELS $V_0V_1V_2V_3$ with the values to be taken by a HP in Q^{3+1} is shown in Fig. 4. From these values, $w_i, i = 0, 1, 2$, in (3) which represent the slopes of the HP along the respective axes x_i are immediately obtained as 3, 2 and -1 respectively. Thus, P is represented as:

$$P = (3x_0 + 2x_1 - x_2 + w_3)_t \quad (5)$$

As the HP assumes value 0 at the vertex (1,1,1), we can get -4 for w_3 .

Suppose two HP's P_0 and P_1 in Q^{n+1} having different slopes. Naturally, they intersect each other by a n -dimensional boundary simplex.

Example 2: The planar regions P_0^i and P_1^i shown in Fig. 3 whose extensions are the planes P_0 and P_1 respectively connect by a line segment. In this case, we can say that P_0 and P_1 are on the logical product $P_0 \wedge P_1$.

IV. Covers of Functions by HP's

A n -variable R -valued switching function $f(x_0, \dots, x_{n-1})$ can be represented by a R -valued truth table. As an example, a truth table in coordinate representation for a two-variable four-valued function is given in Fig. 5.

Definition 2: When a function f has an expression composed of m HP's P_0, P_1, \dots, P_{m-1} as its elements, we call the set $\{P_0, P_1, \dots, P_{m-1}\}$ a cover of the function f .

The following theorem holds.

Theorem 2: At least one cover always exists for a multivalued function f specified by any truth table.

Proof: It is well known that the switching algebra which includes the operators literal, max and min is functionally complete. Since we can realize an equivalent function to the operator literal by a logical product of HP's with steep slopes and the algebra in this paper employs the operators max and min, the subject has been proven.

Here, we introduce the following definition:

Definition 3: Let the space Q^n be divided into a number of n -dimensional simplices S_i without any gap and overlapping among them and also, let all the vertices to which the values taken by a function $f(x_0, x_1, \dots, x_{n-1})$ are assigned be included as the vertices of some of such S_i . In this case, the set of S_i in Q^n constitute a "complex". In this paper, the set $\{P_i\}$ which consists of all the HP's determined by the values assigned to the vertices of such S_i is called a cover complex (CCOM) of the function f .

As far as our experiences are concerned, it seems to be true that we can synthesize a function using only the HP's within a CCOM $\{P_i\}$ of the function f . Such a function f may have a logical sum of products (or a logical product of sums) form in which the expressions of the HP's are used as the elements.

Example 3: In Fig. 6, the RELS's, i.e., the rectangular equilateral triangles with the respective names of the HP's P_{ij} to be determined by the values assigned to their vertices are shown and these RELS's form a CCOM for the function f .

V. Design Procedure

In this section, a procedure for synthesizing functions which satisfy the given truth tables using HP's as the elements is presented. Only integer slopes are used for HP's. The procedure follows the steps given below.

1) Given an incompletely specified truth table, assign suitable values to the DON'T CARE vertices of the RELS's each having at least one vertex of

assigned value 0 taking the following procedure for each of the DON'T CARE vertices. Pick up one of such DON'T CARE vertices as above. Suppose a line determined by one of the pairs of the assigned values along one of the axes on which the DON'T CARE vertex is located. If the vertices of the said pair of values are adjacent to the DON'T CARE vertex and the line takes an integer value at the DON'T CARE vertex, such value is adopted for a candidate for the value to be assigned to the DON'T CARE vertex. If there is no such line, the value 0 which is the same as one of the assigned values to the said RELS, may be assigned to the DON'T CARE vertex. Let a vertex in Q^n be denoted as $(x_0, x_1, \dots, x_{n-1})$.

Example 4: In the truth table given in Fig. 5, three lines determined by the pair of the values assigned to the vertices (1,1), (2,1); (3,0), (3,2); (1,1), (1,2) indicated in bold lines in Fig. 7 are found to have the integer slopes which may provide the DON'T CARE vertices (0,1), (3,1) and (1,0) around the vertices (2,0) or (0,2) with the values to be assigned. Notice that there are two such values for the vertex (3,1) as indicated in Fig. 7. Each of these values are used in the following steps.

2) Produce all the RELS's in Q^n such that each of them has at least one vertex with the assigned value 0 (or the minimal value in the truth table). The HP's determined by those RELS's are the candidates for the elements to compose the product terms in the representation of f , because each product term of f need take the value 0 at those vertices to which the value 0 is assigned.

Example 5: In Fig. 7(a) and (b), the rectangular equilateral triangles in which the names of the planes to be determined are indicated are the RELS's which has at least one vertex with the assigned value 0.

3) Determine each expression of the HP's scheduled in step 2. The simplification is automatically made at this stage because the same expression is given for the same HP even if the RELS's are different and consider that this procedure corresponds to the transfer cover selection algorithm [11] or that of the direct cover method [14]. Produce the truth table including the rows of those HP's as well as the function f . If HP's which take value 0 for only a part of the vertices with the assigned value 0 to f are included in the HP's produced in step 2, using those HP's produce all the logical products which takes value 0 for all the vertices with the assigned value 0 to f . To the truth table, add the rows for such product terms and the columns c , l and g which are to indicate the numbers of the vertices having the same values as f , less values than f and greater values than f respectively.

Example 6: The truth table which includes the rows of the planes obtained in Example 5 and the nine product terms produced by taking all the combinations of the HP's with the assigned value 0 at the vertex (2,0) and those with the assigned value 0 at the vertex (0,2) are shown in Table I. Such product terms can easily be produced as follows:

$$(P_0 \vee P_1 \vee Q_0) \wedge (P_5 \vee P_6 \vee Q_3) = \\ (P_0 \wedge P_5) \vee (P_0 \wedge P_6) \vee \dots \vee (Q_0 \wedge Q_3)$$

The columns c , l and g are also added.

4) Checking the entries in the column c , find the HP's or the product terms which include the maximum number of the vertices having the same values as f . If there exist more than one such HP's or products, the following steps are to be taken for each of them. At this stage, the simplicity of expressions is also to be taken into consideration. Thus, we select one of such HP's or products and hereafter, we call them preliminary covers (PCOV's) of f .

Example 7: According to the above procedure, the product $P_1 \wedge P_6$ in Table I is selected as the PCOV.

5) Produce a new row named as f_0 in the truth table such that its values for the respective vertices are the same as those of f except that the values of the PCOV are assigned to the DON'T CARE vertices of f . Produce all the RELS's for f_0 such that at least one vertex of each of them has the different value from that of the PCOV.

Example 8: Referring to the PCOV obtained in Example 7, the row for f_0 having the different values from those of the PCOV at the vertices (0,0) and (3,3) is added to Table I. The truth tables for f_0 are reproduced in coordinate representation in Fig. 8(a) and (b) and those vertices with the different values from those of the PCOV are encircled. With respect to such vertices, all the rectangular equilateral triangles with the names of the corresponding HP's in them are shown in Fig. 8.

6) Determine the expressions for the HP's obtained in step 5 and add their rows to Table I. Fill the entries of c , l and g for the new rows. At this stage, at least one CCOM of the function f composed of the new HP's and those included in the PCOV has already been established. As stated in section IV, we can usually ("always" from our experiences) produce at least one expression for the function f composed of the HP's included in the CCOM. For convenience, we define the following two types for the vertices where f_0 has the different values from the PCOV.

Type 1: The vertices where f_0 has larger values than those of the PCOV.

Type 2: The vertices where f_0 has less values than those of the PCOV.

Referring to the entries for c , l and g , select one of the HP's having the same values as f_0 for the type 1 vertices and less values for the other vertices that have the assigned values and one of the HP's having the same values as f_0 for the type 2 vertices and larger values for the other vertices that have the assigned values. In this case the simplicity of the expressions is to be taken into account. If there is no such HP's, produce, using the new rows, the logical products or sums which have the same characteristics as the HP's mentioned above. For this, any rows in Table I can be used as well.

Make the logical sum of the PCOV and the selected HP's or the products produced for the type 1 vertices and further, produce the logical product of such sum with the selected HP's or the products produced for the type 2 vertices so that we can get the expression for f_0 .

Example 9: Continuing Example 8, we begin with the vertex (0,0) where f_0 has a larger value than the PCOV. Referring to the values in the entries for c , l and g , we can take Q_5 or produce the

product $P_7 \wedge P_8$ for the vertex (0,0) and Q_6 or $P_9 \vee P_{10}$ for the vertex (3,3). Because of simplicity, we select here the HP's instead of the products. In order to provide the vertex (0,0) with the value 1, we make the logical sum of the PCOV and Q_5 which has the value 1 at (0,0). For the vertex (3,3) where f_0 has a less value than the PCOV, we produce the product of the sum obtained above with Q_6 according to the procedure. We obtain the following expression:

$$\begin{aligned} f_0 &= \{(P_1 \wedge P_6) \vee Q_5\} \wedge Q_6 = (P_1 \wedge P_6 \wedge Q_6) \vee Q_5 \\ &= \{(x_0 + 2x_1 - 2)_t \wedge (2x_0 + x_1 - 2)_t \wedge \\ &\quad (13 - 2x_0 - 2x_1)_t\} \vee (1 - x_0 - x_1)_t \end{aligned} \quad (6)$$

7) Since it is not proven yet that we can always produce an expression for f from such a CCOM as stated above, we have to say that we can use the method suggested in the proof of Theorem 2 or repeat the steps 5 and 6 using the expression obtained in step 6 above as the new PCOV to conclude the process.

8) Simplify the obtained expression applying Theorem 1 if any.

9) If there remain the other PCOV's obtained in step 4, take the same steps (5) - (8) for them so that we can get the other expressions for f .

Example 10: Applying (1A) in Theorem 1 to the expression of f_0 obtained in Example 9,

$$\begin{aligned} P_1 \wedge P_6 &= (x_0 + 2x_1 - 2)_t \wedge (2x_0 + x_1 - 2)_t \\ &= \{[(x_0 + 2x_1) \wedge (2x_0 + x_1)] - 2\}_t \\ &= \{x_0 + x_1 - 2 + (x_0 \wedge x_1)\}_t. \end{aligned}$$

Thus, we get the following expression:

$$\begin{aligned} f_0 &= \{[x_0 + x_1 - 2 + (x_0 \wedge x_1)]_t \wedge \\ &\quad [1 + 2(6 - x_0 - x_1)]_t\} \vee (1 - x_0 - x_1)_t. \end{aligned} \quad (7)$$

VI. Functions with Several Variables

As an example, let us take the four-valued full adder circuit. Its block diagram and the truth table in coordinate representation are shown in Fig. 9 and Fig. 10 respectively. One of the 3-dimensional RELS's, i. e., a rectangular equilateral tetrahedron having (3,1,1) as the right angle vertex is shown in Fig. 11. The HP's determined in Q^{3+1} by such RELS's are reduced into very few kinds. Through the steps described in Section V, we get the following representation which is considered to be the simplest.

$$f(x_0, x_1, x_2) = (S - 4)_t \vee \{(S)_t \wedge \{3(4 - S)\}_t\} \quad (8)$$

where

$$S = x_0 + x_1 + x_2.$$

VII. Circuit Implementation

The circuit which represents a function can be implemented as voltage mode or current mode circuits. For current mode circuits, the usual type of I^2L circuits [3] may be used. As for voltage mode

circuits we can use the "one operation amplifier per one function" method as presented below.

Applying Theorem 1, a function composed of HP's can be converted into a form of subtraction of one of two expressions having no algebraic - from the other so that we can realize the function using only one operation amplifier. As an example, the expression of (8) can be converted as:

$$\begin{aligned} f &= (S - 4)_t \vee \{(S)_t \wedge (12 - 3S)_t\} \\ &= \{[(S - 4 + 4 + 3S) \vee \{(S + 4 + 3S) \wedge \\ &\quad (12 - 3S + 4 + 3S)\}] - (4 + 3S)\}_t \\ &= \{[(4S) \vee \{(4S + 4) \wedge 16\}] - (4 + 3S)\}_t \end{aligned} \quad (9)$$

For simplicity of demonstration, assuming S as one variable which can take one of values 0 - 7, we can get the circuit in Fig. 12 for eq.(9) employing the principles of the usual addition or subtraction circuits with operation amplifiers. In Fig. 12, the feed-back circuit with r_{12} and r_{13} is to compensate the deviations caused by the circuits for \wedge and \vee operations realized by the transistors named as T_0 and T_1 and those T_3 and T_4 respectively. This circuit can produce such exact outputs as to need no level-regeneration circuit if the inputs are correct. Notice that the outmost parentheses with sub. t of (9) is deleted in Fig. 12.

VIII. Conclusion

The developed method to implement multivalued switching functions allows comparatively simple synthesizing procedure including simplification of expressions as stated in 3) of section V. Though only the sum of products form has been considered, those of product of sums form can be treated in the similar manner. It is considered that the circuits obtained through the procedure described in this paper may have fine transient characteristics for fast operations since the functions are composed of "slopes".

Acknowledgement

The authors wish to thank Dr. M. Goto, Meiji University, for his helpful comments and discussions.

References

- [1] T.T. Dao, E.J. McCluskey and L.K. Russel, "Multivalued Integrated Injection Logic," IEEE Trans. Comput., vol. C-26, pp. 1233-1241, Dec. 1977.
- [2] O. Ishizuka, "On Multivalued Multithreshold Networks Composed of Conventional Threshold Elements," IEEE Trans. Comput. vol. C-26, pp. 1251-1257, Dec. 1977.
- [3] E.J. McCluskey, "Logic Design of Multi-Valued I^2L Logic Circuits," Proc. 8th Symp. Multiple-Valued Logic, May 1978, pp. 14-22.
- [4] K.W. Current and D.A. Mow, "Four-Valued Threshold Logic Full Adder Circuit Implementation," Proc. 8th Symp. Multiple-Valued Logic, May 1978, pp. 95-100.
- [5] O. Ishizuka, "Synthesis of Multivalued Multithreshold Networks for Applying I^2L Circuits," Proc. 9th Symp. Multiple-Valued Logic, May

1979, pp. 67-73.

[6] E.J. McCluskey, "Logic Design of Multi-Input Quad I^2L Circuits," Proc. 9th Symp. Multiple-Valued Logic, May 1979, pp. 121-127.

[7] C. Moraga, "Extension of Multiple-Valued Threshold Logic," Proc. 9th Symp. Multiple-Valued Logic, May 1979, pp. 232-240.

[8] M. Davio and J.P. Deschamps, "Synthesis of Discrete Functions Using I^2L Technology," IEEE Trans. Comput., vol. C-30, Sept. 1981, pp.653-661.

[9] A. Druzeta, Z.G. Vranesic and A.S. Sedra, "Applications of Multi-Threshold Elements in the Realization of Many Valued Logic Networks," IEEE Trans. Comput., vol. C-23, Nov. 1974, pp. 1194-1198.

[10] K.C. Smith, "The Prospects for Multivalued Logic: A Technology and Applications View," IEEE Trans. Comput., vol. C-30, Sept. 1981, pp.619-634.

[11] Z.G. Vranesic, E.S. Lee and K.C. Smith,

"A Many-Valued Algebra for Switching Systems," IEEE Trans. Comput., vol. C-19, Oct. 1970, pp. 964-971.

[12] T. Kitahashi, H. Nomura, Y. Tezuka and Y. Kasahara, "Characterizing Parameters of Ternary Logical Functions and their Applications to the Threshold Logical Functions" (in Japanese), Trans. IECE, vol. 52-C, No.10, pp. 641-648, Oct. 1969.

[13] H. Nomura, "Learning of the Multi-Threshold Function and its Application to the Synthesis of Logical Functions" (in Japanese), Trans. IECE, vol. 55-D, No.3, pp.194-201, March 1972.

[14] G. Pomper and J.R. Armstrong, "Representation of Multivalued Functions Using the Direct Cover Method," IEEE Trans. Comput. vol. C-30, Sept. 1981, pp. 674-679.

[15] K. Yano, "Mathematical Small Dictionary" (in Japanese), Kyoritsu Publication Co., Oct. 1968.

Table 1. The Truth Table for the Function in Q^{2+1}

	x_0	0 1 2 3	0 1 2 3	0 1 2 3	0 1 2 3			
	x_1	0 0 0 0	1 1 1 1	2 2 2 2	3 3 3 3	c	1	g
	f	1 - 0 1	- 1 2 -	0 2 - 3	- 3 - 1			
P_0, P_2	$(2x_1)_t$	0 0 0 0	2 2 2 2	3 3 3 3	3 3 3 3			
P_1, P_3, Q_1, Q_2	$(x_0 + 2x_1 - 2)_t$	0 0 0 1	0 1 2 3	2 3 3 3	3 3 3 3			
P_4	$(x_0 + x_1 - 2)_t$	0 0 0 1	0 0 1 2	0 1 2 3	1 2 3 3			
P_5	$(2x_0)_t$	0 2 3 3	0 2 3 3	0 2 3 3	0 2 3 3			
P_6, Q_4	$(2x_0 + x_1 - 2)_t$	0 2 3 3	0 1 3 3	0 2 3 3	1 3 3 3			
Q_0	$(x_1)_t$	0 0 0 0	1 1 1 1	2 2 2 2	3 3 3 3			
Q_3	$(x_0)_t$	0 1 2 3	0 1 2 3	0 1 2 3	0 1 2 3			
$P_0 \wedge P_5$		0 0 0 0	0 2 2 2	0 2 3 3	0 2 3 3	5		
$P_0 \wedge P_6$		0 0 0 0	0 1 2 2	0 2 3 3	1 3 3 3	7	2	1
$P_0 \wedge Q_3$		0 0 0 0	0 1 2 2	0 1 2 3	0 1 2 3	5		
$P_1 \wedge P_5$		0 0 0 1	0 1 2 3	0 2 3 3	0 2 3 3	7	2	1
$P_1 \wedge Q_3$		0 0 0 1	0 1 2 3	0 1 2 3	0 1 2 3	6		
$P_1 \wedge P_6$	PCOV	0 0 0 1	0 1 2 3	0 2 3 3	1 3 3 3	8	1	1
$Q_0 \wedge P_5$		0 0 0 0	0 1 1 1	0 2 2 2	0 2 3 3	4		
$Q_0 \wedge P_6$		0 0 0 0	0 1 1 1	0 2 2 2	1 3 3 3	5		
$Q_0 \wedge Q_3$		0 0 0 0	0 1 1 1	0 1 2 2	0 1 2 3	3		
P_4		0 0 0 1	0 0 1 2	0 1 2 3	1 2 3 3	4		
	f_0	1 0 0 1	0 1 2 3	0 2 3 3	1 3 3 1			
P_7	$(x_0 - x_1 + 1)_t$	0 2 3 3	0 1 2 3	0 0 1 2	0 0 0 0	5	3	2
P_8	$(-x_0 + x_1 + 1)_t$	0 0 0 0	2 1 0 0	3 2 1 0	3 3 2 0	6	3	1
P_9	$(-2x_0 + 7)_t$	3 3 3 1	3 3 3 1	3 3 3 1	3 3 3 0	3	1	6
P_{10}	$(-2x_1 + 7)_t$	3 3 3 3	3 3 3 3	3 3 3 3	1 1 1 0	2	1	7
Q_5	$(-x_0 - x_1 + 1)_t$	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	3	7	0
Q_6	$(-2x_0 - 2x_1 + 13)_t$	3 3 3 3	3 3 3 3	3 3 3 3	3 3 3 0	3	0	7






Fig. 1. Functional model of a threshold element.




(a) Simplices S_0, S_1 .



(b) Planar region P'_0, P'_1 .


Fig. 3. Examples of simplices and planar regions.



(a) 1-dimensional



(b) 2-dimensional



(c) 3-dimensional

Fig. 2. Simplices.




Fig. 5. A truth table in coordinate representation.




Fig. 6. A CCOM composed of RELS's.




Fig. 7. Rectangular equilateral triangles each of which has a vertex of value 0.




Fig. 8. Rectangular equilateral triangles each of which has a vertex with a different value from f.




Fig. 4. A 3-dimensional RELS.




Fig. 11. A RELS in Q^3 .





Fig. 10. Truth table for the sum in the 4-valued full adder.





Fig. 9. Block diagram of 4-valued full adder.



$$r_0 = R/2, r_1 = R/9, r_3 = r_4 = r_5 = r_7 = r_9 = R$$

$$r_6 = R/6, r_8 = R/3, R = 18K\Omega$$

Fig. 12. The circuit to realize the function f composed of HP's.

P-VALUED INPUT, Q-VALUED OUTPUT THRESHOLD LOGIC
AND
ITS APPLICATION TO THE SYNTHESIS OF P-VALUED LOGICAL NETWORKS

by Takahiro HAGA* and Teruo FUKUMURA**

* Education Center for Information Processing, Nagoya University
** Faculty of Engineering, Nagoya University
Furo-cho, Chikusa-ku, Nagoya-shi, JAPAN 464

Abstract

In this paper, we describe an application of the p-valued input, q-valued output threshold elements ($2 \leq q \leq p$, $3 \leq p$), namely (p,q)-logical elements, to the synthesis of the p-valued logical networks. The idea of the (p,q)-logic stems from the considerations that on the threshold logic the extension of the input value to the many-valued one is quite easy, while a similar extension concerning outputs is very difficult. It is shown that under some restricted situation, the optimum value q^* of q can be determined to construct the minimum cost p-valued network using the (p,q)-threshold elements.

1. Introduction

The threshold elements will be useful for the realization of the many-valued logic, because the inputs of the threshold elements can be very easily extended to the analog-valued case and hence to the many-valued case. But the extension of the outputs of the threshold elements to the many-valued case is difficult because the number of necessary threshold monotonically increases.

In this paper, we propose use of the p-valued input, q-valued output threshold elements (called (p,q)-threshold elements) to construct the p-valued logical networks, where $2 \leq q \leq p$, $3 \leq p$ and the q output-values for each element are variously selected among the p values. Some p-valued logical elements are, of course, necessary at least as an output element of the p-valued logical network. Min-, max-element, or an analog-adder will be the candidate for such a p-valued logical element.

An optimum value q^* can be determined to realize the minimum cost p-valued exclusive OR by using the (p,q)-adic-min-max network, although the situation is rather restricted.

As a result of consideration of the (p,q)-logical completeness, the condition of completeness, which is almost equivalent to the q-valued logical completeness, is found. This result is applicable to solve what elements must be prepared to realize arbitrarily given p-valued functions by using as few kind of elements, such as polycheck⁽¹⁾, etc., as possible.

2. Some Properties of the p-Valued
Threshold Logic⁽²⁾

In the p-valued threshold logic, one p-valued function may be a threshold function or not, depending on the p input values a_1, \dots, a_p , which correspond physically to the voltages, etc. By this property, whenever the physical values representing the logical values are changed, p-valued threshold network realizing a given p-valued function must be, in general, redesigned.

One method to solve such a problem is to use only the universal threshold elements which are threshold elements for any $\{a_i\}$. Among the universal threshold elements, especially, the elements named p-adic elements are important.

2.1 Selection of the Logical Value

In the p-valued logical function $f=f(x_1, \dots, x_n)$, each variable is assumed to take one of the values belonging to the set of $\{a_1, \dots, a_p\}$, and also its output values are assumed to be a value in the same $\{a_1, \dots, a_p\}$, where $a_1 < \dots < a_p$. An n-argument p-valued function takes its values on p^n vertices (x_1, \dots, x_n) and these vertices are properly numbered by ρ .

[Definition 1] Let a set of p logical values be denoted by L_p . L_p satisfying (1) is called symmetrical logical value and represented by S_p .

$$a_1 + a_p = a_2 + a_{p-1} = \dots = 0 \quad (1)$$

When $a_{i+1} - a_i$ is equal to each other for any i in S_p , the set of such logical values is represented by D_p .

[Definition 2] A p-valued function $f(x_1, \dots, x_n)$ is called a p-valued threshold function with respect to a set of p logical values, $L_p = \{a_1, \dots, a_p\}$, when there exists a weight vector $\mathbf{a} = (a_1, \dots, a_n, t_1, \dots, t_{p-1})$ satisfying (2).

$$\left. \begin{aligned} f(\rho) = a_p &\iff w(\rho) > t_{p-1} \\ f(\rho) = a_{p-1} &\iff t_{p-1} > w(\rho) > t_{p-2} \\ &\dots \\ f(\rho) = a_1 &\iff t_1 > w(\rho) \end{aligned} \right\} \quad (2)$$

where $w(\rho) = a_1 \cdot x_1(\rho) + \dots + a_n \cdot x_n(\rho)$, $x_i(\rho) \in L_p$, $t_1 < \dots < t_{p-1}$.


When two sets of p logical values $L_p = \{a_i\}$ and $L'_p = \{a'_i\}$ have a relation $a'_i = c \cdot a_i + d$ ($i=1, \dots, p$; $c > 0$ and d are constants), a threshold element for L_p is also so for L'_p and vice versa, therefore L_p and L'_p play the same role in the threshold logic.

[Definition 3] Define the NOT by (3).

$$\bar{a}_i = a_{p-i+1} \quad (3)$$

When $p=2$, (3) means the usual NOT of 2-valued logic. NOT of (3) corresponds to a threshold element for any L_p , and (3) is equivalent to $\bar{x} = -x$ for S_p which is easily realized.

Only S_p is considered in the following. In general, whether a given function is a threshold function or not depends on S_p . For example, the 4-valued function in Fig.1 (a) is not a threshold function for D_p but is a threshold function for S_p in Fig.1 (b).



$$\text{output} \begin{cases} \circ a_4, & \Delta a_2 \\ \times a_3, & \bullet a_1 \end{cases}$$

Fig.1 Linear separability depending on the selection of the logical value.

2.2 p-adic Functions

The properties described in 2.1 give a problem when a given function is realized by the threshold elements. That is, by the change of the logical values the redesigns of networks might be necessary. One method solving this problem is to restrict the elements to the special elements which are threshold elements for any S_p .

[Definition 4] A function which is a threshold function for any S_p is called a universal threshold function. And, a network with only the universal elements is called a universal network.

Among the universal elements, the next p-adic element is especially important.

[Definition 5] Associate a p-adic number $\rho = (i_{n-1}, \dots, i_1)_{p-1}$ with a vertex $(a_{i_1}, \dots, a_{i_n})$. The function $f(x_1, \dots, x_n)$ is called a (representative) p-adic function when $f(\rho_1) \geq f(\rho_2)$ for any pair $\rho_1 > \rho_2$. The families of the representative p-adic function,

that is, functions obtained from the representative function by the negation of variable and/or function, are also called p-adic functions.

For example, the functions in Table-1 are both p-adic functions.

Table-1 Examples of p-adic functions.

①	x ₂	3	2	3	3
		2	1	2	2
		1	1	1	1
			1	2	3
		x ₁			

②	x ₂	4	4	3	1	1
		3	4	3	2	1
		2	4	4	2	1
		1	4	4	3	1
		1	2	3	4	
		x ₁				

[Property 1] A p-adic function is a universal function.

(Proof) It is sufficient to show that each representative of p-adic functions is universal. And this is known easily by using a weight vector of $a_n \gg \dots \gg a_1 \geq 0$ (Q.E.D.).

The Property 1 guarantees that a network with only the p-adic elements has the universality.

3. (p,q)-adic Functions

As mentioned in 1., a p-valued threshold element needs (p-1) thresholds, and the physical realization of p-valued threshold element becomes radically difficult with the increase of p . Therefore, we consider (p,q)-adic functions with q output values among p values ($2 \leq q \leq p$). The (p,q)-adic function is also regarded as an output degenerated p-adic function in 2.2. The smaller q is, the easier the physical realization of (p,q)-adic element ((q-1) thresholds suffice) is.

When p-valued networks are constructed with these (p,q)-adic elements, of course, some p-valued elements are necessary at least as an output element of the network. For such p-valued elements, analog-adder, min-, max-element, etc., are considered to be preferable, because they are easily realized and have the universal properties.

4. A Synthesis Method of the p-Valued Networks using (p,q)-adic Elements

One method of the synthesis of p-valued networks utilizing the (p,q)-logic is proposed, which is called a (p,q)-adic·min·max network scheme as illustrated in Fig.2.

Given a p-valued function $f(x_1, \dots, x_n)$ to be realized, the main problem is how to select the (p,q)-adic elements $L_{11}, L_{12}, \dots, L_{m1}, L_{m2}$ in Fig.2. One of selecting strategies is offered in Fig.3, and the strategies of (1), (2) ①, etc., always yield the sufficient (p,q)-adic elements to realize the arbitrarily given $f(x_1, \dots, x_n)$. Furthermore, by the strategies of (2) ②, etc., more efficient networks could be sometimes obtained. In general, to construct the networks of




Fig. 2 (p,q)-adic min-max network scheme.




Fig. 3 The selection strategies of the (p,q)-adic elements L_{ij} in Fig. 2.

smaller m in Fig. 2, it is important to reorder the variable number so that the characteristic vector of $f(x_1, \dots, x_n)$ satisfies the relation $b_{11} \leq \dots \leq b_{n1}$ ($b_{i1} = \sum_{\rho=0}^{i-1} x_{i-\rho} \cdot f(\rho)$, $i=1, \dots, n$)⁽²⁾, where $\rho=(i_n-1, \dots, i_1-1)_p$ of Definition 5.

5. Examples of Optimizing the Value q

Consider the p -valued exclusive OR function (4) to be realized by the scheme of Fig. 2, which is important as the p -valued adder.

$$f(x_1, \dots, x_n) = \text{MOD}[(1(x_1)-1) + \dots + (1(x_n)-1), p] + 1, \quad (4)$$

where

$$1(x) = i \quad (\text{when } x = \alpha_i). \quad (5)$$

For that function, the optimum $q=q^*$ will be determined in the following, under the next assumptions.

[Assumption]

- (1) The realizing cost of each (p,q) -adic element is equally $a(q)$.
- (2) The realizing cost of each min-element (of 2 inputs) is equally b , where $b > 0$.
- (3) The realizing cost of max-element (of m inputs) is $c \cdot (m-1)$, where $c > 0$ and $b \leq c$ in usual.

Now, two cases of $a(q)$ are investigated,

$$\begin{cases} a(q) = a \cdot q^k & (a > 0, k \geq 1) & (6-1) \\ a(q) = a^q & (a > 1) & (6-2) \end{cases}$$

[Definition 6] Under the above assumptions, let $C(q)$ be the total cost for constructing a network realizing a given function $f(x_1, \dots, x_n)$. And, the value q which minimize $C(q)$ ($2 \leq q \leq p$) is denoted by q^* , that is, $C(q^*) = \min_{2 \leq q \leq p} C(q)$.

For the function of (4), $m = p^n / (q-1)$. Therefore,

$$C(q) \approx \begin{cases} 2a \cdot \frac{p^n}{q-1} + b \cdot \frac{p^n}{q-1} + c \cdot \left(\frac{p^n}{q-1} - 1 \right) & (a(q) = a \cdot q^k) & (7-1) \\ 2a \cdot \frac{p^n}{q-1} + b \cdot \frac{p^n}{q-1} + c \cdot \left(\frac{p^n}{q-1} - 1 \right) & (a(q) = a^q) & (7-2) \end{cases}$$

$$\frac{dC(q)}{dq} \approx \begin{cases} \frac{2a \cdot (k-1) \cdot p^n \cdot q^{k-1} - 2a \cdot k \cdot p^{k-1} - (b+c)}{(q-1)^2} \cdot p^n & (a(q) = a \cdot q^k) & (8-1) \\ \frac{2 \cdot \ln a \cdot a \cdot p^n - 2 \cdot (1 + \ln a) \cdot a^p - (b+c) \cdot p^n}{(q-1)^2} & (a(q) = a^q) & (8-2) \end{cases}$$

Table-2 Some concrete examples of q^* .

	$a(q) = a \cdot q^k$		$a(q) = a^q$
	$k=1$	$k \geq 2$	
p	p	2	3

(Continued)
(The case of $a=2$,
 $b=c=1$.)

	$a(k) = a \cdot q^k$			$a(q) = a^q$
	$k=1$	$k=2$	$k \geq 3$	
q^*	p	3	2	3

(The case of $a=2, b=c=4.$)

As an example, some concrete values of q^* are calculated in Table-2. In another special case of $a(q)=a \cdot q^2$ and $b=c, q^*=1+\sqrt{1+(b/a)}$ and b/a vs. q^* is illustrated in Fig.4.




Fig.4 b/a vs. q^* in a special case.

6. (p,q)-Logical Completeness

In this chapter, (p,q)-logical completeness is discussed in general, where $2 \leq q \leq p, 3 \leq p$ and the q output values are variously selected among the p values. As mentioned previously, some p-valued logical elements are necessary to realize p-valued logical networks.

Now, in this section, the discussion is restricted only to the logical point of view, so the physical values corresponding to the logical values need not be considered. Let a set L of p logical input values be

$$L = \{1, 2, \dots, p\}. \quad (9)$$

Also, let a set J of q logical output values be

$$J = \{i_1, i_2, \dots, i_q\}, \quad (10)$$

where $1 \leq i_1 < i_2 < \dots < i_q \leq p$ ($2 \leq q \leq p$).

[Definition 7] Let $\{F\}$ represent the set of all (p,q)-functions which are realized by only using the (p,q)-functions in F, where F is a set of (p,q)-functions. When $\{F\}$ is equal to the set of all (p,q)-functions, F is said to be (p,q)-logically complete.

[Definition 8] A set F of (p,q)-functions is said to be closed when the following property is hold: If a (p,q)-function $f(x_1, \dots, x_n)$ of the output-value set $J = \{i_1, \dots, i_q\}$ is included in F, then any (p,q)-function $f'(x_1, \dots, x_n)$ obtained by replacing output i_1, \dots, i_q to i'_1, \dots, i'_q , respectively, is also included in F, where $1 \leq i'_1 < \dots < i'_q \leq p$.

In this Definition 8, it should be noticed that the equalities among i'_1, \dots, i'_q are allowed and this is motivated by a characteristics in physical realization of the threshold elements, i.e., f and f' can be realized by the same weight vector.

[Definition 9] Let a q-valued function $f^*(x_1, \dots, x_n)$ be obtained from a given (p,q)-function $f(x_1, \dots, x_n)$ by restricting the input values to q values. That is,

$$f^*(x_1, \dots, x_n) \sim f(x_1 \in J_1, \dots, x_n \in J_n) \quad (11)$$

where $J_j = \{i_{j_1}, \dots, i_{j_q}\}, 1 \leq i_{j_1} < \dots < i_{j_q} \leq p$ (for each $j=1, \dots, n$), and the symbol \sim means that the q logical values in each input $x_j \in J_j$ are regarded as $1, \dots, q$ respectively and the output values of f, say $1 \leq i_1 < \dots < i_q \leq p$, are regarded as $1, \dots, q$ respectively. And let

$$|f(x_1, \dots, x_n)|^* = \{f^*(x_1, \dots, x_n) | x_1 \in J_1, \dots, x_n \in J_n; \text{ for any } J_1, \dots, J_n\}. \quad (12)$$

[Definition 10] A (p,q)-function is said to be (j_1, j_2) -degenerate when (13) holds ($1 \leq j_1 < j_2 \leq p$),

$$\begin{aligned} f(x_{i_1} = \dots = x_{i_t} = j_1; x_{i_{t+1}}, \dots, x_{i_n}) \\ = f(x_{i_1} = \dots = x_{i_t} = j_2; x_{i_{t+1}}, \dots, x_{i_n}) \end{aligned} \quad (13)$$

(for any $\{x_{i_1}, \dots, x_{i_t}\} \subseteq \{x_1, \dots, x_n\}, 1 \leq t \leq n$).

And, a set F of (p,q)-functions is called (j_1, j_2) -degenerate when (p,q)-functions in F are all (j_1, j_2) -degenerate for the same $1 \leq j_1 < j_2 \leq p$. when there exists a (p,q)-function in F which is not (j_1, j_2) -degenerate (that is, F is not (j_1, j_2) -degenerate) for any $1 \leq j_1 < j_2 \leq p$, F is called nondegenerate.

[Theorem 1] Assume a p-valued max-element is available as an output element of a network. Under this assumption, the necessary and sufficient condition for the closed set F of (p,q)-functions to be (p,q)-logically complete, is to hold the following conditions (1) and (2):

- (1) $|F|^* = \{|f|^* | f \in F\}$ is q-valued logically complete.
- (2) F is nondegenerate.

(Proof) Given in the Appendix.

The Theorem 1 shows that (p,q)-logical completeness is almost equivalent to q-valued logical completeness⁽³⁾.

(Example) Examples of the polycheck-like (3,2)-logical completeness.

$$F_1 = \left\{ \begin{array}{l} \begin{array}{c} f_1 \\ \begin{array}{ccc|ccc} 3 & 1 & 1 & 1 & 3 & 1 & 1 & 1 \\ 2 & 1 & 1 & 1 & 2 & 1 & 1 & 1 \\ 1 & 2 & 2 & 1 & 1 & 3 & 3 & 1 \end{array} \\ \hline 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \end{array} \\ \begin{array}{c} f_2 \\ \begin{array}{ccc|ccc} 3 & 2 & 2 & 2 & 3 & 2 & 2 & 2 \\ 2 & 2 & 2 & 2 & 2 & 3 & 2 & 2 \\ 1 & 3 & 3 & 2 & 1 & 3 & 3 & 2 \end{array} \\ \hline 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \end{array} \end{array} \right\}, I_1, I_2, I_3$$

$$F_2 = \left\{ \begin{array}{l} \begin{array}{c} f_4 \\ \begin{array}{ccc|ccc} 3 & 1 & 1 & 1 & 3 & 1 & 1 & 1 \\ 2 & 2 & 1 & 1 & 2 & 3 & 1 & 1 \\ 1 & 2 & 2 & 2 & 1 & 3 & 3 & 3 \end{array} \\ \hline 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \end{array} \\ \begin{array}{c} f_5 \\ \begin{array}{ccc|ccc} 3 & 1 & 1 & 1 & 3 & 2 & 2 & 2 \\ 2 & 3 & 1 & 1 & 2 & 3 & 2 & 2 \\ 1 & 3 & 3 & 3 & 1 & 3 & 3 & 3 \end{array} \\ \hline 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \quad 1 \quad 2 \quad 3 \end{array} \end{array} \right\}, I_1, I_2, I_3$$

³ If the output values of f are $1 \leq i_1 < \dots < i_q \leq p, 1 \leq q \leq p$, then f^* of (11) is not unique. In such a case, f^* is defined as a set of all possible f^* of (11).

$$F_3 = \left\{ \begin{array}{c} \begin{array}{|c|c|c|c|} \hline 3 & 1 & 1 & 1 \\ \hline 2 & 2 & 1 & 1 \\ \hline 1 & 2 & 2 & 1 \\ \hline \end{array} \\ \begin{array}{|c|c|c|c|} \hline 3 & 1 & 1 & 1 \\ \hline 2 & 3 & 1 & 1 \\ \hline 1 & 3 & 3 & 1 \\ \hline \end{array} \\ \begin{array}{|c|c|c|c|} \hline 3 & 2 & 2 & 2 \\ \hline 2 & 3 & 2 & 2 \\ \hline 1 & 3 & 3 & 2 \\ \hline \end{array} \\ \end{array} \right\}, I_1, I_2, I_3$$

($I_1=1, I_2=2, I_3=3$. See the proof of sufficiency in Appendix.)

Each F_i is generated from f_i by extending so that F_i satisfies the closedness of the Definition 8, and F_i could be said to be polycheck-like ($i=1,2,3$), i.e., each F_i is (3,2)-logically complete assuming that 3-valued max-element is available. It should be noticed that f_1 and f_2 are both (3,2)-adic functions.

Now, it is known that there exists F which satisfies only the condition (1) or (2) and F is not (p,q)-logically complete.

(Example)
(1) F satisfies the condition (1) and is not (3,2)-logically complete.

$$F = \left\{ \begin{array}{c} \begin{array}{|c|c|c|c|} \hline 3 & 2 & 1 & 1 \\ \hline 2 & 2 & 1 & 1 \\ \hline 1 & 2 & 2 & 2 \\ \hline \end{array} \\ \begin{array}{|c|c|c|c|} \hline 3 & 3 & 1 & 1 \\ \hline 2 & 3 & 1 & 1 \\ \hline 1 & 3 & 3 & 3 \\ \hline \end{array} \\ \begin{array}{|c|c|c|c|} \hline 3 & 3 & 2 & 2 \\ \hline 2 & 3 & 2 & 2 \\ \hline 1 & 3 & 3 & 3 \\ \hline \end{array} \\ \end{array} \right\}, I_1, I_2, I_3$$

(2) F satisfies the condition (2) and is not (3,2)-logically complete.

$$F = \left\{ \begin{array}{c} \begin{array}{|c|c|c|c|} \hline 3 & 1 & 2 & 2 \\ \hline 2 & 1 & 1 & 2 \\ \hline 1 & 1 & 1 & 2 \\ \hline \end{array} \\ \begin{array}{|c|c|c|c|} \hline 3 & 1 & 3 & 3 \\ \hline 2 & 1 & 1 & 3 \\ \hline 1 & 1 & 1 & 3 \\ \hline \end{array} \\ \begin{array}{|c|c|c|c|} \hline 3 & 2 & 3 & 3 \\ \hline 2 & 2 & 2 & 3 \\ \hline 1 & 2 & 2 & 3 \\ \hline \end{array} \\ \end{array} \right\}, I_1, I_2, I_3$$

7. Conclusions

A synthesizing method of the p-valued logical networks (that is, (p,q)-adic min-max scheme) was described by using the (p,q)-threshold elements ($2 \leq p, 3 \leq q$). And, the optimum value q^* was determined for the p-valued exclusive OR to be realized by the minimum cost network. Loosely speaking, the greater the relative cost of the (p,q)-adic element to that of min-, max-element becomes, the smaller the optimum value q^* becomes. This is an intuitively acceptable result.

Next, the (p,q)-logical completeness was discussed in general and the polycheck-like (3,2)-adic functions were discovered. A problem remains, however, i.e., how to efficiently construct the p-valued logical networks by using a small set of (p,q)-logical elements with min-, max- and/or analog-adder element, etc., is left for further studies.

References

- (1) Tanaka et al: "Functional Completeness and Polychecks in 3-Valued Logic," Trans. IECE Japan, J53-C, 2, pp.111-118 (1970).

- (2) Haga et al: "A Problem in the Many-Valued Threshold Logic and its Solution," Trans. IECE Japan, J55-D, 8, pp.515-522 (1972).
- (3) Rosenberg: "La structure des fonctions de plusieurs variables sur un ensemble fini," Comptes Rendus Acad. Sc. Paris, vol.260, p.3817 (5 avril 1965), Groupe 1.

Appendix: Proof of Theorem 1

(1) Necessity:

Necessity of the condition (1);

If F is (p,q)-logically complete, a (p,q)-function $f(x_1, \dots, x_n)$ should exist for any given q-valued function $g(x_1, \dots, x_n)$, such that $f(x_1, \dots, x_n)$ is in $[F]$ and

$$g(x_1, \dots, x_n) \sim f(x_1 \in J_1, \dots, x_n \in J_n)$$

where $J_j = \{i_{j_1}, \dots, i_{j_q}\}$ ($j=1, \dots, n$). F is closed, therefore the network realizing f can be regarded as realizing g , that is, $|F|^* = \{f \in F\}$ must be q-valued logically complete.

Necessity of the condition (2);

It suffices to note that the (j_1, j_2) -degeneracy is preserved by the network synthesis.

(2) Sufficiency:

First, from the condition (1) and the closedness of F , the following (p,q)-functions f_1, f_2, f_3 and the (p,q)-functions whose output values are variously replaced keeping the order in f_1, f_2, f_3 , are all included in $[F]$:

- ① $\bar{x} \sim f_1 (x \in J)$ (for some J)
- ② $x_1 \dots x_m \sim f_2 (x_1 \in J_1, \dots, x_m \in J_m)$
(for some J_1, \dots, J_m ; for each m)
- ③ $x_1 + \dots + x_m \sim f_3 (x_1 \in J_1, \dots, x_m \in J_m)$
(for some J_1, \dots, J_m ; for each m)

where \bar{x} is q-valued NOT, and

$$x_1 \dots x_m = \begin{cases} q & (x_1 = \dots = x_m = q) \\ 1 & (\text{otherwise}) \end{cases}$$

$$x_1 + \dots + x_m = \begin{cases} 1 & (x_1 = \dots = x_m = 1) \\ q & (\text{otherwise}) \end{cases}$$

$$(x_1, \dots, x_m \in \{1, \dots, q\}).$$

Furthermore, from the closedness of F , the (p,q)-identity functions I_1, \dots, I_p are all included in F . (It is easily known that I_1, \dots, I_p are all constructed from F , even if F does not include I_1, \dots, I_p .)

Next, from the above (p,q)-functions and the condition (2), the (p,q)-function f_4 and the (p,q)-functions whose output values are variously replaced keeping the order in f_4 , are all included in $[F]$:

$$\textcircled{4} f_4 (x \in L) = x^1 \begin{cases} 1 & (x=1) \\ 1 & (x=1, \dots, 1-1, 1+1, \dots, p) \end{cases}$$

$$(\text{for each } i=1, \dots, p)$$

By the condition (2), there exists in F a non- (j_1, j_2) -degenerate $f(x_1, \dots, x_n)$ for any $j_1 < j_2$.
Let

$$\eta_{j_1, j_2}^{j_1, j_2}(x \in L) = f(x_{i_1} = \dots = x_{i_t} = x \in L; \\ x_{i_{t+1}} = I_{k_{t+1}}, \dots, x_n = I_{k_n}),$$

where t, k_{t+1}, \dots, k_n correspond to values such that

$$f(x_{i_1} = \dots = x_{i_t} = j_1; x_{i_{t+1}} = k_{t+1}, \dots, x_n = k_n) \\ \neq f(x_{i_1} = \dots = x_{i_t} = j_2; x_{i_{t+1}} = k_{t+1}, \dots, x_n = k_n).$$

then $\eta_{j_1, j_2}^{j_1, j_2}(x=j_1) \neq \eta_{j_1, j_2}^{j_1, j_2}(x=j_2)$. As F is closed, the output values of $\eta_{j_1, j_2}^{j_1, j_2}(x=j_1)$ and $\eta_{j_1, j_2}^{j_1, j_2}(x=j_2)$

can be arbitrarily selected keeping the order. Assume, without loss of generality, that

$\eta_{j_1, j_2}^{j_1, j_2}(x=j_1) < \eta_{j_1, j_2}^{j_1, j_2}(x=j_2)$, then η' is obtained

by ① f_1 such that $\eta_{j_1, j_2}^{j_1, j_2}(x=j_1) > \eta_{j_1, j_2}^{j_1, j_2}(x=j_2)$

for any $j_1 < j_2$. From η and η' , x^i is given as follows for each $i=1, \dots, p$,

$$x^i = f_2(\eta_{1, i}(x), \dots, \eta_{i-1, i}(x), \\ \eta_{i, i+1}(x), \dots, \eta_{i, p}(x)).$$

Where the output values of each η, η' are determined to be included in J_1, \dots, J_m ($m=p-1$)

of ② f_2 respectively.

Using those functions and p-valued max-element, any (p, q) -function $f(\mathbf{x}) = f(x_1, \dots, x_n)$, with output-value set $\{i_1, \dots, i_{q'}\}$, is synthesized as follows ($1 \leq i_1 < \dots < i_{q'} \leq p, 1 \leq q' \leq q$):

$$f(\mathbf{x}) = \max(h_{i_1}(\mathbf{x}), \dots, h_{i_{q'}}(\mathbf{x})) \quad (A-1)$$


$$h_{i_j}(\mathbf{x}) = f_3(g_{j_1}(\mathbf{x}), \dots, g_{j_m}(\mathbf{x})) \quad (A-2)$$

(where $\{j_1, \dots, j_m\} = \{\mathbf{x} \mid f(\mathbf{x}) = i_j\}$)

$$g_{j_k}(\mathbf{x}) = f_2(x_1^{k_1}, \dots, x_n^{k_r}) \quad (A-3)$$

Where, (1) the output values of each $x_j^{k_j}$ in (A-3) are determined to be included in J_j of ② f_2 (for each $j=1, \dots, n$), (2) the output values of each $g_{j_k}(\mathbf{x})$ in (A-2) are determined to be included in J_j of ③ f_3 (for each $j=1, \dots, m$), (3) the output values of each $h_{i_j}(\mathbf{x})$ in (A-1) are determined to take i and i_j (for each $j=1, \dots, q'$).

It should be noticed that if $i_1=1$, $h_{i_1}(\mathbf{x}) = I_1$ is sufficient (Q.E.D.).



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

GENERATION OF TERNARY MAJORITY FUNCTIONS OF FOUR OR LESS VARIABLES

Hisashi MINE

Yoshinori YAMAMOTO

Shiro FUJITA

Faculty of Engineering
Kyoto University,
Kyoto-shi, 606 Japan

Higashiyama High
School, Higashiyama-
shi, Tokyo 189 Japan*

Okayama University of
Science, Okayama-shi,
700 Japan

ABSTRACT

This paper proposes a method of generating ternary majority functions which have been defined in the previous paper. The method is derived from the fact that the functional form of a ternary majority function is closely related to two binary threshold functions having common weights. All the representative ternary majority functions of four or less variables are tabulated. Finally, this paper shows that the total number of ternary majority functions of four variables is 40819.

I. INTRODUCTION

Since Hanson, many contributions have been made to ternary threshold logic. Especially, a class of ternary threshold functions of three or less variables has been studied in detail, and all the functions have been shown in a table[1]-[2].

Ternary majority functions based on a ternary majority principle have been defined as an extension of binary majority functions to ternary logic[3]-[7]. It is noted that ternary majority functions differ from ternary threshold functions. Nevertheless, the functional form of a ternary majority function is closely related to two binary threshold functions[4].

Based on this property, this paper generates all the representative ternary majority functions of four or less variables by a heuristic method. Based on symmetry of the generated functions, also the total number of ternary majority functions of four or less variables is derived.

II. DEFINITIONS AND PRELIMINARY DISCUSSIONS

Let V^n be the set of all the ternary n -dimensional vectors whose components assume 0, 1 or 2. A ternary logical function $f(x_1, x_2, \dots, x_n)$ of n variables is considered as a logical function mapping V^n into V^1 . Given $x_1, x_2 \in V^1$, a ternary logical sum \vee , a ternary logical product \cdot , and complement $\bar{}$ are defined as follows:

$$x_1 \vee x_2 = \max(x_1, x_2), \quad x_1 \cdot x_2 = \min(x_1, x_2), \quad \bar{x} = 2 - x.$$

The notation \cdot may be omitted. Any ternary n -

dimensional vector (x_1, x_2, \dots, x_n) is denoted by X .

Definition 1:

For $A=(a_1, a_2, \dots, a_n)$ and $B=(b_1, b_2, \dots, b_n)$, if $a_i \geq b_i$ ($i=1, 2, \dots, n$), we denote $A \geq B$. In addition to $A \geq B$, if $a_j > b_j$ for some j , we denote $A > B$.

Definition 2:

Given a ternary logical function $f(X)$, if $f(A) \geq f(B)$ for any vectors A and B satisfying $A \geq B$, f is said to be positive.

Definition 3:

Let W be a vector (w_1, w_2, \dots, w_n) . For every ternary input vector $X=(x_1, x_2, \dots, x_n)$, a number function $N_\theta(X)$ is defined as follows:

$$N_\theta(X) = \sum_{x_i = \theta, w_i > 0} w_i - \sum_{x_i = \theta, w_i < 0} w_i, \quad \theta = 1, 2 \quad (1)$$

Definition 4:

A ternary logical function $f(X)$ is said to be a majority function with the structure $((w_1, w_2, \dots, w_n; T_1, T_2))$ if and only if there exists a set of integer constants w_1, w_2, \dots, w_n and T_1, T_2 ($T_1 \leq T_2$) which satisfy the following conditions:

- 1) $f(X)=2 \Leftrightarrow N_2(X) \geq T_2$,
- 2) $f(X)=1 \Leftrightarrow \sum_{\theta=1}^2 N_\theta(X) \geq T_1$ and $N_2(X) \leq T_2 - 1$,
- 3) $f(X)=0 \Leftrightarrow \sum_{\theta=1}^2 N_\theta(X) \leq T_1 - 1$.

The integer constants w_1, w_2, \dots, w_n and T_1, T_2 are called weights and thresholds respectively.

Definition 5:

A Boolean function $g(Y)$ of n binary variables is said to be a binary threshold function with the structure $[w_1, w_2, \dots, w_n; T]$ if and only if there exist a vector $W(w_1, w_2, \dots, w_n)$ of integer components and an integer T which satisfy

*Presently, Okayama University of Science.

$$g(Y)=1 \Leftrightarrow WY \geq T, \quad g(Y)=0 \Leftrightarrow WY \leq T-1, \quad (3)$$

where Y is a binary n -dimensional input vector, and WY is an inner product of W and Y . The integer constants w_1, w_2, \dots, w_n and T are called weights and a threshold respectively.

Let w_1, w_2, \dots, w_n be weights of a ternary majority function, or a binary threshold function. If $w_1 \geq w_2 \geq \dots \geq w_n \geq 0$ holds, the weights are said to be canonical.

Definition 6:

Given a ternary majority function $f(X)$ of n variables, let $h(X)$ be a function* derived from $f(X)$ by any combination of the following two operations (including no operation):

1. Complementation of the variables,
2. Permutation of the variables.

Then, $f(X)$ is said to be NP-equivalent to $h(X)$, and we denote $f \stackrel{NP}{\sim} h$.

Obviously, the binary relation $\stackrel{NP}{\sim}$ is an equivalence relation. Ternary majority functions are divided into equivalence classes by the NP-equivalence relation. Any ternary majority function whose weights are canonical is said to be an NP-representative of the class where the majority function belongs.

Let x_i be a ternary variable, and \bar{x}_i be the complement of x_i . It is said that x_i is a positive literal and \bar{x}_i is a negative literal. If a product term of some variables contains either a positive literal or a negative literal for every variable, the product term is said to be simple[8]. In particular, if the product term contains only positive literals, the product term is said to be a positive simple-product-term.

It is known that a positive ternary majority function $f(X)$ can be represented by the following logical expression:

$$f(X) = P(X) \cdot 1 \vee Q(X), \quad (4)$$

where $P(X)$ and $Q(X)$ are logical sums of positive simple-product-terms of some variables belonging to $\{x_1, x_2, \dots, x_n\}$.

Let $P(X)$ be a ternary logical sum of positive simple-product-terms. Let $p(X(2))$ denote a binary logical function represented by considering ternary logical sum, ternary logical product and ternary variables in the expression of $P(X)$ as binary logical sum, binary logical product and binary variables respectively. The function $p(X(2))$ is called an associated function with the same logical expression as the one of $P(X)$, or simply an associated function with $P(X)$. For example, $p(X(2)) = x_1 \vee x_2 x_3$ when $P(X) = x_1 \vee x_2 x_3$.

Property 1[4]:

Let a ternary logical function $f(X)$ be represented as Eq. (4). Let $p(X(2))$ and $q(X(2))$ be

*This function is also a majority function[3].

binary logical functions associated with $P(X)$ and $Q(X)$ respectively. The function $f(X)$ is a ternary majority function with the structure $((W; T_1, T_2))$ if and only if $p(X(2))$ and $q(X(2))$ are binary threshold functions with the structures $[W; T_1]$ and $[W; T_2]$, respectively, where $W = (w_1, w_2, \dots, w_n)$ and $T_1 \leq T_2$.

Let $f(X)$ be a ternary majority function represented by Eq. (4). Let $p(X(2))$ and $q(X(2))$ be the associated logical functions described in Prop. 1. From the latter part of Prop. 1, it is clear that, if each of the functions $p(X(2))$ and $q(X(2))$ is a representative of a class based on NP-equivalence relation[9] with respect to binary threshold functions, then the ternary majority function $f(X)$ is an NP-representative.

Consequently, in order to generate all of the NP-representatives of ternary majority functions, first, find NP-representatives $p(X(2))$ and $q(X(2))$ of binary threshold functions, which can be realized by a common weight vector. It is noted that $p(Y) \leq q(Y)$ should hold for every vector $Y \in \{0, 1\}^n$ due to Prop. 1. Next, by using a unity and ternary logical expressions $P(X)$ and $Q(X)$ which associate $p(X(2))$ and $q(X(2))$ respectively, construct a logical expression by Eq. (4). A ternary logical function represented by the said logical expression gives an NP-representative among ternary majority functions.

III. BINARY THRESHOLD FUNCTIONS REALIZABLE BY COMMON WEIGHTS

In order to obtain ternary majority functions, first, we need to find binary threshold functions which have common weights as shown by Prop. 1. Muroga, Toda and Takasu, Yajima and Ibaraki, Elgot, etc., [10] discussed on this class of binary threshold functions. It is noted that easier method than linear programming for identifying a pair of binary threshold functions with common weights are not known[10]. The exhaustion of all possible simultaneously realizable binary threshold functions has been made by Mezei[10] for the case of four variables**. In this section, we generate simultaneously realizable binary threshold functions of four or less variables by a heuristic method.

Let $W = (w_1, w_2, \dots, w_n)$ be an n -dimensional weight vector and Y be an n -dimensional binary input vector. An inner product WY is said to be a weighted sum of Y by W .

Given a weight vector W , let $\Delta_0, \Delta_1, \dots$ denote weighted sums of all binary vectors belonging to $\{0, 1\}^n$ by W . Let $\sim \Delta$ be a sequence of the weighted sums $\Delta_0, \Delta_1, \dots$, which are arranged in decreasing numerical order of those values.

Definition 6:

Let $S(\Delta_i)$ represent a set of subscripts corresponding to the nonzero components of the vector Y which defines the weighted sum Δ_i . For example, $S(\Delta_i) = \{1, 4, n-1\}$ when $\Delta_i = w_1 + w_4 + w_{n-1}$. Let $\sim \Delta$ and

**As to Mezei's work, procedures are unpublished[10].

$\sim \Delta'$ be sequences of weighted sums by weight vectors W and W' respectively. If $S(\Delta_i) = S(\Delta'_i)$ for $i=0,1,2,\dots,2^n-1$, then the two sequences are said to be similar to each other in the logical sense.

Definition 7:

Let us consider a sequence of weighted sums by a canonical weight vector W . If any pair of weighted sums in the sequence does not coincide, then the sequence is said to be a strong sequence. This weight vector is called a universal weight vector.

It is noted that the weights of the universal weight vector W satisfy $w_1 > w_2 > w_3 > \dots > w_n > 0$.

Let a strong sequence $\sim \Delta$ of the weighted sums by a universal weight vector W satisfy the following:

$$\Delta_0 > \Delta_1 > \Delta_2 > \dots > \Delta_{2^n-1} (=0), \quad (5)$$

where Δ_i is a weighted sum of an input vector Y_i .

Let us find an integer T satisfying $\Delta_i \geq T > \Delta_{i+1}$.

Let $g(Y)$ be Boolean function with outputs $g(Y_j) = 1$ when $\Delta_j \geq T$ and $g(Y_j) = 0$ otherwise. Obviously,

$g(Y)$ is a binary threshold function with the structure $[W; T]$. The function $g(Y)$ is said to be a function generated from the sequence of Ineq. (5).

From a strong sequence, at most 2^{n+1} binary threshold functions (including constants 0 and 1) can be generated. It is noted that, if two strong sequences are similar to each other in the logical sense, the binary threshold functions generated from one strong sequence are the same as the one generated from the other. Accordingly, in order to generate binary threshold functions from strong sequences of weighted sums, it is not necessary to obtain universal weight vectors which yield similar sequences. In the sequel, the case of four-dimensional weight vectors is discussed.

All of the weighted sums by a four-dimensional weight vector $W = (w_1, w_2, \dots, w_n)$ are

$$0, w_1, w_2, w_3, w_4, w_1+w_2, \dots, w_1+w_2+w_3+w_4.$$

Let $w_1 > w_2 > w_3 > w_4 > 0$ hold. Then the above weighted sums can be arranged in a partial order shown in Fig. 1. Let us number the weighted sums in Fig. 1 from 1 to 16 under the condition that the numbering does not contradict the above partial order. For example, the numbering in Fig. 1 is considered. Let us denote this relation by using the inequality sign as Ineq. (6). (Weighted sums are represented by only subscripts and plus sign hereafter)

$$1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 1+3 > 1+4 > 2+3+4 > 1 > 2 > 3 > 2+4 > 3+4 > 2 > 3 > 4 > 0 \quad (6)$$

In this case, ${}^1W = (8, 4, 3, 2)$ is a solution of Ineq. (6) given by Sheng's method [11]. It is noted that ${}^1W = (8, 4, 3, 2)$ satisfies Ineq. (6) without the equality sign. That is, 1W is a universal weight vector. Ineq. (6) represents a strong sequence. There may




Fig. 1 Hasse diagram for a partial order.

be other vectors satisfying Ineq. (6). However, all the vectors satisfying Ineq. (6) gives the similar sequences.

All the strong sequences of weighted sums obtained from Fig. 1 and the resulting universal weight vectors are as follows:

Strong sequences of weighted sums	Universal weight vector
$\sim^1 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 1+3 > 1+4 > 2+3+4 > 1 > 2 > 3 > 2+4 > 3+4 > 2 > 3 > 4 > 0$	${}^1W = (8, 4, 3, 2)$
$\sim^2 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 1+3 > 2+3+4 > 1+4 > 2+3 > 1 > 2+4 > 3+4 > 2 > 3 > 4 > 0$	${}^2W = (8, 5, 4, 2)$
$\sim^3 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 1+3 > 2+4 > 1 > 2+3+4 > 2+3 > 2+4 > 3+4 > 2 > 3 > 4 > 0$	${}^3W = (10, 4, 3, 2)$
$\sim^4 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+2 > 1+3+4 > 2+3+4 > 1+3 > 2+3 > 1+4 > 2+4 > 1 > 2 > 3+4 > 3 > 4 > 0$	${}^4W = (8, 7, 4, 2)$
$\sim^5 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 2+3+4 > 1+2 > 1+3 > 2+3 > 1+4 > 2+4 > 3+4 > 1 > 2 > 3 > 4 > 0$	${}^5W = (7, 6, 5, 3)$
$\sim^6 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 2+3+4 > 1+3 > 1+4 > 2+3 > 2+4 > 1 > 3+4 > 2 > 3 > 4 > 0$	${}^6W = (8, 6, 4, 3)^*$
$\sim^7 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+2 > 1+3+4 > 1+3 > 1+4 > 2+3+4 > 1 > 2+3 > 2+4 > 2 > 3+4 > 3 > 4 > 0$	${}^7W = (10, 6, 3, 2)$
$\sim^8 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 2+3+4 > 1+2 > 1+3 > 1+4 > 2+3 > 2+4 > 3+4 > 1 > 2 > 3 > 4 > 0$	${}^8W = (8, 6, 5, 4)$
$\sim^9 \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+2 > 1+3+4 > 1+3 > 2+3+4 > 1+4 > 2+3 > 1 > 2+4 > 2 > 3+4 > 3 > 4 > 0$	${}^9W = (10, 7, 4, 2)$
$\sim^{10} \Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 1+3 > 2+3+4 > 2+3 > 1+4 > 1 > 2+4 > 3+4 > 2 > 3 > 4 > 0$	${}^{10}W = (10, 7, 6, 2)$

*In Mezei's work, a weight vector (10, 8, 5, 4) is produced. However, since this vector yields the same sequence as $\sim^6 \Delta$, it is essentially identical to 6W . Other universal weight vectors coincide with the vectors obtained by Mezei.

$$\sim^{11}\Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+2 > 1+3+4 > 2+3+4 > 1+3 > 1+4 > 2+3 > 2+4 > 1 > 2 > 3+4 > 3 > 4 > 0$$

$$\sim^{12}\Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+3+4 > 1+2 > 2+3+4 > 1+3 > 2+3 > 1+4 > 2+4 > 1 > 3+4 > 2 > 3 > 4 > 0$$

$$\sim^{13}\Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+2 > 1+3+4 > 1+3 > 2+3+4 > 2+3 > 1+4 > 1 > 2+4 > 2 > 3+4 > 3 > 4 > 0$$

$$\sim^{14}\Delta: 1+2+3+4 > 1+2+3 > 1+2+4 > 1+2 > 1+3+4 > 1+3 > 1+4 > 1 > 2+3+4 > 2+3 > 2+4 > 2 > 3+4 > 3 > 4 > 0$$

Let ${}^1F, {}^2F, \dots, {}^{14}F$ be sets of the binary threshold functions generated from the above strong sequences $\sim^1\Delta, \sim^2\Delta, \dots, \sim^{14}\Delta$ respectively. Then the following theorem holds:

Theorem 1:

Let $\sim\omega$ be a sequence constructed from an arbitrary four-dimensional canonical weight vector Ω . Let G be a set of the functions generated from $\sim\omega$. Then there exists at least one set iF ($i \in \{1, 2, \dots, 14\}$) which satisfies the following condition:

$$G \subseteq {}^iF, \quad (7)$$

where the notation \subseteq means a usual inclusion relation between sets.

Proof* Obviously from the way of obtaining strong sequences $\sim^1\Delta, \sim^2\Delta, \dots, \sim^{14}\Delta$, there exists at least one sequence which is similar in the logical sense to $\sim\omega$ among $\sim^1\Delta, \sim^2\Delta, \dots, \sim^{14}\Delta$. Let one such sequence be $\sim^m\Delta$. The sequence $\sim\omega$ has no equality sign, or has at least one equality sign. The former case means that $\sim\omega$ is a strong sequence. Since $\sim\omega$ is similar in the logical sense to $\sim^m\Delta$, the theorem holds. In the latter case, we can not determine a threshold value at the place where the sign is that of equality. However, by determining threshold values at the places where inequality signs are to be found, we can generate the same binary threshold functions from $\sim\omega$ as those generated from $\sim^m\Delta$. This completes the proof. ■

It is impossible to generate threshold functions from the sequences of weighted sums by all of the four-dimensional weight vectors in order to find common weight vectors, since infinitely many vectors exist. However, according to Theorem 1, we can generate all the desired functions by using only strong sequences $\sim^1\Delta, \dots, \sim^{14}\Delta$. Next, let us consider a case of three variables. In this case, w_4 can be set to 0 for a weight vector (w_1, w_2, w_3, w_4) where $w_1 > w_2 > w_3 > w_4$. Only the following two strong sequences of weighted sums are considered as the ones which satisfy the above condition:

$$\sim^a: 1+2+3+4=1+2+3 > 1+2+4=1+2 > 1+3+4=1+3 > 2+3+4 > 2+3 > 1+4=1 > 2+4=2 > 3+4=3 > 4 > 0$$

*This theorem is considered to be essentially identical to Theorem 8.1.2.2 of [10]. However, since the way of discussions differ from those of [10], we give a proof.

$$\sim^b: 1+2+3+4=1+2+3 > 1+2+4=1+2 > 1+3+4=1+3 > 1+4 > 2+3+4=2+3 > 2+4=2 > 3+4=3 > 4 > 0$$

The sequences \sim^a and \sim^b are similar in the logical sense to $\sim^{13}\Delta$ and $\sim^{14}\Delta$ respectively. Thus \sim^a and \sim^b are omitted. The case of two or less variable functions also yield some sequences similar in the logical sense to either $\sim^{13}\Delta$ or $\sim^{14}\Delta$. Thus the sequences corresponding to two or less variable functions are omitted.

Consequently, in order to generate all of the required NP-representatives of four or less variables, it is necessary and sufficient to deal the four variable case.

IV. SYNTHESIS OF TERNARY MAJORITY FUNCTIONS

This section describes a method of synthesizing all of the NP-representatives of ternary majority functions by using the strong sequences obtained in the previous section. The method is implemented as follows:

Let $\sim^k\Delta$ be one of the strong sequences. Let all of the binary threshold functions generated from this sequence be

$${}^1f, {}^2f, {}^3f, \dots, {}^mf. \quad (8)$$

Furthermore, let thresholds of the generated binary threshold functions be $T(1), T(2), T(3), \dots, T(m)$ respectively.

Let us consider a pair $({}^if, {}^jf)$ of two functions if and jf which satisfy

$$T(i) \leq T(j) \quad (9)$$

Since if and jf are positive, these can be represented as irredundant logical expressions having no negative variables. Let iE and jE be ternary logical expressions which associate if and jf respectively (If a binary function ${}^if=1$, corresponding ternary function ${}^iE=2$. Also if ${}^jf=0$, ${}^jE=0$). Construct a logical expression

$${}^iE \cdot 1 \vee {}^jE \quad (1: \text{Constant value}). \quad (10)$$

From the functions ${}^1f, {}^2f, \dots, {}^mf$, consider pairs which satisfy Ineq. (9) and construct ternary logical expressions in the above way.

Apply the above way to each of the strong sequences $\sim^1\Delta, \dots, \sim^{14}\Delta$, and construct ternary logical expressions. For example, let us choose a sequence $\sim^1\Delta$ and a universal weight vector ${}^1w=(8, 4, 3, 2)$. From this sequence, 17 different binary threshold functions are generated (including constant values 1 and 0). Among them, consider a pair of the generated functions ${}^if=x_1x_2 \vee x_1x_3 \vee x_1x_4$ and ${}^jf=x_1x_2 \vee x_1x_3x_4$. Thresholds of these functions are 10 and 12 respectively, and Ineq. (9) is satisfied. By the associate ternary logical expressions:

$$\begin{aligned} {}^iE &= x_1x_2 \vee x_1x_3 \vee x_1x_4, \text{ and } {}^jE = x_1x_2 \vee x_1x_3x_4, \text{ construct} \\ & (x_1x_2 \vee x_1x_3 \vee x_1x_4) \cdot 1 \vee x_1x_2 \vee x_1x_3x_4 \\ & = (x_1x_3 \vee x_1x_4) \cdot 1 \vee x_1x_2 \vee x_1x_3x_4. \end{aligned}$$

A ternary logical function represented by the above logical expression is a ternary majority function with the structure ((8,4,3,2 ; 10, 12)). Since the binary threshold functions generated in the implementation procedure are NP-representatives, each of the constructed ternary logical expressions represents an NP-representative of ternary majority functions. Then, all of the NP-representatives of ternary majority functions of four or less variables are systematically synthesized.

Ternary logical expressions which associate NP-representatives of binary threshold functions of four or less variables are shown in Table 2. They are numbered from 1 to 27 (including constants 0 and 2). Hereafter, the numbers refer to these logical expressions. The structures of NP-representatives of ternary majority functions are shown in Table 3 (Constant values 0, 1 and 2 are included). A pair (a,b) in the table represents a logical expression $A \vee B$ by logical expressions of No. a and B of No. b. Note that if the same functions as those obtained by the preceding sequences are synthesized from the current sequences, they are deleted from the table. Hence, the table has no duplication of functions. Generation of ternary majority functions has been implemented by an electronic computer.

Number of ternary majority functions

Finding the total number of ternary majority functions is an important problem considering the capability of ternary majority functions. This problem is, however, difficult to be solved in the case of general n variables. In this paper, an accurate number of $n(4)$ variable ternary majority functions is obtained below by considering symmetries of NP-representatives.

In the case of exactly four variables, there are 18 representatives symmetric in all variables, 61 representatives symmetric in three variables, 127 representatives symmetric in two variables, 46 representatives symmetric in each of two pairs of variables and 29 asymmetric representatives. In a similar way, check the symmetries and asymmetries of exactly three, or two variable functions. Based on the number obtained, calculate the number of all the different functions which are derived from NP-representatives by permutation and negation of variables. The result is shown in Table 1, where n variable functions include ones having dummy variables.

V. CONCLUSION

The method of synthesizing all the ternary majority functions has been discussed by means of properties on the weights of binary threshold functions. NP-representatives of ternary majority functions of four or less variables have been found, 335 in total. An accurate number of ternary majority functions of four or less variables has also been found, 40819 in the case of four variables. There remains the problem of devising an effective method of obtaining strong sequences in the case of five or more variables. Ternary regular functions have been defined by M. Mukaidono[8]. It is noted that ternary majority functions are included by the ternary majority functions. It is an interesting exercise to investigate further relationship between ternary majority functions and the ternary regular functions.

Table 1 The number of n variable ternary majority functions

n	The number of functions
1	9
2	59
3	993
4	40819

Table 2 Ternary logical expressions (denoted by only subscripts) corresponding to binary threshold NP-representatives

No.	Logical expressions	No.	Logical expressions
1	1234	14	12 \vee 13 \vee 23 \vee 14
2	1 \vee 2 \vee 3 \vee 4	15	12 \vee 13 \vee 14 \vee 234
3	123 \vee 124	16	12 \vee 13 \vee 14
4	1 \vee 2 \vee 34	17	1 \vee 234
5	123 \vee 124 \vee 134 \vee 234	18	123
6	12 \vee 13 \vee 23 \vee 14 \vee 34 \vee 24	19	1 \vee 2 \vee 3
7	123 \vee 124 \vee 134	20	12 \vee 13 \vee 23
8	1 \vee 23 \vee 24 \vee 34	21	12 \vee 13
9	12 \vee 134 \vee 234	22	1 \vee 23
10	12 \vee 13 \vee 23 \vee 14 \vee 24	23	12
11	12 \vee 134	24	1 \vee 2
12	1 \vee 23 \vee 24	25	1
13	12 \vee 13 \vee 234	26	Constant 0
		27	Constant 2

ACKNOWLEDGEMENT

The authors wish to appreciate the referees for their invaluable comments. The authors are also grateful to Associate Prof. T. Ibaraki of Kyoto University for his helpful advice.

REFERENCES

- [1] Aibara, T. and Akagi, M., "Generation of ternary threshold functions of up to three variables", (in Japanese) Trans. IECE Japan, vol. 53-C, no. 9, pp. 591-598 (Sep. 1970).
- [2] Nazarala, J. and Moraga, C., "Minimal realization of ternary threshold functions", Proc. 4th ISMVL, pp. 347-359 (May 1974).
- [3] Yamamoto, Y. and Fujita, S., "Three-valued majority functions", (in Japanese) Trans. IECE Japan, vol. J63-D, no. 6, pp. 493-500 (Jun. 1980).
- [4] Mine, H. and Yamamoto, Y., "Testing and realization of three-valued majority functions", Proc. 11th ISMVL, pp. 157-162 (May 1981).
- [5] Yamamoto, Y. and Fujita, S., "Multi-valued majority functions with the same logical expressions as binary threshold functions", (in Japanese) Trans. IECE Japan, vol. J64-D, no. 2, pp. 172-173 (Feb. 1981).
- [6] Mine, H., Yamamoto, Y. and Fujita, S., "A method of determining the functional form of three-valued majority functions", Trans. IECE

Japan, vol.E.64, no.9, pp.604-605(Sep. 1981).

- [7] Kitahashi, T., "Social decision and ternary majority functions", Proc. 12th ISMVL, pp. 159-162 (May 1982).
- [8] Mukaidono, S., "Regular ternary logic functions", Proc. 13th ISMVL (May 1983).
- [9] Muroga, S., Ibaraki, T. and Kitahashi, T., "Threshold logic", (in Japanese) Sangyo Tosyo Press, p. 116 (1976).
- [10] Muroga, S., "Threshold logic and its applications", Wiley and Sons, pp. 215-229 (1971).
- [11] Sheng, C.L., "A method for testing and realization of threshold functions", IEEE Trans., vol. EC-13, pp. 232-239 (1964).

Table 3 NP-representatives of ternary majority functions of four or less variables

Functions		Structures						Functions		Structures							
		w ₁	w ₂	w ₃	w ₄	:	T ₁	T ₂			w ₁	w ₂	w ₃	w ₄	:	T ₁	T ₂
27	27	8	4	3	2	:	0	0	4	16	8	4	3	2	:	4	10
27	2	8	4	3	2	:	0	1	4	21	8	4	3	2	:	4	11
27	19	8	4	3	2	:	0	3	4	11	8	4	3	2	:	4	12
27	4	8	4	3	2	:	0	4	4	7	8	4	3	2	:	4	13
27	8	8	4	3	2	:	0	5	4	3	8	4	3	2	:	4	14
27	12	8	4	3	2	:	0	6	4	18	8	4	3	2	:	4	15
27	22	8	4	3	2	:	0	7	4	1	8	4	3	2	:	4	16
27	17	8	4	3	2	:	0	8	4	26	8	4	3	2	:	4	18
27	15	8	4	3	2	:	0	9	8	8	8	4	3	2	:	5	5
27	16	8	4	3	2	:	0	10	8	12	8	4	3	2	:	5	6
27	21	8	4	3	2	:	0	11	8	22	8	4	3	2	:	5	7
27	11	8	4	3	2	:	0	12	8	17	8	4	3	2	:	5	8
27	7	8	4	3	2	:	0	13	8	15	8	4	3	2	:	5	9
27	3	8	4	3	2	:	0	14	8	16	8	4	3	2	:	5	10
27	18	8	4	3	2	:	0	15	8	21	8	4	3	2	:	5	11
27	1	8	4	3	2	:	0	16	8	11	8	4	3	2	:	5	12
27	26	8	4	3	2	:	0	18	8	7	8	4	3	2	:	5	13
2	2	8	4	3	2	:	1	1	8	3	8	4	3	2	:	5	14
2	19	8	4	3	2	:	1	3	8	18	8	4	3	2	:	5	15
2	4	8	4	3	2	:	1	4	8	1	8	4	3	2	:	5	16
2	8	8	4	3	2	:	1	5	8	26	8	4	3	2	:	5	18
2	12	8	4	3	2	:	1	6	12	12	8	4	3	2	:	6	6
2	22	8	4	3	2	:	1	7	12	22	8	4	3	2	:	6	7
2	17	8	4	3	2	:	1	8	12	17	8	4	3	2	:	6	8
2	15	8	4	3	2	:	1	9	12	15	8	4	3	2	:	6	9
2	16	8	4	3	2	:	1	10	12	16	8	4	3	2	:	6	10
2	21	8	4	3	2	:	1	11	12	21	8	4	3	2	:	6	11
2	11	8	4	3	2	:	1	12	12	11	8	4	3	2	:	6	12
2	7	8	4	3	2	:	1	13	12	7	8	4	3	2	:	6	13
2	3	8	4	3	2	:	1	14	12	3	8	4	3	2	:	6	14
2	18	8	4	3	2	:	1	15	12	18	8	4	3	2	:	6	15
2	1	8	4	3	2	:	1	16	12	1	8	4	3	2	:	6	16
2	26	8	4	3	2	:	1	18	12	26	8	4	3	2	:	6	18
19	19	8	4	3	2	:	3	3	22	22	8	4	3	2	:	7	7
19	14	8	4	3	2	:	3	4	22	17	8	4	3	2	:	7	8
19	8	8	4	3	2	:	3	5	22	15	8	4	3	2	:	7	9
19	12	8	4	3	2	:	3	6	22	16	8	4	3	2	:	7	10
19	22	8	4	3	2	:	3	7	22	21	8	4	3	2	:	7	11
19	17	8	4	3	2	:	3	8	22	11	8	4	3	2	:	7	12
19	15	8	4	3	2	:	3	9	22	7	8	4	3	2	:	7	13
19	16	8	4	3	2	:	3	10	22	3	8	4	3	2	:	7	14
19	21	8	4	3	2	:	3	11	22	18	8	4	3	2	:	7	15
19	11	8	4	3	2	:	3	12	22	1	8	4	3	2	:	7	16
19	7	8	4	3	2	:	3	13	22	26	8	4	3	2	:	7	18
19	3	8	4	3	2	:	3	14	17	17	8	4	3	2	:	8	8
19	18	8	4	3	2	:	3	15	17	15	8	4	3	2	:	8	9
19	1	8	4	3	2	:	3	16	17	16	8	4	3	2	:	8	10
19	26	8	4	3	2	:	3	18	17	21	8	4	3	2	:	8	11
4	4	8	4	3	2	:	4	4	17	11	8	4	3	2	:	8	12
4	8	8	4	3	2	:	4	5	17	7	8	4	3	2	:	8	13
4	12	8	4	3	2	:	4	6	17	3	8	4	3	2	:	8	14
4	22	8	4	3	2	:	4	7	17	18	8	4	3	2	:	8	15
4	17	8	4	3	2	:	4	8	17	1	8	4	3	2	:	8	16
4	15	8	4	3	2	:	4	9	17	26	8	4	3	2	:	8	18

Table 3 (Continued)

Functions		Structures					T ₁ T ₂		Functions		Structures					T ₁ T ₂	
		w ₁	w ₂	w ₃	w ₄	:	T ₁	T ₂			w ₁	w ₂	w ₃	w ₄	:	T ₁	T ₂
15	15	8	4	3	2	:	9	9	14	11	8	5	4	2	:	9	13
15	16	8	4	3	2	:	9	10	14	7	8	5	4	2	:	9	14
15	21	8	4	3	2	:	9	11	14	3	8	5	4	2	:	9	15
15	11	8	4	3	2	:	9	12	14	18	8	5	4	2	:	9	16
15	7	8	4	3	2	:	9	13	14	1	8	5	4	2	:	9	18
15	3	8	4	3	2	:	9	14	14	26	8	5	4	2	:	9	20
15	18	8	4	3	2	:	9	15	15	13	8	5	4	2	:	10	11
15	1	8	4	3	2	:	9	16	13	13	8	5	4	2	:	11	11
15	26	8	4	3	2	:	9	18	13	21	8	5	4	2	:	11	12
16	16	8	4	3	2	:	10	10	13	11	8	5	4	2	:	11	13
16	21	8	4	3	2	:	10	11	13	7	8	5	4	2	:	11	14
16	11	8	4	3	2	:	10	12	13	3	8	5	4	2	:	11	15
16	7	8	4	3	2	:	10	13	13	18	8	5	4	2	:	11	16
16	3	8	4	3	2	:	10	14	13	1	8	5	4	2	:	11	18
16	18	8	4	3	2	:	10	15	13	26	8	5	4	2	:	11	20
16	1	8	4	3	2	:	10	16									
16	26	8	4	3	2	:	10	18	27	25	10	4	3	2	:	0	10
21	21	8	4	3	2	:	11	11	2	25	10	4	3	2	:	1	10
21	11	8	4	3	2	:	11	12	19	25	10	4	3	2	:	3	10
21	7	8	4	3	2	:	11	13	4	25	10	4	3	2	:	4	10
21	3	8	4	3	2	:	11	14	8	25	10	4	3	2	:	5	10
21	18	8	4	3	2	:	11	15	12	25	10	4	3	2	:	6	10
21	1	8	4	3	2	:	11	16	22	25	10	4	3	2	:	7	10
21	26	8	4	3	2	:	11	18	17	25	10	4	3	2	:	8	10
11	11	8	4	3	2	:	12	12	25	25	10	4	3	2	:	10	10
11	7	8	4	3	2	:	12	13	25	16	10	4	3	2	:	10	11
11	3	8	4	3	2	:	12	14	25	21	10	4	3	2	:	10	13
11	18	8	4	3	2	:	12	15	25	11	10	4	3	2	:	10	14
11	1	8	4	3	2	:	12	16	25	7	10	4	3	2	:	10	15
11	26	8	4	3	2	:	12	18	25	3	10	4	3	2	:	10	16
7	7	8	4	3	2	:	13	13	25	18	10	4	3	2	:	10	17
7	3	8	4	3	2	:	13	14	25	1	10	4	3	2	:	10	18
7	18	8	4	3	2	:	13	15	25	26	10	4	3	2	:	10	20
7	1	8	4	3	2	:	13	16									
7	26	8	4	3	2	:	13	18	27	24	8	7	4	2	:	0	7
3	3	8	4	3	2	:	14	14	27	10	8	7	4	2	:	0	9
3	18	8	4	3	2	:	14	15	27	20	8	7	4	2	:	0	11
3	1	8	4	3	2	:	14	16	27	9	8	7	4	2	:	0	13
3	26	8	4	3	2	:	14	18	27	23	8	7	4	2	:	0	15
18	18	8	4	3	2	:	15	15	2	24	8	7	4	2	:	1	7
18	1	8	4	3	2	:	15	16	2	10	8	7	4	2	:	1	9
18	26	8	4	3	2	:	15	18	2	20	8	7	4	2	:	1	11
1	1	8	4	3	2	:	16	16	2	9	8	7	4	2	:	1	13
1	26	8	4	3	2	:	16	18	2	23	8	7	4	2	:	1	15
26	26	8	4	3	2	:	18	18	19	24	8	7	4	2	:	3	7
									19	10	8	7	4	2	:	3	9
27	14	8	5	4	2	:	0	9	19	20	8	7	4	2	:	3	11
27	13	8	5	4	2	:	0	11	19	9	8	7	4	2	:	3	13
2	14	8	5	4	2	:	1	9	19	23	8	7	4	2	:	3	15
2	13	8	5	4	2	:	1	11	4	24	8	7	4	2	:	5	7
19	14	8	5	4	2	:	3	9	4	10	8	7	4	2	:	5	9
19	13	8	5	4	2	:	3	11	4	20	8	7	4	2	:	5	11
4	14	8	5	4	2	:	5	9	4	9	8	7	4	2	:	5	13
4	13	8	5	4	2	:	5	11	4	23	8	7	4	2	:	5	15
8	14	8	5	4	2	:	6	9	24	24	8	7	4	2	:	7	7
8	13	8	5	4	2	:	6	11	24	12	8	7	4	2	:	7	8
12	14	8	5	4	2	:	7	9	24	10	8	7	4	2	:	7	9
12	13	8	5	4	2	:	7	11	24	14	8	7	4	2	:	7	10
22	14	8	5	4	2	:	8	9	24	20	8	7	4	2	:	7	11
22	13	8	5	4	2	:	8	11	24	13	8	7	4	2	:	7	12
14	14	8	5	4	2	:	9	9	24	9	8	7	4	2	:	7	13
14	15	8	5	4	2	:	9	10	24	11	8	7	4	2	:	7	14
14	13	8	5	4	2	:	9	11	24	23	8	7	4	2	:	7	15
14	21	8	5	4	2	:	9	12	24	3	8	7	4	2	:	7	16

Table 3 (Continued)

Functions	Structures						Functions	Structures								
	w ₁	w ₂	w ₃	w ₄	;	T ₁		T ₂	w ₁	w ₂	w ₃	w ₄	;	T ₁	T ₂	
24 18	8	7	4	2	;	7	18	8	6	7	6	5	3	;	7	8
24 1	8	7	4	2	;	7	20	8 10	7	6	5	3	;	7	9	
24 26	8	7	4	2	;	7	22	8 20	7	6	5	3	;	7	11	
12 10	8	7	4	2	;	8	9	8 9	7	6	5	3	;	7	13	
12 20	8	7	4	2	;	8	11	8 5	7	6	5	3	;	7	14	
12 9	8	7	4	2	;	8	13	6 6	7	6	5	3	;	8	8	
12 23	8	7	4	2	;	8	15	6 10	7	6	5	3	;	8	9	
10 10	8	7	4	2	;	9	9	6 14	7	6	5	3	;	8	10	
10 14	8	7	4	2	;	9	10	6 20	7	6	5	3	;	8	11	
10 20	8	7	4	2	;	9	11	6 13	7	6	5	3	;	8	12	
10 13	8	7	4	2	;	9	12	6 9	7	6	5	3	;	8	13	
10 9	8	7	4	2	;	9	13	6 5	7	6	5	3	;	8	14	
10 11	8	7	4	2	;	9	14	6 7	7	6	5	3	;	8	15	
10 23	8	7	4	2	;	9	15	6 3	7	6	5	3	;	8	16	
10 3	8	7	4	2	;	9	16	6 18	7	6	5	3	;	8	17	
10 18	8	7	4	2	;	9	18	6 1	7	6	5	3	;	8	19	
10 1	8	7	4	2	;	9	20	6 26	7	6	5	3	;	8	22	
10 26	8	7	4	2	;	9	22	10 5	7	6	5	3	;	9	14	
14 20	8	7	4	2	;	10	11	10 7	7	6	5	3	;	9	15	
14 9	8	7	4	2	;	10	13	14 5	7	6	5	3	;	10	14	
14 23	8	7	4	2	;	10	15	20 5	7	6	5	3	;	11	14	
20 20	8	7	4	2	;	11	11	20 5	7	6	5	3	;	11	15	
20 13	8	7	4	2	;	11	12	13 5	7	6	5	3	;	12	14	
20 9	8	7	4	2	;	11	13	9 5	7	6	5	3	;	13	14	
20 11	8	7	4	2	;	11	14	9 7	7	6	5	3	;	13	15	
20 23	8	7	4	2	;	11	15	5 5	7	6	5	3	;	14	14	
20 3	8	7	4	2	;	11	16	5 7	7	6	5	3	;	14	15	
20 18	8	7	4	2	;	11	18	5 3	7	6	5	3	;	14	16	
20 1	8	7	4	2	;	11	20	5 18	7	6	5	3	;	14	17	
20 26	8	7	4	2	;	11	22	5 1	7	6	5	3	;	14	19	
13 9	8	7	4	2	;	12	23	5 26	7	6	5	3	;	14	22	
13 23	8	7	4	2	;	12	15									
9 9	8	7	4	2	;	13	13	10 15	8	6	4	3	;	9	11	
9 11	8	7	4	2	;	13	14	15 9	8	6	4	3	;	11	13	
9 23	8	7	4	2	;	13	15									
9 3	8	7	4	2	;	13	16	24 22	10	6	3	2	;	6	9	
9 18	8	7	4	2	;	13	18	24 17	10	6	3	2	;	6	10	
9 1	8	7	4	2	;	13	20	24 15	10	6	3	2	;	6	11	
9 26	8	7	4	2	;	13	22	24 16	10	6	3	2	;	6	12	
11 23	8	7	4	2	;	14	15	24 21	10	6	3	2	;	6	13	
23 23	8	7	4	2	;	15	15	22 23	10	6	3	2	;	9	16	
23 3	8	7	4	2	;	15	16	17 23	10	6	3	2	;	10	16	
23 18	8	7	4	2	;	15	18	15 23	10	6	3	2	;	11	16	
23 1	8	7	4	2	;	15	20	16 23	10	6	3	2	;	12	16	
23 26	8	7	4	2	;	15	22	21 23	10	6	3	2	;	13	16	
27 6	7	6	5	3	;	0	8	6 15	8	6	5	4	;	9	12	
27 5	7	6	5	3	;	0	14	15 5	8	6	5	4	;	12	15	
2 6	7	6	5	3	;	1	8									
2 5	7	6	5	3	;	1	14	22 20	10	7	6	2	;	10	13	
19 6	7	6	5	3	;	4	8	20 21	10	7	6	2	;	13	16	
19 5	7	6	5	3	;	4	14									
4 6	7	6	5	3	;	6	8	24 25	8	4	2	1	;	4	8	
4 5	7	6	5	3	;	6	14	25 23	8	4	2	1	;	8	12	

Session 3A
Logic Design II

PREVIOUS PAGE
IS BLANK 

AD P 002338

ON THE NUMBER OF LOCATIONS REQUIRED
IN THE CONTENT-ADDRESSABLE MEMORY IMPLEMENTATION
OF MULTIPLE-VALUED FUNCTIONS

Jon T. Butler

Department of Electrical Engineering
and Computer Science
Northwestern University
Evanston, IL 60201

ABSTRACT

A multiple-valued function can be realized by a binary content addressable memory (CAM), a decoder which converts multiple-valued inputs to binary addresses, and a decoder which converts the binary CAM outputs to a multiple-valued output. Of particular interest is the number of CAM locations required in a specific implementation. In this paper, an upper bound on the storage requirements is derived for m -valued n -input functions. This is compared with the storage requirements for specific functions, such as the MIN and MAX functions. Also, the average number of locations is computed for m -valued n -input functions and is shown to be somewhat more than one-half of the upper bound.

I. INTRODUCTION.

The difficulty of developing a technology capable of more than two levels of logic has prevented the production of commercially available circuits employing multiple-valued logic exclusively. Until a fast, high-radix technology emerges, we will see hybrid circuits, combining binary with some higher radix logic. An example is the INTEL 432 and 8087[1], in which a 4-valued ROM control memory is embedded in a binary-valued IC. While state-of-the-art VLSI technology can produce a 4-valued uniformly structured ROM, 4-valued random logic is still not at hand. Thus, the hybrid circuit.

Another application of the hybrid circuit is in systems where the cost of the interconnect is large. In aircraft control systems, such as SIFT[2], processors, sensors, and actuators are distributed throughout the aircraft and interconnected by busses whose weight can be a substantial fraction of the aircraft weight. Multiple-valued signalling offers promise, not only for data lines but for control lines as well. For example, Vranesic and Zaky[3] have proposed the use of multiple-valued data and control signals in a local network.

Papachristou[4] has proposed a hybrid circuit in which multiple-valued combinational logic func-

tions are implemented with binary-valued content-addressable memories (CAM). An advantage of the CAM implementation is that it is direct, requiring the truth table of the target function. A decoder converts the multiple-valued inputs to binary-valued address lines for the CAMs, and an encoder converts the binary CAM outputs to a multiple-valued output. An interesting problem is the choice of the encoder function, as it determines the number of CAM locations required to implement a given function.

Let $L_{\min}(m,n)$ be the minimum number of CAM locations required to implement a given m -valued n -input (1-output) function. Papachristou[4] has shown that

$$((m^{n+1}/2 - m^2/2 - m/2)\log_2 m)$$

is an upper bound on $L_{\min}(m,n)$. In this paper, an upper bound better by a factor of m is shown. Further, it is shown that the bound is firm when m is a power of 2; there exist functions with minimum storage requirements which equal the upper bound.

Also considered in this paper is the storage requirement for specific functions, the MAX, MIN, mod m addition, and mod m multiplication functions. Finally, the average number of CAM locations required for m -valued n -input functions is calculated and compared with the maximum number of CAM locations.

II. CAM IMPLEMENTATION OF MULTIPLE-VALUED LOGIC FUNCTIONS.

Consider an m -valued n -input function. Such a function can be realized as shown in Fig. 1 below. The n m -valued inputs are applied to a decoder which produces binary address lines that are applied to all CAMs. Each CAM produces a 1 or 0 depending on whether or not it contains the address applied. The collective CAM outputs form a binary codeword which is applied to the encoder whose output is the single m -valued output.

For a given m -valued n -input function, it is of interest to produce the CAM implementation of lowest cost. The cost is determined by the complexity of the decoder, the CAMs, and the encoder.




Figure 1. CAM Implementation of an m-valued n-input Function.

In the analysis to follow, it is assumed that, for a fixed m and n, the complexity of the decoder and encoder is fixed (or negligibly small) and that the complexity of the CAM is measured by the total number of locations required. The important design parameter then is the encoding function, since it determines the latter. To see this, consider two CAM implementations of the 3-valued function shown below in Table I. In Implementation #1, the enco-

x_1	x_2	q	Implementation #1 01-0, 00-1, & 10-2		Implementation #2 00-0, 01-1, & 10-2	
			CAM ₁	CAM ₂	CAM ₁	CAM ₂
0	0	0	0	1	0	0
0	1	0	0	1	0	0
0	2	0	0	1	0	0
1	0	0	0	1	0	0
1	1	1	0	0	0	1
1	2	1	1	0	1	0
2	0	0	0	1	0	0
2	1	2	1	0	1	0
2	2	1	0	0	0	1

Table I. Two CAM Implementations of a Three-Valued Function.

der realizes the function (01-0, 00-1, and 10-2), while the encoder of Implementation #2 realizes (00-0, 01-1, and 10-2). The output of the two CAMs is shown in Table I for each implementation. Recall that an output of 1 indicates the presence of a storage location. Thus, Implementation #1 requires 7 locations, while Implementation #2 requires 4, and so the latter is preferred. Consider now the problem of finding the minimal cost CAM

implementation of an arbitrary multiple-valued function.

Let recurrency w_k be the number of occurrences of logic value k in the output column of a multiple-valued function. For example, for the function of Table I, $w_0 = 5$, $w_1 = 2$, and $w_2 = 2$. The sum of the recurrences must be the total number of entries in the truth table, and so,

$$\sum_{i=0}^{m-1} w_i = m^n,$$

where m is the number of logic values and n is the number of inputs.

Associate with each m-valued output j a unique binary codeword which has v_j 1's. v_j is called the weight of j. For example, in Implementation #1, $v_0 = 1$, $v_1 = 0$, and $v_2 = 1$, while for Implementation #2, $v_0 = 0$, $v_1 = 1$, and $v_2 = 1$.

The total CAM storage $L(m,n)$ of a given m-valued n-input function is

$$L(m,n) = \sum_{i=0}^{m-1} w_i v_i. \quad (1)$$

For example, for Implementations #1 and #2, we have $L(m,n)$ as 7 and 4, respectively.

III. WORST CASE NUMBER OF STORAGE LOCATIONS.

For any multiple-valued logic function, the number of storage locations needed in the CAMs is given by (1). Writing (1) to show two recurrency values w_j and w_k explicitly, gives

$$L(m,n) = w_j v_j + w_k v_k + \sum_{i \neq j,k} w_i v_i.$$

Assume $v_j > v_k$. If $w_j > w_k$, then a new distribution of recurrency values obtained by interchanging the binary codewords associated with logic values j and k produces a total storage less than the original.

Therefore, given any distribution of recurrences to codewords, a rearrangement which associates the largest recurrency with 00...0, the codeword of weight 0; the next $C(p,1)$ largest with the $C(p,1)$ codewords of weight 1; the next $C(p,2)$ largest with the $C(p,2)$ codewords of weight 2; etc. has the smallest storage requirement, where $p = \lceil \log_2 m \rceil$ is the number of bits in the codeword ($\lceil d \rceil$ is the integer equal to or just larger than d) and $C(p,i)$ is the number of combinations of p things taken i at a time. Such a distribution is called **monotone decreasing**. For example, the distribution associated with Implementation #2 ($w_0=5$ 00-0, $w_1=2$ 01-1, and $w_2=2$ 10-2) is monotone decreasing, while

that of Implementation #1 ($w_0=2$ 01-0, $w_1=5$ 00-1, and $w_2=2$ 10-2) is not. Implementation #2, therefore, has the least number of storage locations of any CAM implementation of the function of Table I. Let $L_{\min}(m,n)$ be the minimum number of locations required in the CAM implementation of a given m -valued n -input function as required by the monotone decreasing recurrency distribution. For example, for the function of Table I, $L_{\min}(3,2) = 4$.

Now consider all m -valued n -input functions. For each, there is a minimum CAM implementation. Of this set of implementations, we are interested in the worst case; i.e. the largest of the $L_{\min}(m,n)$'s. Papachristou[4] has shown that

$$L_{\min}(m,n) \leq (m^{n+1}/2 - m^2/2 - m/2)\log_2 m.$$

An improved (smaller) upper bound is derived here by showing a set of functions whose minimum storage requirements exceeds all others.

For the analysis to follow, it is convenient to consider only recurrences which are monotone decreasing, where $w_0 \geq w_1 \geq \dots \geq w_{m-1}$. Thus, 00...0 will encode 0, 10...0 will encode 1, 01...0 will encode 2, etc.. Note that the minimum CAM implementation of a function with the same set of recurrences arranged in a different order will have the same cost; although the decoder function will be different, the number of CAM locations will be the same. Further, we will assume that the number of bits in the codewords $p = \lceil \log_2 m \rceil$. A uniform recurrency distribution is a monotone decreasing recurrency distribution in which the recurrences are identical; i.e. $w_0 = w_1 = \dots = w_{m-1}$. We have the following result.

Lemma 1: An m -valued n -input function realizes the largest minimum CAM storage requirement $L_{\min}(m,n)$ of all m -valued n -input functions iff it has a uniform recurrency distribution.

Proof: (if) On the contrary, assume there is a function G with the largest minimum CAM storage requirement which does not have a uniform recurrency distribution. The monotone decreasing distribution of G can be converted into a uniform distribution by a sequence of steps of the form: For each pair of recurrences (w_i, w_j) such that $w_i \geq w_j + 1$, $w_i > w_{i+1}$, and $w_{i-1} > w_i$, decrease w_i by 1 and increase w_{i-1} by 1. The minimum storage requirement never decreases at each step, and so a uniform recurrency distribution exists with a largest $L_{\min}(m,n)$.

(only if) One can proceed from a uniform recurrency distribution to any monotone decreasing distribution by a sequence of steps which are the converse of the steps in the if part above. At each step, the memory size remains the same or increases. On the first step, the memory size always increases. Thus, the uniform recurrency distribution uniquely attains the maximum memory size.

Q.E.D.

For large m , Papachristou's upper bound on $L_{\min}(m,n)$ is approximately $(m^{n+1}/2)\log_2 m$. This bound is improved as follows. From Lemma 1, an upper bound on the number of CAM storage locations required to implement an m -valued n -input function is the number of locations required by functions with a uniform recurrency distribution. In such a distribution, there are $m^n/m = m^{n-1}$ input tuples which map to each output logic value. p -bit codewords represent each output logic value, where $p = \lceil \log_2 m \rceil$. There are $C(p,i)$ p -bit codewords with i 1's, and each input tuple whose output value corresponds to such a codeword requires i storage locations. Thus, the total number of storage locations associated with input tuples whose output value is encoded by a codeword with i 1's is $m^{n-1}iC(p,i)$. Summing over all i yields,

$$L_{\min}(m,n) \leq m^{n-1} \sum_{i=0}^p i C(p,i). \quad (2)$$

The righthand side of (2) is strictly larger than the lefthand side when p is not a power of 2, since there are fewer output logic values than p -bit codewords. The righthand side can be evaluated as follows. From the binomial theorem [5,p.17],

$$(x+1)^p = \sum_{i=0}^p C(p,i) x^i. \quad (3)$$

Differentiating the righthand side of (3) with respect to x and setting $x = 1$, yields the sum on the righthand side of (2). Thus,

$$L_{\min}(m,n) \leq m^{n-1} (d/dx)(x+1)^p \Big|_{x=1} = m^{n-1} p 2^{p-1}.$$

Substituting for p yields,

$$L_{\min}(m,n) \leq m^{n-1} \lceil \log_2 m \rceil (2^{\lceil \log_2 m \rceil} / 2). \quad (4)$$

When m is a power of 2, $p = \log_2 m$, and

$$L(m,n) \leq (m^n/2)\log_2 m \quad (5)$$

is a firm upper bound; it expresses exactly the maximum number of locations required in the minimal implementation of the highest cost m -valued n -input functions.

IV. STORAGE REQUIREMENTS FOR SPECIFIC MULTIPLE-VALUED FUNCTIONS.

In this section, we derive the storage requirements for certain multiple-valued functions and compare this with the worst case number.

(a) MAX-MIN Functions.

Let the MAX (MIN) function

$$G_1 = \text{MAX}(x_1, x_2, \dots, x_n) \quad (G_2 = \text{MIN}(x_1, x_2, \dots, x_n))$$

be an m-valued n-input function in which the output value is the maximum (minimum) of the input values. Because the monotone decreasing recurrency distributions for these functions is the same, it is sufficient to consider just the MAX function. Let $T(i)$ be the number of n-tuples of values 0 to m-1 in which i is the largest value. Thus, $T(i)$ is the number of input tuples which map to i under the MAX function. There are $(i+1)^n$ n-tuples of values 0 to i and i^n tuples of values 0 to i-1. Thus, the number of n-tuples with at least one i but no larger value is

$$T(i) = (i + 1)^n - i^n, \quad 0 \leq i \leq m-1.$$

The monotone decreasing distribution of recurrencies for the MAX (MIN) functions is

$$m^n - (m-1)^n \geq (m-1)^n - (m-2)^n \geq \dots \geq 1^n - 0^n.$$

To realize the MAX function with the least amount of CAM storage, we associate the output value of largest recurrency, $m^n - (m-1)^n$, with 00...0. The output values with the next $p = C(p, 1)$ largest recurrencies, $(m-1)^n - (m-2)^n$, $(m-2)^n - (m-3)^n$, ..., and $(m-C(p, 1))^n - (m-C(p, 1)-1)^n$ are encoded by 10...0, 01...0, ..., and 00...1, etc.. Thus, we have,

$$L_{\min}(G_1) = L_{\min}(G_2) = \sum_{i=0}^p \sum_{j=0}^{C(p,i)-1} \sum_{k=0}^{i-1} (m - \sum_{k=0}^{C(p,i)-j} 1)^n - (m - \sum_{k=0}^{C(p,i)-(j+1)} 1)^n. \quad (6)$$

After rearrangement, (6) becomes

$$L_{\min}(G_1) = L_{\min}(G_2) = \sum_{i=0}^a (m - \sum_{j=0}^i C(p, j))^n, \quad (7)$$

where a is the largest integer such that

$$m \geq \sum_{j=0}^a C(p, j).$$

When the number of inputs n is large, the first term of (7) dominates, and we can write,

$$L_{\min}(G_1) = L_{\min}(G_2) \sim (m-1)^n,$$

where $f(n) \sim g(n)$ means $\lim_{n \rightarrow \infty} f(n)/g(n) = 1$, as $n \rightarrow \infty$. Table IV, at the end of this section, shows the

values of $L_{\min}(G_1)$ and $L_{\min}(G_2)$ for $3 \leq m \leq 8$ and $2 \leq n \leq 5$.

(b) Modulo Addition.

Let

$$G_3 = \text{MODSUM}(x_1, x_2, \dots, x_n)$$

be an m-valued n-input function in which the output value is the sum of the input values modulo m. All output values occur in equal number, and this function produces the uniform recurrency distribution. Thus, the CAM storage requirement for the MODSUM is the maximum over m-valued n-input functions. The storage requirement can be calculated in a straightforward manner for specific m and n. For example, for $m = 3, 4, 5, 6, 7$, and 8, the cost is $2 \cdot 3^{n-1}$, $4 \cdot 4^{n-1}$, $5 \cdot 5^{n-1}$, $7 \cdot 6^{n-1}$, $9 \cdot 7^{n-1}$, and $12 \cdot 8^{n-1}$, respectively. Table IV shows the costs for these six values of m and for $2 \leq n \leq 5$.

(c) Modulo Multiplication.

Let

$$G_4 = \text{MODPROD}(x_1, x_2, \dots, x_n)$$

be an m-valued n-input function in which the output value is the product of the input values modulo m. For this function, 0 has the highest recurrency, while the relative recurrencies of other values depend on how many factors in their prime factorization are shared with m. To see this, con-

sider multiplication modulo 4. For $n = 2$, we have the multiplication table of Table II.

	x_1				
x_2	0	1	2	3	
0	0	0	0	0	
1	0	1	2	3	
2	0	2	0	2	
3	0	3	2	1	

Table II. $G_4(x_1, x_2)$ Verses x_1 and x_2 .

Let $w_1(n)$ be the number of occurrences of output value 1 in the MODPROD of n input variables. For example, $w_0(2) = 8$, $w_1(2) = 2$, $w_2(2) = 2$, and $w_3(2) = 4$. We can calculate these recurrencies recursively from

$$G_4(x_1, x_2, \dots, x_n) = \text{MODPROD}(G_4(x_1, x_2, \dots, x_{n-1}), x_n).$$

Consider $w_0(n)$. $G_4(x_1, x_2, \dots, x_n)$ is 0 for all four values of $G_4(x_1, x_2, \dots, x_{n-1})$ when $x_n = 0$, for one value (0) of $G_4(x_1, x_2, \dots, x_{n-1})$ when $x_n = 1$, for two values (0 and 2) of $G_4(x_1, x_2, \dots, x_{n-1})$ when $x_n = 2$, and for one value (0) of $G_4(x_1, x_2, \dots, x_{n-1})$ when $x_n = 3$. Thus, we can write

$$w_0(n) = 4w_0(n-1) + w_1(n-1) + 2w_2(n-1) + w_3(n-1).$$

The other w_1 's can be derived in a similar manner.

$$w_1(n) = w_1(n-1) + w_3(n-1),$$

$$w_2(n) = w_1(n-1) + 2w_2(n-1) + w_3(n-1),$$

$$\text{and } w_3(n) = w_1(n-1) + w_3(n-1).$$

This set of recursion relations can be solved [5, pp. 60-73] to produce closed-form expressions,

$$w_0(n) = 4^n - n2^{n-1} - 2^n,$$

$$w_1(n) = w_3(n) = 2^{n-1},$$

$$\text{and } w_2(n) = n2^{n-1}.$$

Table III shows the closed-form expressions for the

recurrences of the m -valued n -input MODPROD function for $3 \leq m \leq 8$. Also shown are expressions for the total number of storage locations required. It is interesting to compare the relative storage requirements for the various values of m . When m is a prime, the number of locations required is $O((m-1)^n)$. Thus, for increasing m , when m is prime, the cost increases. However, when composite m 's are included, quite a different situation exists. For example, the cost of an n -input 6-valued MODPROD function is less than that of an n -input 5-valued function!

An examination of the MODPROD function truth table for a prime m shows that the logic values 1, 2, ..., $m-1$ occur in equal numbers. Such a distribution is more expensive to implement than the non-uniform distribution of the MODPROD function for composite m .

Table IV, on the next page, shows that the number of storage locations required by the MODPROD function equals or exceeds the number required for the MIN and MAX functions when m , the number of logic values, is prime. However, when m is composite, the opposite is true. This difference is especially notable when n is very large. In fact, the number of CAM storage locations required for the MODPROD function becomes a vanishingly small fraction of the locations required by the MIN or MAX function as n approaches ∞ , when m is composite. When m is prime, the cost of the MODPROD function is a constant (somewhat larger than 1) times the cost of the MIN or MAX function.

Number of Output Logic Values m	Expressions for Recurrences of m -valued n -input MODPROD Functions	Expressions for CAM Storage Requirements
3	$w_0(n) = 3^n - 2^n, w_1(n) = w_2(n) = 2^{n-1}$	2^n
4	$w_0(n) = 4^n - n2^{n-1} - 2^n, w_1(n) = w_3(n) = 2^{n-1}, w_2(n) = n2^{n-1}$	$n2^{n-1}$
5	$w_0(n) = 5^n - 4^n, w_1(n) = w_2(n) = w_3(n) = w_4(n) = 4^{n-1}$	$5 \cdot 4^{n-1}$
6	$w_0(n) = 6^n - 4^n - 3^n + 2^n, w_1(n) = w_5(n) = 2^{n-1}, w_2(n) = w_4(n) = 4^n / 2 - 2^{n-1}, w_3(n) = 3^n - 2^n$	4^n
7	$w_0(n) = 7^n - 6^n, w_1(n) = w_2(n) = w_3(n) = w_4(n) = w_5(n) = w_6(n) = 6^{n-1}$	$9 \cdot 6^{n-1}$
8	$w_0(n) = 8^n - (n^2/2)4^{n-1} - (5n/2)4^{n-1} - 4^n, w_1(n) = w_3(n) = w_5(n) = w_7(n) = 4^{n-1}, w_2(n) = w_4(n) = n4^{n-1}, w_4(n) = ((n^2 + n)/2)4^{n-1}$	$(n^2/2 + 5n/2 + 9)4^{n-1}$

Table III. Expressions for the Recurrences and the CAM Storage Requirements of the MODPROD Function.

No. of Values m	No. of Inputs n	MAX(MIN) Function	MODSUM Function	MODPROD Function	Uniform Recurrency Distribution
		$L_{\min}(G_1)=L_{\min}(G_2)$	$L_{\min}(G_3)$	$L_{\min}(G_4)$	
3	2	4	6	4	6
	3	8	18	8	18
	4	16	54	16	54
	5	32	162	32	162
	∞	2^n	$(2/3)3^n$	2^n	$(2/3)3^n$
4	2	10	16	4	16
	3	28	64	12	64
	4	82	256	32	256
	5	244	1,024	80	1,024
	∞	3^n	4^n	$(n/2)2^n$	4^n
5	2	17	25	20	25
	3	65	125	80	125
	4	257	625	320	625
	5	1,025	3,125	1,280	3,125
	∞	4^n	5^n	$(5/4)4^n$	5^n
6	2	29	42	16	42
	3	133	252	64	252
	4	641	1,512	256	1,512
	5	3,157	9,072	1,024	9,072
	∞	5^n	$(7/6)6^n$	4^n	$(7/6)6^n$
7	2	45	63	54	63
	3	243	441	324	441
	4	1,377	3,087	1,944	3,087
	5	8,019	21,609	11,664	21,609
	∞	6^n	$(9/7)7^n$	$(3/2)6^n$	$(9/7)7^n$
8	2	66	96	64	96
	3	408	768	336	768
	4	2,658	6,144	1,728	6,144
	5	17,832	49,152	8,704	49,152
	∞	7^n	$(3/2)8^n$	$(n/8)4^n$	$(3/2)8^n$

Table IV. Number of CAM Storage Locations Required in the CAM Implementation of Specific Multiple-Valued Functions.

V. THE AVERAGE COST OF IMPLEMENTING A MULTIPLE-VALUED FUNCTION.

(a) Direct Calculation of the Average Cost.

The few examples of the previous section show that, when the number of inputs becomes large, there is a wide range of costs over the set of m-valued n-input functions. Thus, it is of interest to compute the average cost over this set, as this gives a better indication of the costs one can expect in implementing a given function than can be obtained from examples. We proceed as follows. The recurrency distribution of output logic values of some function f corresponds to an m-part partition [5, pp. 41-46] P,

$$P: w_0 + w_1 + \dots + w_{m-1} = m^n \quad (8)$$

on m^n . Assume $w_0 \geq w_1 \geq \dots \geq w_{m-1}$. As there may be consecutive w_i 's in (8) which are identical, rewrite P as follows:

$$P: a_1 u_1 + a_2 u_2 + \dots + a_s u_s = m^n,$$

where $u_1 > u_2 > \dots > u_s$ represent the distinct parts of the partition and a_i is the number of occurrences of part u_i . To achieve the minimum cost realization, we represent 0 by 00...0, the next p logic values by 10...0, 01...0, ..., and 00...1, etc.. Note that P provides all the information necessary to compute the total CAM storage requirements. Further, the total CAM storage requirements will be the same for any function in which the recurrency set is the same as specified in (8) except for a rearrangement among input tuples and/or output logic values. The procedure then for calculating the average cost is to enumerate all possible partitions P, compute the storage requirements for each, multiply by the number of functions associated with P, and sum. Dividing this by the total number of functions yields the average cost.

The number of functions N(P) associated with a given partition P is

$$N(P) = \frac{m^n!}{w_0! w_1! \dots w_{m-1}!} \frac{m!}{(a_1! a_2! \dots a_s!)} \quad (9)$$

and the average number of CAM storage locations, $AC(m,n)$, needed by an m -valued n -input function is

$$AC(m,n) = (1/m^n) \sum_P N(P) \cdot C(P), \quad (10)$$

where \sum_P enumerates all m -part partitions on m_n , and $C(P)$ is the cost of partition P . $C(P)$ is the weighted sum,

$$C(P) = \sum_{i=0}^{m-1} w_i x_i, \quad (11)$$

where $x_0 = 0$, $x_1 = x_2 = \dots = x_{C(p,1)} = 1$, $x_{C(p,1)+1} = x_{C(p,1)+2} = \dots = x_{C(p,2)+C(p,1)} = 2$, etc.. (10) was implemented by a computer program in which the function of P was performed by a standard partition enumeration package. The results are shown in Table V.

No. of Values m	No. of Inputs n	Average Number of CAM Locations $AC(m,n)$
2	2	1.250
	3	2.906
3	2	4.241
	3	15.420
4	2	11.566
	3	*
5	2	19.539
	3	*
6	2	33.970
	3	*
7	2	52.652
	3	*

Table V. The Average Number of Storage Locations Required By Multiple-Valued Functions in a CAM Implementation.

The *'s indicate average values which were not computed because of time limitations. Word size also became a limiting factor because of the exponentials.

The form of (10) does not allow insight into how fast the average cost increases and how this compares with the upper bound computed previously. Alternatively, we attack this problem from a different point of view. Instead of the cost associated with m -valued n -input functions, we will consider the costs associated with the recurrency distributions.

(b) The Number of Recurrency Distributions.

Each recurrency distribution is associated with a unique partition of the form given in (8). Thus, we can use established techniques for the enumeration of partitions [5, pp. 41-45]. As an example of the procedure, consider the monotone decreasing recurrency distributions for 3-valued 2-input functions shown below in Table VI. For each of the seven distributions,

w_0	w_1	w_2	Number of CAM Locations Required	Composition of Distribution in Unit Distributions
3	3	3	6	3A
4	3	2	5	2A + B + C
4	4	1	5	A + 3B
5	2	2	4	2A + 3C
5	3	1	4	A + 2B + 2C
6	2	1	3	A + B + 4C
7	1	1	2	A + 6C

Table VI. Monotone Decreasing Recurrency Distributions For 3-valued 2-input Functions.

the cost of the CAM implementation is shown. Each distribution in Table VI is a unique combination of the following "unit" distributions.

Unit Distribution	w_0	w_1	w_2
A	1	1	1
B	1	1	
C	1		

The decomposition of each recurrency distribution into unit distributions is shown in the righthand column of Table VI.

To find all monotone decreasing recurrency distributions, we enumerate the ways to combine the unit distributions and select only those which correspond to 3-valued 2-input functions. Such a process can be performed algebraically. Associate with each unit distribution a generating function on formal variable x , where the exponent represents the contribution to the number of logic variables and the coefficient represents the number of ways so many of the unit distributions can be chosen. That is, for A the corresponding generating function is

$$(x^3 + x^6 + x^9 + \dots) = x^3(1 - x^3)^{-1}. \quad (12)$$

The coefficient of x^3 , 1, corresponds to the one way a single unit distribution A contributes to w_0 , w_1 , and w_2 , while the exponent 3 corresponds to the amount of the contribution. x^6 corresponds to the one way two unit distributions A contribute 6 to w_0 , w_1 , and w_2 , etc.. Similarly, the generating

functions corresponding to the unit distributions B and C are

$$(1 + x^2 + x^4 + \dots) = (1 - x^2)^{-1} \quad (13)$$

$$\text{and } (1 + x + x^2 + \dots) = (1 - x)^{-1}, \quad (14)$$

respectively. A constant 1 appears in (13) and (14) because of the possibility that the corresponding unit distribution does not appear in the composite distribution. Taking the product of the generating functions (12), (13), and (14) yields

$$(x^3 + x^6 + x^9 \dots)(1 + x^2 + x^4 + \dots)(1 + x + x^2 + \dots) = x^3(1-x^3)^{-1}(1-x^2)^{-1}(1-x)^{-1}, \quad (15)$$

the generating function for monotone decreasing recurrency distributions of 3-valued 2-input functions. (15), it turns out, is the generating function for the number of partitions on 1, 2, and 3 having at least one 3. The coefficient of x^i in (15) is the number of ways the unit distributions can be combined to form a composite recurrency distribution with i output levels. For example, expanding (15) yields

$$x^3(1-x^3)^{-1}(1-x^2)^{-1}(1-x)^{-1} = x^3 + x^4 + 2x^5 + 3x^6 + 4x^7 + 5x^8 + 7x^9 + \dots \quad (16)$$

The coefficient of x^9 , 7, is the number of monotone decreasing recurrency distributions of functions with 9 ($=3^2$) output logic values, i.e. the 7 3-valued 2-input functions listed in Table VI. Similarly, the number of monotone decreasing recurrency distributions of 3-valued 3-input functions is the coefficient of x^{27} ($27 = 3^3$) in (16).

An expression for the value of the coefficient of x^i in (16) can be obtained by standard combinatoric methods [6, pp. 83-99]. Alternatively, a simpler closed-form expression can be derived which is accurate for large i by the methods shown in Bender[7]. We prefer the second approach.

Let b_i be the coefficient of x^i in (16). Applying Theorem 4 of [7] to (16) yields

$$b_i \sim i^2/12.$$

Since we are only interested in those values of i corresponding to the number of input tuples associated with a 3-valued n -input functions, $i = 3^n$, and the number of monotone decreasing recurrency distributions is asymptotically equal to

$$9^n/12.$$

In a similar manner, the asymptotic approximations for other values of m can be obtained. Table VII shows the generating functions and asymptotic approximations for the number of monotone decreasing recurrency distributions for $3 \leq m \leq 7$.

Number of Logic Values m	Generating Functions	Asymptotic Approx. For the No. of Monotone Recurrency Distr.
3	$x^3(1-x^3)^{-1}(1-x^2)^{-1}(1-x)^{-1} = G_3$	$(3^2)^n/12$
4	$(x^4/x^3)(1-x^4)^{-1}G_3 = G_4$	$(4^3)^n/144$
5	$(x^5/x^4)(1-x^5)^{-1}G_4 = G_5$	$(5^4)^n/2,880$
6	$(x^6/x^5)(1-x^6)^{-1}G_5 = G_6$	$(6^6)^n/86,400$
7	$(x^7/x^6)(1-x^7)^{-1}G_6 = G_7$	$(7^6)^n/3,628,000$

Table VII. Generating Functions and Asymptotic Approximations For the Number of Monotone Decreasing Recurrency Distributions Among m -Valued n -Input Functions.

(c) The Average Cost Over the Monotone Decreasing Recurrency Distributions.

The average number of CAM storage locations over the monotone decreasing recurrency distributions can be calculated using a modified version of the generating functions described above by including another formal variable y . That is, every occurrence of x in the enumeration will be accompanied by y^j , where j is the number of CAM locations required. Note that units A, B, and C contribute 2, 1, and 0, respectively, to the overall cost of the distribution of which they are a part. Therefore, instead of (12), use

$$(x^3y^2 + x^6y^4 + x^9y^6 + \dots) = x^3y^2(1 - x^3y^2)^{-1}, \quad (17)$$

and instead of (13), use

$$(1 + x^2y + x^4y^2 + \dots) = x^2y(1 - x^2y)^{-1}. \quad (18)$$

Because unit C contributes nothing to the overall cost, (14) will be used without modification. The generating function which accounts for the cost is then the product of (17), (18), and (14) or

$$x^3y^2(1-x^3y^2)^{-1}(1 - x^2y)^{-1}(1 - x)^{-1}. \quad (19)$$

Expanding (19) and collecting terms containing x^i shows the distribution of costs over the recurrency distributions. For example, with respect to x^9 , we have from (19) the term

$$(y^2 + y^3 + 2y^4 + 2y^5 + y^6)x^9. \quad (20)$$

This shows that there is one monotone decreasing recurrency distribution with cost 2 (y^2), one with cost 3 (y^3), two with cost 4 ($2y^4$), two with cost 5 ($2y^5$), and one with cost 6 (y^6). The result from (20) agrees with Table VI, as it should.

If we differentiate (19) with respect to y and set y to 1, terms of the form (20) become weighted

sums which, when divided by the number of monotone decreasing recurrency distributions, yield the average cost per distribution. In computing the i th coefficient, again we prefer to use the asymptotic methods of Bender[7]. Table VIII shows the average cost as calculated by this method as well as the highest cost associated with the uniform recurrency distribution as calculated previously.

vol. 66, pp. 1240-1255, October 1978.

- [3] Z. G. Vranesic and S. G. Zaky, "Multivalued logic in local digital intercommunication systems," *Proc. COMPCON 1982 Fall 1982*, pp. 127-134, September 1982.
- [4] C. Papachristou, "Content-addressable memory requirements for multivalued logic," *Proc. of*

Number of Output Logic Values m	Average Number of CAM Storage Locations Over the Monotone Decreasing Recurrency Distributions For Large n	Highest Cost (Uniform Recurrency Distributions)	Ratio of Average Cost to Highest Cost For Large n
3	$.5556 \cdot 3^n$	$2 \cdot 3^{n-1}$.8333
4	$.5417 \cdot 4^n$	$4 \cdot 4^{n-1}$.5417
5	$.5832 \cdot 5^n$	$5 \cdot 5^{n-1}$.5832
6	$.6806 \cdot 6^n$	$7 \cdot 6^{n-1}$.5833
7	$.7670 \cdot 7^n$	$9 \cdot 7^{n-1}$.5966

Table VIII. Average Number of CAM Storage Locations Over the Monotone Decreasing Recurrency Distributions For Large n .

VI. CONCLUDING REMARKS.

The righthand column of Table VIII shows the ratio of the average cost of CAM implemented m -valued n -input functions over the recurrency distributions to the highest cost, when n is large. For $m \geq 4$, the ratio is between 0.5 and 0.6. Although this may not be representative if one uses the average over all functions rather than over the recurrency distributions, the results of Section V indicate that the two averages are comparable, at least for small values of m and n . If indeed the ratios of Table VIII are representative, the upper bound storage requirements are reasonably close to the storage requirements of a random function.

However, there is the question of whether a circuit designer tends to synthesize random functions or whether the functions chosen tend to be either more or less costly than the average. Specific functions considered in Section IV occupy both ends of the spectrum. The MODSUM is among the most expensive m -valued n -input functions, while the MODPROD is among the least expensive.

REFERENCES

- [1] M. Stark, "Two bits per cell ROM," *Digest of Papers: COMPCON 1981 Spring*, pp. 209-212, February 1981.
- [2] J. H. Wensley, L. Lamport, J. Goldberg, M. W. Green, K. N. Levitt, P. M. Melliar-Smith, R. E. Shostak, and C. B. Weinstock, "SIFT: Design and analysis of a fault tolerant computer for aircraft control," *Proc. IEEE*,

the Eleventh Inter. Symp. on Multiple-Valued Logic, pp. 62-72, May 1981.

- [5] C. L. Liu, *Introduction to Combinatorial Mathematics*, McGraw-Hill, New York, 1968.
- [6] A. Tucker, *Applied Combinatorics*, Wiley, New York, 1980.
- [7] E. A. Bender, "Asymptotic methods in enumeration," *SIAM Review*, pp. 485-515, October 1974.

A FAST COMPLEMENTATION ALGORITHM FOR SUM-OF-PRODUCTS
EXPRESSIONS OF MULTIPLE-VALUED INPUT BINARY FUNCTIONS

Tsutomu Sasao

Mathematical Sciences Department
IBM Thomas J. Watson Research Center
Yorktown Heights, New York 10598

and

Department of Electronics Engineering
Osaka University
Osaka 565, Japan

AD P 002339

ABSTRACT: A recursive algorithm to obtain a complement of a sum-of-products expression for a binary function of p -valued input variables is presented. It produces at most $p^n/2$ products for n -variables functions, whereas an elementary algorithm produces $O(t^n \cdot n^{(1-1)/2})$ products where $t = 2^p - 1$. It is 10 ~ 30 times faster than the elementary one when $p=2$ and $n=8$.

I. Introduction:

As an elementary method to obtain a complement of a sum-of-products expression for f , the following is well known.

1. By using De Morgan's law, obtain a product-of-sums expression for \bar{f} .
2. By using the distributive law, obtain a sum-of-products expression for \bar{f} .
3. By using the absorption law, simplify the sum-of-products expression.

However, this method becomes quite inefficient when the number of input variables is large, because it will produce all the prime implicants of \bar{f} . For example, the elementary method will generate $O(3^n/n)$ products for a class of n -variable switching functions (two-valued input binary functions) [1], whereas the presented algorithm will generate at most 2^{n-1} products. The new algorithm is about 10 ~ 30 times faster than the elementary one for switching functions of 8-variables.

Binary functions are useful in designing programmable logic arrays with decoders [2] and other circuits [3], [4]. Simplification of the expressions for the binary functions will reduce the complexities of circuits. A fast complementation algorithm has been desired because practical minimization algorithms such as MINI [5] and ESPRESSO [6] require the complement of the given function.

The proposed algorithm has been incorporated into MINI and other systems and has been effectively used to design logical circuits.

II. Definitions and an Elementary Method for Complementation

Definition 2.1[4]: A mapping $\times P_i \rightarrow B$ is called a multiple-valued input binary function, where $P_i = \{0, 1, \dots, p_i - 1\}$, and $B = \{0, 1\}$.

Definition 2.2: Let X_i be a variable on P_i . $X_i^{S_i}$ is a literal of X_i when $S_i \subseteq P_i$. $X_i^{S_i}$ represent a function

$$X_i^{S_i} = \begin{cases} 0 & \text{if } X_i \notin S_i \\ 1 & \text{if } X_i \in S_i \end{cases}$$

Definition 2.3: A product of literals $X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_n^{S_n}$ is called a product. A sum of products is called a sum-of-products expression.

Theorem 2.1[2]: An arbitrary binary function $\times P_i \rightarrow B$ can be represented by a sum-of-products expression $\sum_{i=1}^n$

$$f(X_1, X_2, \dots, X_n) = \bigvee_{(S_1, S_2, \dots, S_n)} X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_n^{S_n}$$

where $S_i \subseteq P_i$.

Definition 2.4: Let E be a product. E is called a prime implicant if $E \leq f$ and E is maximal (i.e. there is no E_1 such that $E, E_1 \leq f$).

Lemma 2.1: Let f, g and h be binary functions.

$$\overline{f \cdot g} = \bar{f} \vee \bar{g} \quad (\text{De Morgan's law})$$

$$(f \vee g) \cdot h = f \cdot h \vee g \cdot h \quad (\text{Distributive law})$$

$$f \vee f \cdot g = f \quad (\text{Absorption law})$$

As an elementary method to obtain a complement of

sum-of-products expression, the following is well known.

Algorithm 2.1:

1. By using De Morgan's law, convert a complement of a given expression into a product-of-sums form.
2. By using the distributive law, expand the expression into a sum-of-products form. Delete null products (If $A \cap B = \phi$ then $X^A \cdot X^B = \phi$) and redundant literals (If $A \supseteq B$ then $X^A \cdot X^B = X^B$).
3. By using the absorption law, drop subsuming products ($p \vee pq = p$).

Example 2.1:

Consider a binary function

$$f: \{0,1\} \times \{0,1,2\} \times \{0,1,2,3\} \rightarrow \{0,1\}$$

and an expression

$$\mathcal{F} = X_1^0 \cdot X_2^1 \cdot X_3^{1,3,1} \vee X_1^1 \cdot X_2^{1,0,2,1} \cdot X_3^{1,2,1} \vee X_2^{1,2,1} \cdot X_3^1$$

Let's obtain a complement of \mathcal{F} by Algorithm 2.1. First, by De Morgan's law, convert it into a product-of-sums form.

$$\bar{\mathcal{F}} = (X_1^1 \vee X_2^{1,0,2,1} \vee X_3^{1,2,1}) \cdot (X_1^0 \vee X_2^1 \vee X_3^{1,0,3,1}) \cdot (X_2^0 \vee X_3^{1,2,3,1})$$

Second, by the distributive law, we have the following:

$$\bar{\mathcal{F}} = (X_1^1 \cdot X_2^1 \vee X_1^1 \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_2^{1,0,2,1} \vee X_2^{1,0,2,1} \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_3^{1,2,3,1} \vee X_2^1 \cdot X_3^{1,2,3,1} \vee X_3^1) \cdot (X_2^0 \vee X_3^{1,2,3,1})$$

In the above expression, $X_1^1 \cdot X_1^0$ and $X_2^{1,0,2,1} \cdot X_2^1$ etc. are omitted because they are null products. By using the distributive law again, we have the sum-of-products expression:

$$\bar{\mathcal{F}} = X_1^1 \cdot X_2^0 \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_2^0 \vee X_2^0 \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_2^0 \cdot X_3^{1,0,2,1} \vee X_2^0 \cdot X_3^0 \vee X_1^1 \cdot X_2^1 \cdot X_3^{1,0,2,3,1} \vee X_1^1 \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_2^{1,0,2,1} \cdot X_3^{1,0,2,3,1} \vee X_2^{1,0,2,1} \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_3^{1,2,3,1} \vee X_2^1 \cdot X_3^{1,2,3,1} \vee X_3^1$$

Third, by the absorption law, we can delete products $X_1^1 \cdot X_2^0 \cdot X_3^{1,0,3,1}$ and $X_2^0 \cdot X_3^0$ etc., because $X_2^0 \cdot X_3^0 \subseteq X_1^0$ and $X_1^1 \cdot X_2^0 \cdot X_3^{1,0,3,1} \subseteq X_1^1 \cdot X_3^{1,0,3,1}$. Hence, we have the sum-of-

products expression:

$$\bar{\mathcal{F}} = X_1^0 \cdot X_2^0 \vee X_1^1 \cdot X_2^1 \cdot X_3^{1,0,2,3,1} \vee X_1^1 \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_2^{1,0,2,1} \cdot X_3^{1,0,2,3,1} \vee X_2^{1,0,2,1} \cdot X_3^{1,0,3,1} \vee X_1^0 \cdot X_3^{1,0,2,1} \vee X_2^1 \cdot X_3^{1,0,2,1} \vee X_3^1$$

Note that $\bar{\mathcal{F}}$ contains 8 products.

(End of Example)

Straightforward application of Algorithm 2.1 is quite inefficient. It might be made more efficient by the simplifying the intermediate results by using absorption law or by changing the order of expansion. However, in any case, Algorithm 2.1 will generate many products. This is because that Algorithm 2.1 will generate all the prime implicants of \bar{f} , which is stated by the following theorem.

Theorem 2.1: Let \mathcal{F} be a sum-of-products expression of a binary function f , and $\bar{\mathcal{F}}$ be an expression obtained by using Algorithm 2.1. Then, $\bar{\mathcal{F}}$ contains all the prime implicants of \bar{f} .

(Proof). Similar to the switching function [7]

(Q.E.D)

III. A Fast Complementation Algorithm

By extending Shannon's expansion theorem to binary functions and applying the complementation theorem of Hong-Ostapko [9], we have the following:

Lemma 3.1: Let a binary function be represented by

$$f = X^0 \cdot f_0 \vee X^1 \cdot f_1 \vee \dots \vee X^{p-1} \cdot f_{p-1}$$

Then a complement of f is given by

$$\bar{f} = X^0 \bar{f}_0 \vee X^1 \bar{f}_1 \vee \dots \vee X^{p-1} \bar{f}_{p-1}$$

where $f_i = f(X \leftarrow i)$.

By using Lemma 3.1 recursively, we can obtain a complement of an expression. It is possible to make an algorithm to generate at most $\prod_{i=1}^n p_i / (\max\{p_i\})$ products. However, experiments showed that a program simply based on Lemma 3.1 was not so fast for large practical problems. One reason for it is that most variables appear in a small number of products (i.e., a lot of "don't cares" in the array). Therefore, for the practical problems, the following algorithm has been developed.

Algorithm 3.1: Let \mathcal{F} be a given expression. Use the following rules recursively.

Rule 1. If \mathcal{F} is a constant:

$$\text{If } \mathcal{F} = 1, \text{ then } \bar{\mathcal{F}} = 0$$

If $\mathcal{F} = 0$, then $\bar{\mathcal{F}} = 1$.

Rule 2. If \mathcal{F} depends on only one-variable: i.e. if

$$\mathcal{F} = X_1^{s_1} \vee X_1^{s_2} \vee \dots \vee X_1^{s_r} \text{ then } \bar{\mathcal{F}} = X_1^{\bar{s}}$$

$$S = S_a \cup S_b \cup \dots \cup S_r.$$

Rule 3. If \mathcal{F} consists of one product i.e., if

$$\mathcal{F} = X_1^{s_1} \cdot X_2^{s_2} \dots X_r^{s_r} \text{ then}$$

$$\bar{\mathcal{F}} = X_1^{\bar{s}_1} \vee X_1^{\bar{s}_1} \cdot X_2^{\bar{s}_2} \vee \dots \vee X_1^{\bar{s}_1} \cdot X_2^{\bar{s}_2} \dots X_{r-1}^{\bar{s}_{r-1}} \cdot X_r^{\bar{s}_r}$$

Rule 4. If \mathcal{F} has a common factor, i.e. if \mathcal{F} can be written as

$$\mathcal{F} = X_1^{s_1} X_2^{s_2} \dots X_r^{s_r} \cdot \mathcal{G}$$

by renaming variables, where \mathcal{G} does not contain variables X_1, X_2, \dots, X_r , then

$$\bar{\mathcal{F}} = X_1^{\bar{s}_1} \vee X_1^{\bar{s}_1} X_2^{\bar{s}_2} \vee \dots \vee X_1^{\bar{s}_1} X_2^{\bar{s}_2} \dots X_r^{\bar{s}_r} \bar{\mathcal{G}}$$

Rule 5. If \mathcal{F} can be decomposed with a variable X_i , i.e. if \mathcal{F} can be written as

$$\mathcal{F} = X_i^0 \cdot \mathcal{G}_0 \vee X_i^1 \cdot \mathcal{G}_1 \vee \dots \vee X_i^{p_i-1} \cdot \mathcal{G}_{p_i-1}$$

then

$$\bar{\mathcal{F}} = X_i^0 \bar{\mathcal{G}}_0 \vee X_i^1 \bar{\mathcal{G}}_1 \vee \dots \vee X_i^{p_i-1} \bar{\mathcal{G}}_{p_i-1}$$

where \mathcal{G}_k ($k = 0, \dots, p_i-1$) do not contain the variable X_i .

Rule 6. Otherwise, \mathcal{F} can be written as

$$\mathcal{F} = X_1^{s_1} \cdot X_2^{s_2} \dots \cdot X_r^{s_r} \vee \mathcal{G}$$

by renaming the variables. Then $\bar{\mathcal{F}}$ is given by

$$\bar{\mathcal{F}} = X_1^{\bar{s}_1} \bar{\mathcal{G}}_1 \vee X_1^{\bar{s}_1} X_2^{\bar{s}_2} \bar{\mathcal{G}}_2 \vee \dots \vee X_1^{\bar{s}_1} X_2^{\bar{s}_2} \dots X_{r-1}^{\bar{s}_{r-1}} X_r^{\bar{s}_r} \bar{\mathcal{G}}_r$$

where $\bar{\mathcal{G}}_i$ is obtained from $(X_1^{\bar{s}_1} \cdot X_2^{\bar{s}_2} \dots \cdot X_i^{\bar{s}_i}) \wedge \mathcal{G}$ by deleting null products.

Definition 3.1: A sum-of-products expression is disjoint if all products are mutually disjoint, i.e.,

$$\mathcal{F} = a_1 \vee a_2 \vee \dots \vee a_s$$

$$a_i \cdot a_j = 0 \text{ (} i \neq j \text{) or } s = 1$$

Theorem 3.1: Algorithm 3.1 generates disjoint sum-of-products expression for f . The number of products in \mathcal{F} is

denoted by $t(\mathcal{F})$. By Theorem 3.1, it is clear that

$$t(\bar{\mathcal{F}}) \leq \prod_{i=1}^n p_i$$

where $\bar{\mathcal{F}}$ is obtained by Algorithm 3.1.

Theorem 3.2: Let \mathcal{F}_n be a sum-of-products expression for

$$f_n: \prod_{i=1}^n P_i \rightarrow B.$$

Let $\bar{\mathcal{F}}_n$ be an expression obtained by Algorithm 3.1, then

$$t(\bar{\mathcal{F}}_n) \leq \frac{1}{2} \prod_{i=1}^n p_i$$

(Proof). Proof will be done by the induction on n and restriction of f_n .

Rule 1. When $n = 0$: $t(\bar{\mathcal{F}}_0) \leq 1$ and the theorem holds for $n = 0$.

Rule 2. When $n = 1$: $t(\bar{\mathcal{F}}_1) \leq 1$ and the theorem hold for $n = 1$.

Rule 3. When \mathcal{F} consists of one product: $X_1^{s_1} \cdot X_2^{s_2} \dots \cdot X_r^{s_r}$. Then, $t(\bar{\mathcal{F}}_n) = l \leq n \leq 2^{n-1}$, and the theorem holds ($n \geq 2$).

From here, suppose that the theorem holds for $n-1, n-2, \dots, 1, 0$, and for the restriction of f_n .

Rule 4. When \mathcal{F}_n has a common factor, i.e. \mathcal{F} can be written as follows by renaming the variables:

$$\mathcal{F}_n = X_1^{s_1} \cdot X_2^{s_2} \dots \cdot X_r^{s_r} \cdot \mathcal{G}$$

$$t(\bar{\mathcal{F}}_n) = t(X_1^{\bar{s}_1} \vee X_1^{\bar{s}_1} \cdot X_2^{\bar{s}_2} \vee \dots \vee X_1^{\bar{s}_1} \cdot X_2^{\bar{s}_2} \dots \cdot X_r^{\bar{s}_r}) + t(\bar{\mathcal{G}})$$

Since \mathcal{G} does not contain the variables X_1, X_2, \dots, X_r ,

it has at most $(n-l)$ variables. By the hypothesis of

induction $t(\bar{\mathcal{G}}) \leq \frac{1}{2} \prod_{i=l+1}^n p_i$. Hence

$$t(\bar{\mathcal{F}}) \leq l + \frac{1}{2} \prod_{i=l+1}^n p_i \leq \frac{1}{2} \prod_{i=1}^n p_i \text{ and the theorem holds.}$$

Rule 5. When \mathcal{F}_n can be decomposed with respect to X_i , i.e.

\mathcal{F}_n can be written as

$$\mathcal{F}_n = X_i^0 \cdot \mathcal{G}_0 \vee X_i^1 \cdot \mathcal{G}_1 \vee \dots \vee X_i^{p_i-1} \cdot \mathcal{G}_{p_i-1}$$

by renaming the variables:

$$t(\bar{\mathcal{F}}_n) = \sum_{i=0}^{p_i-1} t(\bar{\mathcal{G}}_i).$$

By the hypothesis of induction $t(\bar{\mathcal{G}}_i) \leq \frac{1}{2} \prod_{j=2}^n p_j$. Hence $t(\bar{\mathcal{F}}_n) \leq p_i \times \frac{1}{2} \prod_{j=2}^n p_j = \frac{1}{2} \prod_{j=1}^n p_j$ and the theorem holds.

Rule 6. Otherwise, \mathcal{F} can be written as

$$\mathcal{F} = X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_r^{S_r} \vee \mathcal{G}$$

by renaming the variables. Because

$$\begin{aligned} \bar{\mathcal{F}} &= X_1^{\bar{S}_1} \cdot \bar{\mathcal{G}}_1 \vee X_1^{S_1} \cdot X_2^{\bar{S}_2} \cdot \bar{\mathcal{G}}_2 \vee \dots \vee X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_r^{S_r} \cdot \bar{\mathcal{G}}_r, \\ t(\bar{\mathcal{F}}) &= \sum_{i=1}^r t(\bar{\mathcal{G}}_i). \end{aligned}$$

\mathcal{G}_i is obtained from $(X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_r^{S_r}) \wedge \mathcal{G}$ by deleting null products, and has a common factor $X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_k^{S_k}$. Let $|S_k| = a_k$, where $1 \leq a_k \leq p_k - 1$. In \mathcal{G}_i , X_k takes at most a_k distinct values; in other words, \mathcal{G}_i represents a restriction of f_n :

$$\begin{aligned} &\{0, 1, \dots, a_1 - 1\} \times \{0, 1, \dots, a_2 - 1\} \times \dots \times \{0, 1, \dots, (p_1 - a_1) - 1\} \\ &\quad \times \prod_{k=1}^n P_k \rightarrow B \\ &\quad \times \prod_{k=1}^n P_k \end{aligned}$$

By the hypothesis of induction,

$$t(\mathcal{G}_i) \leq \frac{1}{2} \left(\prod_{k=1}^{i-1} a_k \right) \cdot (p_i - a_i) \times \left(\prod_{k=i+1}^n P_k \right).$$

Let $b_i = a_i/p_i$ and we have

$$t(\bar{\mathcal{G}}_i) \leq \frac{1}{2} \prod_{k=1}^n P_k \cdot \left(\prod_{k=1}^{i-1} b_k \right) \times (1 - b_i)$$

Hence

$$\begin{aligned} t(\bar{\mathcal{F}}) &\leq \\ &\frac{1}{2} \prod_{k=1}^n P_k \{ (1 - b_1) + b_1(1 - b_2) + \dots + b_1 b_2 \dots b_{r-1} (1 - b_r) \} \\ &\leq \frac{1}{2} \prod_{k=1}^n P_k \end{aligned}$$

and the theorem holds.

We have exhausted all possible cases and proved the theorem by induction.

(Q.E.D)

In Rule 6 of Algorithm 3.1, the selection of the products and the ordering of the variables influence the efficiency of the algorithm. After doing a lot of experiments on practical circuits, we use the following heuristics.

Heuristic 3.1:

1. Which product to select: Choose one with the least number of literals (i.e., the number of literals such that $|S_i| \neq p_i$). If a tie occurs, choose one with maximal $\sum_{i=1}^r |S_i|$, where $X_1^{S_1} \cdot X_2^{S_2} \cdot \dots \cdot X_r^{S_r}$.

2. The ordering of variables: Expand a product in the ascending order of $|S_i|/p_i$. If a tie occurs, expand first using the variable with the smallest $\alpha_i = (\text{sum of number of 1's of each part in bit representation of } \mathcal{G})/p_i$.

Example 3.1: Consider the function shown in Example 2.1:

$$\mathcal{F} = X_1^0 \cdot X_2^1 \cdot X_3^{1,3,1} \vee X_1^1 \cdot X_2^{10,2,1} \cdot X_3^{11,2,1} \vee X_2^{1,2,1} \cdot X_3^1$$

First use Rule 6. $X_2^{1,2,1} \cdot X_3^1$ is a product with least number of literals. \mathcal{F} is written as follows:

$$\begin{aligned} \mathcal{F} &= X_2^{1,2,1} \cdot X_3^1 \vee \mathcal{G}, \text{ where} \\ \mathcal{G} &= X_1^0 \cdot X_2^1 \cdot X_3^{1,3,1} \vee X_1^1 \cdot X_2^{10,2,1} \cdot X_3^{1,2,1} \end{aligned}$$

Because $\frac{|S_2|}{p_2} = \frac{2}{3}$ and $\frac{|S_3|}{p_3} = \frac{1}{4}$, expand it in the order of X_3 and X_2 .

$$\begin{aligned} \bar{\mathcal{F}} &= (X_3^{10,2,3,1} \vee X_2^0 \cdot X_3^1) \cdot \bar{\mathcal{G}} \vee X_3^{10,2,3,1} \cdot \bar{\mathcal{G}}_1 \vee X_2^0 \cdot X_3^1 \cdot \bar{\mathcal{G}}_2 \\ \text{where } \bar{\mathcal{G}}_1 &= X_3^{10,2,3,1} \cdot \bar{\mathcal{G}} = X_1^0 \cdot X_2^1 \cdot X_3^1 \vee X_1^1 \cdot X_2^{10,2,1} \cdot X_3^2 \\ \bar{\mathcal{G}}_2 &= X_2^0 \cdot X_3^1 \cdot \bar{\mathcal{G}} = X_1^0 \cdot X_2^0 \cdot X_3^1. \end{aligned}$$

Next let's obtain $\bar{\mathcal{G}}_1$ and $\bar{\mathcal{G}}_2$ recursively. $\bar{\mathcal{G}}_1$ can be written as $\bar{\mathcal{G}}_1 = X_1^0 \cdot (X_2^1 \cdot X_3^1) \vee X_1^1 \cdot (X_2^{10,2,1} \cdot X_3^2)$. $\bar{\mathcal{G}}_1$ can be decomposed with respect to X_1 . By Rule 5, we have

$$\bar{\mathcal{G}}_1 = X_1^0 \cdot (X_2^{10,2,1} \vee X_2^1 \cdot X_3^{10,1,2,1}) \vee X_1^1 \cdot (X_2^1 \vee X_2^{10,2,1} \cdot X_3^{10,1,3,1}).$$

$\bar{\mathcal{G}}_2$ consists of one product and by Rule 3, $\bar{\mathcal{G}}_2 = X_1^1 \vee X_1^0 \cdot X_2^{1,2,1} \vee X_1^0 \cdot X_2^0 \cdot X_3^{10,2,3,1}$.

Hence

$$\begin{aligned} \bar{\mathcal{F}} &= X_3^{10,2,3,1} \cdot \{ X_1^0 \cdot (X_2^{10,2,1} \vee X_2^1 \cdot X_3^{10,1,2,1}) \\ &\quad \vee X_1^1 \cdot (X_2^1 \vee X_2^{10,2,1} \cdot X_3^{10,1,3,1}) \} \\ &\quad \vee X_2^0 \cdot X_3^1 \cdot \{ X_1^1 \vee X_1^0 \cdot X_2^{1,2,1} \vee X_1^0 \cdot X_2^0 \cdot X_3^{10,2,3,1} \} \\ &\quad \vee X_1^0 \cdot X_2^{10,2,1} \cdot X_3^{10,2,3,1} \vee X_1^0 \cdot X_2^1 \cdot X_3^{10,2,1} \\ &= \vee X_1^1 \cdot X_2^1 \cdot X_3^{10,2,3,1} \vee X_1^1 \cdot X_2^{10,2,1} \cdot X_3^{10,3,1} \\ &\quad \vee X_1^1 \cdot X_2^0 \cdot X_3^1 \end{aligned}$$

Note that $\bar{\mathcal{F}}$ contains 5 products.

(End of Example)

IV. Experimental Results:

Algorithm 3.1 has been programmed in APL and compared with other algorithms written in APL.

1. Table 4.1 shows the comparison of Algorithm 2.1 ($U_n \# F$), the disjoint sharp algorithm of MINI [5], and Algorithm 3.1. U_n denotes a universal cube. ($U_n \# \mathcal{F}$) can be considered as an implementation of Algorithm 2.1. $\textcircled{4}$ is similar to $\#$, but will generate disjoint sum-of-products expressions.

First, truth tables for 8-variable switching functions were randomly generated. Then, the functions were simplified by the distance-one-merge algorithm [5]. $t(\mathcal{F})$ denotes the number of products in a simplified expression. Lastly, the complement of the expressions were obtained. $t(\overline{\mathcal{F}})$ denotes the number of products in the complement $\overline{\mathcal{F}}$. Table 4.1 shows that the disjoint sharp $(\#)$ algorithm and Algorithm 3.1 are 10 ~ 30 times faster than algorithm 2.1 ($D \# F$) and will generate simpler expressions. (See the entries for $n = 8$ and $p = 2$.) Also, the truth tables of 8-variable switching functions were decoded to make 4-variable binary functions of 4-valued variables. Also in this case, Disjoint sharp and Algorithm 3.1 were faster and produced simpler expressions. (See the entries for $n = 4$ and $p = 4$.)

2. Table 4.2 shows the comparison of Disjoint sharp ($U_n \# F$) and Algorithm 3.1. Control circuits for microprocessors were used to compare the performance of two algorithms. For example see the entries for D2. D2 is an 8-input 7-output circuit. A characteristic function for a two-level

PLA [2] is a mapping

$$f: P^N \times M \rightarrow B; P = \{0,1\}, M = \{0,1,\dots,6\}, B = \{0,1\}$$

A simplified expression \mathcal{F} for f has 43 products. Also, a characteristic function for a PLA with two-hit decoders [2] is a mapping.

$$f: P^4 \times M \rightarrow B; P = \{0,1,2,3\}, M = \{0,1,\dots,6\}, B = \{0,1\}$$

A simplified expression \mathcal{F} for f has 42 products. Table 4.2 shows that Algorithm 3.1 generates simpler solutions (fewer products) than $U_n \# F$. This is a desirable property because in MINI, ($U_n \# F$) often produces an excessive number of products which prevents completing the initial phase of computing the complement for large problems.

3. Recently, R.K. Brayton et. al have independently developed a fast complementation algorithm [13]. It is for ordinary multiple-output switching functions only, and cannot treat multiple-valued variables. It is difficult to compare the performance of their algorithm with Algorithm 3.1 because of different data structures. In most cases, Algorithm 3.1 produced comparable solutions, but took longer time.

Table 4.1: Numbers of products in complement expressions and their computation time for Sharp,

	Algorithm 2.1		Disjoint Sharp		Algorithm 3.1			
	$U_n \# F$	$U_n \# F$	$U_n \# F$	$U_n \# F$	$U_n \# F$	$U_n \# F$		
	U	$t(\mathcal{F})$	CPU time	$t(\overline{\mathcal{F}})$	CPU time	$t(\overline{\mathcal{F}})$	CPU time	$t(\overline{\mathcal{F}})$
			(sec)		(sec)		(sec)	
$p = 2$	32	23	38.814	171	2.098	67	1.167	51
	64	39	57.631	203	3.186	82	4.493	68
	96	57	65.232	163	4.191	87	2.925	79
$n = 8$	128	57	59.472	116	4.239	73	2.930	63
	32	21	15.020	243	0.701	47	0.735	41
	64	33	22.494	207	1.436	54	0.883	56
$p = 4$	96	45	43.494	204	2.485	56	1.647	54
	128	53	29.927	131	2.583	56	1.624	56

$$f: P^p \rightarrow B; P = \{0,1,\dots, p-1\} \quad u = |f^{-1}(1)|.$$

\mathcal{F} : sum-of-products expression for f ; $\overline{\mathcal{F}}$: sum-of-products expression for \overline{f} .

$t(\mathcal{F})$: Number of products in \mathcal{F} ; $t(\overline{\mathcal{F}})$: number of products in $\overline{\mathcal{F}}$.

Table 4.2: Numbers of products in complement expressions and their computation time for Disjoint sharp and Algorithm 3.1.

Circuit name	n	p	m	Disjoint Sharp		Algorithm 3.1	
				$t(\mathcal{F})$	CPU Time (sec)	$t(\bar{\mathcal{F}})$	CPU Time (sec)
D2	8	2	7	43	1.904	125	1.548
	4	4	7	42	1.166	106	1.569
R1	8	2	31	33	1.652	123	1.231
	4	4	31	32	1.016	63	.976
I1	16	2	17	110	10.162	333	5.429
	8	4	17	103	5.779	288	4.720
I4	32	2	20	222	64.954	3042	23.375
	16	4	20	204	33.841	1633	32.038
I5	24	2	14	62	8.783	918	7.460
	12	4	14	61	5.287	1100	19.353
A2	10	2	8	89	5.372	228	6.417
	5	4	8	83	3.124	216	5.417

$f: P^n \times M \rightarrow B, P = \{0,1,\dots, p-1\} \quad M = \{0,1,\dots, m-1\}$

\mathcal{F} : sum-of-products expression for f ; $\bar{\mathcal{F}}$: sum-of-products expression for \bar{f} .

$t(\mathcal{F})$: Number of products in \mathcal{F} ; $t(\bar{\mathcal{F}})$: number of products in $\bar{\mathcal{F}}$.

V. Conclusions

1. The elementary method to obtain the complement of sum-of-product expression for f will generate all the prime implicants of \bar{f} , and is quite inefficient.
2. The average number of prime implicants for binary functions $\{0,1,\dots,p-1\}^n \rightarrow B$ is larger than $1/2 p^n$ for large n .
3. Algorithm 3.1 will generate at most $1/2 p^n$ products. It is $10 \sim 30$ times faster than the elementary one when $n = 8$ and $p = 2$.
4. Algorithm 4.1 produces fewer products than the disjoint sharp algorithm used by MINI for large practical problems.

Acknowledgement

The author is grateful to Dr. R.K. Brayton and Dr. S.J. Hong for their technical work. He also thanks Mrs. B. White for typing the manuscript.

References

- [1] B. Dunham and R. Fridshal, "The problem of simplifying logical expressions", *Journal of Symbolic Logic*, Vol. 24, pp. 17-19, 1959.
- [2] T. Sasao, "Multiple-valued decomposition of generalized Boolean functions and the complexity of programmable logic arrays", *IEEE Trans. on Comput.*, Vol. C-30, No. 9, pp. 635-643, Sept. 1981.
- [3] T. Sasao, "An application of multiple-valued logic to a design of masterslice gate array LSI", *Proceedings of the 12th International Symposium on Multiple-Valued Logic*, May 1982.
- [4] M. Davio, J.P. Deschamps and A. Thayse, *Discrete and Switching Functions*, Gerge Publishing Co. and McGraw-Hill, New York, 1978.
- [5] S.J. Hong, R.G. Cain and D.L. Ostapko, "MINI: A heuristic approach for logic minimization", *IBM Res. Develop.*, Vol. 18, pp. 443-458, Sept. 1974.
- [6] R.K. Brayton et al., "A comparison of logic minimization strategies using ESPRESSO: An APL Program package for partitioned logic minimization," *Proc. 1982 International Symposium on Circuits and Systems*, pp. 42-48, May 1982.
- [7] R.J. Nelson, "Simplest normal truth function", *J. Symbolic Logic*, Vol. 20, pp. 105-108, June 1954.
- [8] T. Sasao and H. Terada, "Multiple-valued logic and the design of programmable logic arrays with decoders", *Proc. 9th International Symposium on Multiple-valued Logic*, May 1979.
- [9] S.J. Hong and D.L. Ostapko, "On complementation of Boolean functions", *IEEE Trans. on Comput.*, Vol. C-21, p. 1072, 1972.
- [10] D.L. Dietmeyer, *Logic Design of Digital Systems*, (second edition), Allyn and Bacon, Inc., Boston, 1978.
- [11] S.Y.H. Su and P.T. Cheung, "Computer simplification of multi-valued switching functions", in *Computer Science and Multiple-Valued Logic*, North-Holland, pp. 189 ~ 220, 1977.
- [12] T. Sasao et al., "A fast complementation algorithm for sum-of-products expressions", (in Japanese) *Technical Group on Automata and Languages, IECE Japan*, Jan. 22, 1981.
- [13] R.K. Brayton et al., "Fast recursive Boolean function manipulation", *Proc. 1982 International Symposium on Circuit and Systems*, pp. 58-62, May 1982.

Appendix

As to the maximum number of the prime implicants of binary functions, the following are known.

Lemma A.1[8]: Let $\mu(n, p)$ be the maximum number of prime implicants of binary functions $P^n \rightarrow B$ where $P = \{0, 1, \dots, p\}$. Define $t = 2^p - 1$ and $m = \frac{n}{2^p - 1}$. Then

$$(n!)/(m!)^t \leq \mu(n, p)$$

For example for $n=15$ and $p=4$, we have $\mu(p, n) \geq 15! \approx 1.3 \times 10^{12}$.

Theorem A.2[8]: For fixed p , there exists a positive constant K such that

$$K \cdot (t^n/n^{(1-t)/2}) \leq \mu(n, p)$$

where $t = 2^p - 1$.

As to the average number of the prime implicants of binary function, we have the following:

Theorem A.3: Let f be a binary function

$f: P_i \rightarrow B$, where $P_i = \{0, 1, \dots, p_i - 1\}$ and $B = \{0, 1\}$. $u = |f^{-1}(1)|$ is a weight of f . The average number of the prime implicants of f with weight u is given by the following:

$$G_p(n, u) =$$

$$\frac{1}{F^{(u)}} \sum_s C^s \sum_{i=0}^{i(p,s)} (-1)^i \cdot \sum_t \lambda(p, s, t) \cdot \binom{w-w(t,s)}{u-w(t,s)}$$

where $p = (p_1, p_2, \dots, p_n)$, $s = (s_1, s_2, \dots, s_n)$, $s \leq p$.

$$C^s = \prod_{i=1}^n \binom{p_i}{s_i}, F^{(u)} = \binom{w}{u}, W = \prod_{i=1}^n p_i$$

$$\eta(p, s) = \sum_{i=1}^n (p_i - s_i), t = (t_1, t_2, \dots, t_n) \text{ is a partition of } t, \text{ and}$$

$$t_i \leq p_i - s_i,$$

$$\lambda(p, s, t) = \prod_{i=1}^n \binom{p_i - s_i}{t_i}, w(t, s) = \xi(s) \left(1 + \sum_{i=1}^n \frac{t_i}{s_i} \right)$$

$$\text{and } \xi(s) = \prod_{i=1}^n s_i.$$

(proof.) Omitted.

Theorem A.4: Average number of the prime implicants of p -valued input binary functions is given by the following:

$$G_p(n) = \sum_k C^k \cdot 2^{-w(k)} \cdot \prod_{i=1}^{p-1} (1 - 2^{-w(k)/i})^{a_i},$$

where $k = (k_1, k_2, \dots, k_p)$ is a partition of n .

$$w(k) = \prod_{i=1}^n (i)^{k_i}, C^k = (n!) \prod_{i=1}^p \frac{1}{k_i!} \binom{p}{i}^{k_i}, \text{ and } a_i = k_i(p-i).$$

(proof.) Omitted.

For example, for $n=15$ and $p=4$, we have $G_p(n) \approx 7 \times 10^9$.

The algorithm in section III will generate at most $1/2 p^n$ products. For example, for $n=15$ and $p=4$, $1/2 p^n \approx 5 \times 10^8$. This shows that the algorithm generates at least 14 times less products than the elementary one. Table A.1 compares $G_p(n)$ and $1/2 p^n$ for $p=2$ and $p=4$.

Table A.1 Comparison with $G_p(n)$ and $1/2 p^n$

n	6	8	10	12	14
$G_2(n)$	24	118	585	2902	14225
$2^n/2$	32	128	512	2048	8192
n	3	4	5	6	7
$G_4(n)$	24	136	758	4095	21565
$4^n/2$	32	128	512	2048	8192



AD P 002340

THE SIMPLIFICATION OF MULTIPLE-VALUED SYMMETRIC FUNCTIONS

Jon C. Muzio

D. M. Miller

G. Epstein

University of Victoria
Victoria, B.C.

University of Manitoba
Winnipeg, Manitoba

Indiana University
Bloomington, Indiana

Abstract

A method is given for the synthesis of multiple-valued symmetric function. In an earlier paper a canonical form was derived for the expression of each decisive multiple-valued fundamental symmetric function as a product of certain input terms based on the simple symmetric functions. An algorithm is given for the derivation of maximal product terms which may be used in a representation for a decisive symmetric function. The algorithm is extended to non-decisive symmetric functions and some samples given, in particular it is shown that the algorithm leads to an efficient realization for a ternary full adder.

deduced herein are valid in general Post algebras because of the normal form theorem and are not limited to Post chains. However our results below are presented for the linearly ordered Post algebras, without loss of generality. X is used to denote $\{x_1, \dots, x_n\}$ and a function $f(x_1, \dots, x_n)$ is denoted by $f(X)$ or, when there is no ambiguity, just by f . A function $f(X)$ is symmetric in the variables x_i and x_j if $f(x_1, \dots, x_i, \dots, x_j, \dots, x_n) = f(x_1, \dots, x_j, \dots, x_i, \dots, x_n)$. A function is symmetric if it is symmetric in all pairs of its variables (such a function is termed totally symmetric by some authors). If a function is symmetric in at least one pair of variables but not all pairs it is partially symmetric.

1. Introduction

This paper is concerned with the synthesis of switching circuits for symmetric and partially-symmetric many-valued functions. It is developed from initial work in [5]. In [7] a canonical form was derived for the expression of each decisive many-valued symmetric function as a product of certain input terms. In this paper our focus of concern is the subclass of decisive symmetric functions as sums of these conjunctions. We discuss the optimization of these results and present an algorithm for the identification of optimal two-level expressions. The results are extended to the synthesis of arbitrary multiple-valued symmetric functions and the example of a ternary full adder is used to illustrate the efficiency of the resulting realization. The question of the allocation of possible "don't cares" and how this may be done in an optimal fashion has been described in [8]. The work reported herein ties together the foundations from [7,8] to give a general method for the synthesis of multiple-valued switching functions.

A decisive function is one which assumes only the values 0 or $r-1$. A fundamental symmetric function within this paper is a decisive symmetric function for which there exists an r -tuple $\{\alpha_0, \dots, \alpha_{r-1}\}$ such that the function takes the value $r-1$ if, and only if, for each i , $1 \leq i \leq r-1$, α_i of its arguments assume the value i . In all other cases it will obviously assume the value 0. Clearly $\sum_{i=0}^{r-1} \alpha_i = n$. Fundamental symmetric functions will be denoted by $f_{\alpha_0 \alpha_1 \dots \alpha_{r-1}}(X)$ or $f_{\alpha_0 \alpha_1 \dots \alpha_{r-1}}$.

Throughout this paper we use a particular set of n basic functions as building blocks. These are the simple symmetric functions, denoted by τ_i and defined to be the sum of all possible products of i variables. Hence

$$\begin{aligned} \tau_1 &= x_1 + x_2 + \dots + x_n \\ \tau_2 &= x_1 x_2 + x_1 x_3 + \dots + x_{n-1} x_n \\ &\vdots \\ \tau_n &= x_1 x_2 \dots x_n \end{aligned}$$

Here $x + y = \text{l.u.b.}(x, y)$ and $xy = \text{g.l.b.}(x, y)$. Hence for the linear case $x + y = \max(x, y)$ and $xy = \min(x, y)$.

Our concern is with functions of n variables x_1, \dots, x_n defined over the finite set $E_r = \{0, 1, \dots, r-1\}$. Within Post algebraic structures these constants would be denoted by e_i , $i = 0, 1, \dots, r-1$ (see [4]). The results

A number of obvious properties of the simple symmetric functions are noted here. Clearly τ_i takes the value a ($1 \leq i \leq n$; $0 \leq a \leq r-1$) if, and only if, at least i variables in X have values greater than $a-1$ and at most $i-1$ variables in X have values greater than a . It follows that $\tau_j \geq \tau_k$ if $1 \leq j \leq k \leq n$. Consequently $\tau_i + \tau_j = \tau_k$, $k = \min(i, j)$ and $\tau_i \tau_j = \tau_k$, $k = \max(i, j)$. As a result sums and products of simple symmetric functions never appear, since they can always be simplified.

2. The Representation of Fundamental Symmetric Functions

Before stating the representation theorem proved in [7] we introduce the unary operators of [6]. Here these are defined by

$$C_i(x) = \begin{cases} r-1 & \text{if } x = i \\ 0 & \text{if } x \neq i \end{cases}$$

The representation theorem below is expressed as a product of terms of the form $C_i(\tau_j)$. For convenience of exposition we denote $C_i(\tau_j)$ by C_{ij} . These C_{ij} give us a useful measure of the numbers of variables assuming certain values; in particular $C_{ij} = r-1$ if, and only if, at least j variables in X have values greater than $i-1$ and at most $j-1$ variables have values greater than i . Consequently if $i > j$ and $k > l$ then $C_{ki} C_{lj} = 0$ since $\tau_i \leq \tau_j$.

We also can make the use of $C_0(C_i(x))$ which is such that

$$C_0(C_i(x)) = \begin{cases} 0 & \text{if } x = i \\ r-1 & \text{if } x \neq i. \end{cases}$$

$C_0(C_{ij})$ will be denoted by $\overline{C_{ij}}$.

It is also useful to have available the unary operators D_i ($0 \leq i \leq r-1$) introduced in [4] and defined by

$$D_i(x) = \sum_{j=1}^{r-1} C_j(x)$$

for each i , $0 \leq i \leq r-1$.

Clearly $D_0(x) = r-1$.

We will denote $D_i(\tau_j)$ by D_{ij} and $C_0(D_{ij})$ by $\overline{D_{ij}}$. Our primary use of D_{ij} is to replace sums of C_{ij} 's by shorter expressions using the result that

$$\sum_{i=k}^l C_{ij} = D_{kj} \overline{D_{l+1, j}}$$

In some contexts one of the pair of D 's can be dropped.

Consider a fundamental symmetric function $f_{\alpha_0 \dots \alpha_{r-1}}$. Define an $(r+1)$ -tuple $\{\beta_0, \dots, \beta_r\}$ by

$$\beta_r = 0$$

$$\beta_i = \beta_{i+1} + \alpha_i \text{ for each } i, 0 \leq i \leq r-1.$$

Theorem 2.1. [7] A fundamental symmetric function can be expressed in the form

$$f_{\alpha_0 \dots \alpha_{r-1}} = \prod_{\substack{i=0 \\ \alpha_i \neq 0}}^{r-1} C_{i\beta_i} C_{i\beta_{i+1}+1}$$

The expression resulting from the theorem can, in three particular situations be reduced. First if $\alpha_i = 1$ then $\beta_i = \beta_{i+1} + 1$ and $C_{i\beta_i} C_{i\beta_{i+1}+1}$ reduces to $C_{i\beta_i}$. At the end of the range if $\alpha_0 \neq 0$ then $C_{0\beta_0}$ is implied by $C_{0\beta_{i+1}}$ and is redundant. Similarly if $\alpha_{r-1} \neq 0$, C_{r-1, β_r+1} is redundant.

It is straightforward to extend Shannon's result for the two-valued case, namely any decisive symmetric function can be expressed as a sum of certain fundamental symmetric functions (each of which is decisive), giving a representation of the decisive symmetric function $f(X)$ in the form

$$f(X) = f_1(X) + f_2(X) + \dots + f_p(X) \quad (1)$$

where each $f_i(X)$ ($1 \leq i \leq p$) is a fundamental symmetric function. The argument which yields this result in the 2-valued case requires only slight modification to give the general result. The actual functions required are easily extracted from a defining table for $f(X)$. We can observe that (1) together with theorem 2.1 could be used to deduce an initial representation for the synthesis of a decisive symmetric function.

In [7] we introduced a diagrammatic approach enabling the result of theorem 2.1 to be read directly off the diagram. We give a brief description of the diagrams here, but refer the reader to [7] for a more formal description.

Any fundamental symmetric function may be represented by a two-dimensional step function. The x -axis has the value set as coordinates, viz $0, 1, \dots, r-1$ and the y -axis has the number of variables $0, 1, \dots, n$. For clarity the y -axis is normally drawn to the left of the 0 on the x -axis. Each point on the step function is defined by the number of variables required to assume values less than or equal to the x -coordinate in order for the function to assume the value $r-1$. This is

illustrated in fig. 1 for the function f_{2032} . This function has 7 variables and takes values from $\{0,1,2,3\}$. It is represented by the step function in fig. 1. The x-axis is labelled 0,1,2,3 and the y-axis by the variables. However the values taken by the β_i defined above by $\beta_r = 0, \beta_i = \beta_{i+1} + \alpha_i$ may be read as a reverse labelling of the y-axis as shown in fig. 1 by the column labelled β . In this example $\beta_4 = 0, \beta_3 = 2, \beta_2 = 5, \beta_1 = 5$, and $\beta_0 = 7$. To deduce its canonical representation it is only necessary to define sufficient C_{ij} segments to uniquely define its step function. This is illustrated in fig. 2 from which we can write down $f_{2032} = C_{06}C_{25}C_{23}C_{32}$. It is clear from fig. 2 that these four vertical segments uniquely define the desired step function. Note that none of them is redundant.

We can also use the diagrams to directly read off representations for decisive symmetric functions. It is only necessary to give a unique representation of the particular step functions which are illustrated.

For example $f(X) = f_{2032}(X) + f_{2122}(X)$, which is illustrated in fig. 3 can be defined by

$f(X) = C_{06}C_{23}C_{32}C_{24}C_{05}$, as shown in fig. 4. For more details see [7].

3. The Algorithm for Decisive Symmetric Functions

We present a method for the synthesis of arbitrary symmetric decisive functions. It has some similarity to 2-level minimization of Boolean functions where prime implicants are first derived and a cover found in the second stage. In the first stage all maximal product terms are derived and the second stage chooses and modifies these terms to yield a representation of the desired function. Speed-up techniques could easily be applied to the algorithm.

The aim of the algorithm is to start with some representation of the required decisive symmetric function as a sum of fundamental symmetric functions and develop all the maximal product terms which result from combinations of these fundamental symmetric functions.

For the development of the method we introduce a notation for describing the step functions and superimposed step functions.

A fundamental symmetric function will be described by an n-tuple of values $z_n - z_{n-1} - \dots - z_1$ where z_1 is the value assumed by τ_1 when the function takes the value r-1. This n-tuple is just a representation of the step function. For example f_{2032} the function of 7 variables over $\{0,1,2,3\}$ illustrated in fig. 1, is denoted by 0-0-2-2-2-3-3. These values can be read directly from fig. 1, summarizing the

information that for f to take the value 3 we require $\tau_7 = 0, \tau_6 = 0, \tau_5 = 2, \tau_4 = 2, \tau_3 = 2, \tau_2 = 3, \tau_1 = 3$. The n-tuple also follows directly from the subscripts in f_{2032} indicating that the n-tuple consists of two 0's followed by zero 1's, three 2's and two 3's.

From the initial list of n-tuples representing fundamental symmetric functions we develop n-tuples of sets Z_n, \dots, Z_1 where each Z_i is a set of values which will lead to possible product terms. A fundamental symmetric function $z_n - z_{n-1} - \dots - z_1$ is covered by a product term $Z_n - Z_{n-1} - \dots - Z_1$ if, and only if, $z_p \in Z_p$ for all $p, 1 \leq p \leq n$ and $z_{p+1} \leq z_p$ for each $p, 1 \leq p \leq n-1$. These n-tuples of sets of values correspond directly to the superimposed step function diagrams. Consider figure 5. The 7-tuple of sets of values for this diagram is

$\{0\}, \{0\}, \{0,1,2,3\}, \{1,2,3,4,5\}, \{5\}, \{5,6\}, \{6\}$.

Since the full set notation used above for the n-tuples of sets becomes cumbersome in practice it will be abbreviated in the examples. For fig. 5 the representation will be written 0 - 0 - 0123 - 12345 - 5 - 56 - 6 (since none of our examples will use values exceeding 9 no confusion will arise).

Notice that these sets of values give the vertical segments in the diagram, Z_i giving the values for the vertical segments between $\beta = i$ and $\beta = i-1$. For example $Z_5 = 0123$ corresponds to there being vertical segments between $\beta = 5$ and $\beta = 4$ at values 0, 1, 2, and 3. Likewise $Z_3 = 5$ indicates a single vertical segment between $\beta = 3$ and $\beta = 2$ at value 5. According to our definition above, this term will, for example, cover the fundamental symmetric functions 0 - 0 - 0 - 5 - 5 - 5 - 6 and 0 - 0 - 2 - 4 - 5 - 6 - 6 these two being illustrated in fig. 6(a) and (b). The second part of the covering definition, that $z_{p+1} \leq z_p$ for each $p, 1 \leq p \leq n-1$ is to ensure that the covered terms represent genuine fundamental symmetric functions and consequently must be non-decreasing.

The algorithm proceeds in n stages. It starts with the list of fundamental symmetric functions whose sum is the desired decisive symmetric function. Each stage yields a new list, the final list consisting of maximal subsets of fundamental symmetric functions. These subsets are termed maximal since it is impossible to add any additional fundamental symmetric functions to them and still represent the result by a single product term.

At each stage terms are combined under certain conditions. Terms are checked if they are covered by a term in the new list. As terms are added to the new list any terms they cover on this new list are deleted. Similarly the term is not added to the new list if it is equal to or covered by a term already on the new list. After all possible new terms

are generated all unchecked terms from the old list are appended to the new list. For an r-valued function no more than r terms are ever combined together.

List 1 is the starting list of fundamental symmetric functions and list n+1 is the final list.

The construction of the new lists:

Given list i. To construct list i + 1 (i ≤ i ≤ n). Consider m terms from list i

$$\left. \begin{array}{cccc} Z_{1n} & Z_{1,n-1} & \dots & Z_{11} \\ Z_{2n} & Z_{2,n-1} & \dots & Z_{21} \\ \vdots & \vdots & \dots & \vdots \\ Z_{mn} & Z_{m,n-1} & \dots & Z_{m1} \end{array} \right\} \quad (2)$$

This set of m terms is "eligible for combination" if, and only if, for each p (i+1 ≤ p ≤ n)

$$Z_{1p} = Z_{2p} = \dots = Z_{mp}.$$

This condition is that a set of eligible terms must be identical for columns n, n-1, ..., i+1.

If the set of terms is eligible for combination a new term is formed:

$$W_n W_{n-1} \dots W_1.$$

The columns n, n-1, ..., i+1 will be identical to the corresponding columns of (2);

i.e. for each p, i+1 ≤ p ≤ n.

$$W_p = Z_{1p}$$

From the ith column we set $W_i = \sum_{j=1}^m Z_{ji}$.

The remaining W_p (1 ≤ p ≤ i-1) are slightly more difficult to construct since it is essential to ensure that excluded fundamental symmetric functions are not introduced. Further there are "don't care" possibilities to be incorporated. For example the two terms 0 - 1 - 12 and 0 - 2 - 2 can be combined to 0 - 12 - 12 which, in theory, covers 0 - 1 - 12, 0 - 2 - 2, and 0 - 2 - 1. The latter, however, is an invalid step function and consequently plays the role of a "don't care" function.

Let $\mu_{jp} = \min(Z_{jp})$ for each p, j (2 ≤ p ≤ i; 1 ≤ j ≤ m).

(Note that the columns being used here are i, i-1, ..., 2, the minimal entries in the sets in column p will be used in the construction of W_{p-1}).

Let $\mu_p = \min(\mu_{jp})$ and we augment each of the Z_{jp} as follows:

For each p, j (1 ≤ p ≤ i-1; 1 ≤ j ≤ m)

$$Y_{jp} = \{y : y \in Z_{jp} \text{ or } \mu_{p+1} \leq y \leq \mu_{j,p+1}\}.$$

Finally we are in a position to define

$$W_p = \sum_{j=1}^m Y_{jp}$$

for each p, 1 ≤ p ≤ i-1.

Any $w \in W_{p+1}$ such that $w > \max(W_p)$, 1 ≤ p ≤ i-2, is discarded (it can only cover decreasing terms). Similarly any $w \in W_p$ such that $w < \min(W_{p+1})$, 1 ≤ p ≤ i-1 is discarded. These two checks are performed successively for $W_{i-1}, W_{i-2}, \dots, W_1$. Further if at this stage any W_p (1 ≤ p ≤ i-1) is empty the entire term is void and is discarded. Otherwise it is added to list i+1.

Example 3.1. An example will clarify the procedure. This is a 6-valued example with a function of 4 variables. Consider the following three terms from list 3. They are illustrated in fig. 7.

$$\begin{array}{r} 0 - 1 - 123 - 34 \\ 0 - 2 - 23 - 45 \\ 0 - 3 - 3 - 345 \end{array}$$

We have i = 3 and

$$Z_{14} = \{0\} \quad Z_{13} = \{1\} \quad Z_{12} = \{1,2,3\} \quad Z_{11} = \{3,4\}$$

$$Z_{24} = \{0\} \quad Z_{23} = \{2\} \quad Z_{22} = \{2,3\} \quad Z_{21} = \{4,5\}$$

$$Z_{34} = \{0\} \quad Z_{33} = \{3\} \quad Z_{32} = \{3\} \quad Z_{31} = \{3,4,5\}$$

Since $Z_{14} = Z_{24} = Z_{34}$ these terms are eligible

for combination and $W_4 = \{0\}$.

$$W_3 = \sum_{j=1}^3 Z_{j3} = \{1,2,3\}$$

For W_2 and W_3 we have

$$\mu_{13} = 1 \quad \mu_{12} = 1$$

$$\mu_{23} = 2 \quad \mu_{22} = 2$$

$$\mu_{33} = 3 \quad \mu_{32} = 3$$

so

$$\mu_3 = 1 \quad \mu_2 = 1$$

Hence

$$\begin{aligned} Y_{12} &= \{y : y \in Z_{12} \text{ or } \mu_3 \leq y < \mu_{13}\} \\ &= \{1,2,3\} \end{aligned}$$

Similarly

$$Y_{22} = \{1,2,3\}$$

$$Y_{32} = \{1,2,3\}$$

so $W_2 = \{1,2,3\}$.

For W_1 we have

$$Y_{11} = \{3,4\}$$

$$Y_{21} = \{1,4,5\}$$

$$Y_{31} = \{1,2,3,4,5\} \quad \text{so } W_1 = \{4\}.$$

The resulting combined term to be entered on list 4 is

0 - 123 - 123 - 4 .

This term is illustrated in fig. 8. Examination reveals that every step function of fig. 8 is included in one of the diagrams of fig. 7. Notice that none of the three original terms is covered by the new term, so none of them will be checked. The extra values introduced into the sets Y_{jp} correspond to the introduction of certain vertical segments, the dashed lines in fig. 7, which are don't care conditions.

The algorithm can be written in a more convenient form for hand execution. The division between the Z_{jp} and the extra values introduced into Y_{jp} is indicated by a slash mark (/). The above example appears as below:

0 - 1 - /123 - /34
 0 - 2 - 1/23 - 1/45
 0 - 3 - 12/3 - 12/345

giving 0 -123- 123 - 4 .

Prior to looking at the example in rather more detail we note a few points regarding the application of this algorithm.

When m terms of a particular list do not combine it is still possible that certain subsets will combine. Further even if the m rows do combine some subset may also produce a useful term. If m terms do combine then any subset will combine and the term generated by the subset is not necessarily covered by the term generated by the m rows.

This is illustrated using the above example, the three terms illustrated in fig. 7 combining to give the term in fig. 8. However we also can combine the terms in pairs, namely

0 - 1 - /123 - /34
 0 - 2 - 1/23 - 1/45
 give 0 - 12 - 123 - 4
 0 - 1 - /123 - /34
 0 - 3 - 12/3 - 12/345
 give 0 - 13 - 123 - 34
 0 - 2 - /23 - /45
 0 - 3 - 2/3 - 2/345
 give 0 - 23 - 23 - 45

These three terms are illustrated in fig. 9 and we note that only the first is covered by the term generated by all three.

In general all subsets must be tried. The procedure adopted is as follows:

Select m rows that are eligible for combination, that is

$Z_{1p} = Z_{2p} = \dots = Z_{mp}$ for each $p(i + 1 \leq p \leq n)$
 and, to ensure the new row will be distinct from all

m rows, $Z_{ki} \neq Z_{li}$ for some $k, l(1 \leq k, l \leq m)$.

The most efficient approach appears to be to attempt to combine subsets in increasing order of size, that is pairs then triplets etc. This order is used since the failure of a certain subset of rows to combine indicates that all larger subsets containing this subset will also fail and need not be attempted. As terms are generated for the new list they must be examined to determine if they cover or are covered by a previously generated term. Covered terms are deleted.

Example 3.2 The same 4-variable six-valued example of example 3.1 but with all the lists. Covered terms have been omitted from later lists.

The required function is the sum of the following fundamental symmetric functions:

$$f = f_{120100} + f_{120010} + f_{111100} + f_{111010} + f_{110200} \\ + f_{110110} + f_{102010} + f_{102001} + f_{101110} + f_{101101} \\ + f_{100300} + f_{100210} + f_{100201}$$

These functions are listed (in the same order) in list 1.

List 1	List 2
0 - 1 - 1 - 3✓	0 - 1 - 1 - 34✓
0 - 1 - 1 - 4✓	0 - 1 - 2 - 34✓
0 - 1 - 2 - 3✓	0 - 1 - 3 - 34✓
0 - 1 - 2 - 4✓	0 - 2 - 2 - 45✓
0 - 1 - 3 - 3✓	0 - 2 - 3 - 45✓
0 - 1 - 3 - 4✓	0 - 3 - 3 - 345
0 - 2 - 2 - 4✓	
0 - 2 - 2 - 5✓	
0 - 2 - 3 - 4✓	
0 - 2 - 3 - 5✓	
0 - 3 - 3 - 3✓	
0 - 3 - 3 - 4✓	
0 - 3 - 3 - 5✓	

List 3	List 4
0 - 1 - 123 - 34✓	0 - 13 - 123 - 34
0 - 2 - 23 - 45✓	0 - 23 - 23 - 45
0 - 3 - 3 - 345	0 -123 - 123 - 4
	0 - 3 - 3 - 345

List 5 is identical to List 4.

Consequently the conclusion of this portion of the procedure is the four maximal product terms given above.

A slight adjustment to the practical application of the algorithm is often made in order to make it a little easier to use. It will be recalled that when combining m rows we defined

$$Y_{jp} + \{y : y \in Z_{jp} \text{ or } \mu_{p+1} \leq y < \mu_{j,p+1}\}$$

The problem with this is that μ_{p+1} varies when we consider just some subsets of the rows and it is necessary to recalculate all the Y_{jp} .

For example

0 - 1 - /123 - /34	
0 - 2 - 1/23 - 1/45	(3)
0 - 3 - 12/3 - 12/345	(4)
give 0 - 123 - 123 - 4	

but $0 - 2 - /23 - /45$ (5)
 $0 - 3 - 2/3 - 2/345$ (6)
 give $0 - 23 - 23 - 45$ (7)

In practice it is easier to use the μ_{p+1} value for the maximum number of eligible rows when constructing the Y_{jp} and then when subsets are combined delete all values in W_p which are less than μ_{p+1} calculated for just the subset.

If m is the maximum number of eligible rows, with $\mu_p = \min_{1 \leq j \leq m} \mu_{jp}$ and we are combining some sub-

set A of terms $\{1, 2, \dots, m\}$ then

$Y_{jp} = \{y : y \in Z_{jp} \text{ or } \mu_{p+1} \leq y < \mu_{j,p+1}\}$ but for

subset A

$W_p = \{w : w \in \bigcap_{j \in A} Y_{jp} \text{ and } w \geq \min_{j \in A} (\mu_{j,p+1})\}$

The effect of this is that we can still use (5) and (4) directly rather than (5) and (6) to deduce (7) above, i.e.,

$0 - 2 - 1/23 - 1/45$
 $0 - 3 - 12/3 - 12/345$
 would give $0 - 23 - 123 - 145$

but the two 1's are deleted by the $w \geq \min_{j \in A} (\mu_{j,p+1})$ condition.

4. The Algorithm for Arbitrary Symmetric Functions

As was mentioned in section 3 an arbitrary symmetric function $f(Z)$ may always be expressed in the form

$$f(Z) = 1g_1(Z) + 2g_2(Z) + \dots + (r-2)g_{r-2}(Z) + g_{r-1}(Z)$$

where each $g_i(Z)$, $1 \leq i \leq r-1$ is a decisive symmetric function. With a number of modifications the algorithm of the last section can be applied. Initially we should note that all the cases included in $g_i(Z)$ (some i , $2 \leq i \leq r-1$) become don't cares for all $g_j(Z)$, $1 \leq j < i$. Consequently any fundamental symmetric function contributing to the realization of $g_i(Z)$ becomes a don't care function for all $g_j(Z)$, $1 \leq j < i$. They may be included or excluded solely to optimize the representation of each $g_i(Z)$. We shall attack this problem in a manner analogous to that used for don't care minterms in prime implicant techniques.

The Modified Algorithm

Each term in the lists in the algorithm has an appended value attached to it. In the initial list of fundamental symmetric functions v_p is the value assumed by the symmetric function when the corresponding fundamental symmetric function assumes the value $r-1$. When m terms are combined the new term $W_n \dots W_1$ has $\min_{1 \leq j \leq m} (v_j)$ as its associated

value. When checking for covered terms the associated value must also be checked. An example will clarify the procedure.

Example 4.1 To illustrate the algorithm we consider

the design of a ternary full adder, a circuit which is of practical importance and has been considered by many authors. (see [3,10]).

A full adder has three three-valued variables as inputs (to allow for two inputs and a carry-in) and produces two outputs, the sum f_s and the carry f_c . To maintain the symmetry of the unit we allow the carry-in to assume the value 2 and, as a result, the carry-out can also assume the value 2 in one situation.

The function is defined by the lists in table 1 - note the value taken by the function for each term in the list is appended to the term. Detail discussion is limited to the sum output f_s and list 1 for this is taken from table 1. In terms of the fundamental symmetric functions the required sum and carry functions are:

$$f_s = 1(f_{210} + f_{102} + f_{021}) + f_{201} + f_{120} + f_{012}$$

$$f_c = 1(f_{012} + f_{102} + f_{021} + f_{111} + f_{030}) + f_{003}$$

Table 1

For f_s	For f_c
0 - 0 - 1 : 1	1 - 2 - 2 : 1
0 - 2 - 2 : 1	0 - 2 - 2 : 1
1 - 1 - 2 : 1	0 - 1 - 2 : 1
0 - 0 - 2 : 2	1 - 1 - 2 : 1
0 - 1 - 1 : 2	1 - 1 - 1 : 1
1 - 2 - 2 : 2	2 - 2 - 2 : 2

The six fundamental symmetric functions for f_s are illustrated in fig. 10.

The application of the algorithm is given in table 2. On list 1 rows are only eligible for combination if they agree in the first two columns, so the only eligible subsets are $0 - 0 - 1 : 1$ and $0 - 0 - 2 : 2$, the combined term being the first on list 2 and covering just $0 - 0 - 1 : 1$. The remaining uncovered terms from list 1 are appended to list 2.

On list 2 the terms which are eligible for combination are $[0 - 0 - 12 : 1, 0 - 2 - 2 : 1, 0 - 1 - 1 : 2]$, $[0 - 2 - 2 : 1, 0 - 0 - 2 : 2, 0 - 1 - 1 : 2]$, and $[1 - 1 - 2 : 1, 1 - 2 - 2 : 2]$. We consider the three cases in detail.

Table 2

List 1	List 2
0 - 0 - 1 : 1✓	0 - 0 - 12 : 1✓
0 - 2 - 2 : 1	0 - 2 - 2 : 1✓
1 - 1 - 2 : 1	1 - 1 - 2 : 1✓
0 - 0 - 2 : 2	0 - 0 - 2 : 2
0 - 1 - 1 : 2	0 - 1 - 1 : 2
1 - 2 - 2 : 2	1 - 2 - 2 : 2
List 3	List 4
0 - 02 - 12 : 1✓	01 - 02 - 12 : 1
0 - 01 - 1 : 1	0 - 01 - 1 : 1
1 - 12 - 2 : 1	1 - 12 - 2 : 1
0 - 0 - 2 : 2	0 - 0 - 2 : 2
0 - 1 - 1 : 2	0 - 1 - 1 : 2
1 - 2 - 2 : 2	1 - 2 - 2 : 2

Consider

$$\begin{aligned} 0 - 0 - /12 & : 1 & (8) \\ 0 - 2 - 01/2 & : 1 & (9) \\ 0 - 1 - 0/1 & : 2 & (10) \end{aligned}$$

(8) and (9) combine to give $0 - 02 - 12 : 1$ which covers both (8), (9).

(8) and (10) give $0 - 01 - 1 : 1$.

(9) and (10) give $0 - 12 - 1 : 1$ which reduces back to $0 - 1 - 1 : 1$ which is a degenerate form of (10). Consequently (8), (9), (10) together need not be tried.

$$\begin{aligned} \text{From } 0 - 2 - 01/2 & : 1 & (11) \\ 0 - 0 - /2 & : 2 & (12) \\ 0 - 1 - 0/1 & : 2 & (13) \end{aligned}$$

we deduce

$0 - 02 - 2 : 1$ from (11), (12)
(this is covered by the first term on list 3 and so not included).

$0 - 12 - 1 : 1$ from (11), (13)

This is a degenerate term.

(12) and (13) do not combine.

$$\begin{aligned} \text{Finally } 1 - 1 - /2 & : 1 \\ 1 - 2 - 1/2 & : 2 \end{aligned}$$

give $1 - 12 - 2 : 1$ which covers the former term.

List 3 results by adding the uncovered rows from list 2. List 4 follows by a similar procedure applied to list 3, list 3 with the Y_{jp} sets being given in Table 3. List 4 consists of the maximal subsets of fundamental symmetric functions. The first three terms are illustrated in fig. 11, the last three appearing as (d), (e), (f) in fig. 10.

Table 3

List 3

$$\begin{aligned} 0 - /02 - /12 & : 1 \\ 0 - /01 - /1 & : 1 \\ 1 - 0/12 - 0/2 & : 1 \\ 0 - /0 - /2 & : 2 \\ 0 - /1 - 0/1 & : 2 \\ 1 - 0/2 - 01/2 & : 2 \end{aligned}$$

For this example we can now read off expressions from figs. 10 and 11 for g_1 and g_2 where $f = lg_1 + g_2$. For g_2 the three relevant terms each represent a fundamental symmetric function and the required expression is just the sum of the three, viz:

$$g_2 = C_{02} C_{21} + C_{03} C_{12} C_{11} + C_{13} C_{22}$$

For g_1 the choice of a best representation is rather more difficult since as soon as one term is chosen it becomes a "don't care" for all other terms for g_1 . A detailed discussion of an appropriate selection procedure is beyond the scope of this paper and may be found in [10]. Here we content ourselves with giving two possible representations for g_1 .

$$\text{Either } g_1 = C_{13} C_{21} + C_{03} \bar{C}_{12} \bar{C}_{01}$$

$$\text{or } g_1 = C_{13} C_{21} + C_{03} (C_{11} + C_{22})$$

For f_c a similar process leads to two possible leads to two possible expressions, viz

$$f_c = (C_{13} + C_{22} + C_{03} C_{21}) 1 + C_{23}$$

$$\text{or } f_c = (C_{21} \bar{C}_{02} + C_{13}) 1 + C_{23}$$

A realization for the full adder is illustrated in fig. 11 based on gates to realize + and .. Such gates have been described by many authors (see, for example [9,10]). In addition to the illustrated circuit, additional hardware is used to generate τ_1 , τ_2 , and τ_3 together with all the C_{ij} functions.

5. Summary

The major result presented here is the algorithm for the synthesis of decisive symmetric functions and its extension to arbitrary symmetric functions. The technique used is a systematic method for the derivation of all possible maximal product terms together with the incorporation of relevant "don't cares".

The attractiveness of our method is that it leads to much simpler expressions for the functions (for example the ternary full adder expressions in [10] contain 27 terms in the sum of products realizations). This leads to simpler implementations of the results.

References

1. Current, K.W. and Mow D.A., Implementing parallel counters with four-valued threshold logic, IEEE Trans. Comput., vol. C-28, 200-204, 1979.
2. Current, K.W., Pipelined binary parallel counters employing latched quaternary logic full adders, IEEE Trans. Comput., vol. C-29, 400-403, 1980.
3. Dao, T.T., Davio, M. and Gossart, C., Complex number arithmetic with odd-valued logic, IEEE Trans. Comput., vol. C-29, 604-610, 1980.
4. Epstein, G., The Lattice theory of Post algebras, Transactions of the American Mathematical Society 95, 300-317, May, 1960.
5. Epstein, G., General synthesis of electronic circuits for symmetric functions, Computer Science Conference Abstracts, Columbus, Ohio, 35, Feb., 1973.
6. Epstein, G. and Horn, A., Chain-based lattices, Pacific J. Math., Vol. 55, 65-84, 1974.
7. Epstein, G., Miller, D.M. and Muzio, J.C., Some preliminary views on the general synthesis of electronic circuits for symmetric and partially symmetric functions, Proc. Seventh International Symposium on Multiple-Valued Logic, 29-34, 1977.
8. Epstein, G., Miller, D.M. and Muzio, J.C., Selecting don't care sets for symmetric n-valued functions: a pictorial approach using matrices, Proc. Tenth International Symposium on Multiple-Valued Logic, June, 1980.
9. McCluskey, E.J., Logic design of multivalued 2^L Logic Circuits, IEEE Trans. Comput., vol. C-28, 546-559, 1979.
10. Mouftah, H.T. and Jordan, I.B., A design technique for an integrable ternary arithmetic unit, Proc. Fifth International Symposium on Multiple-Valued Logic, pp. 359-372, 1975.




Fig. 1 f_{2032}




Fig. 2 f_{2032}




Fig. 3




Fig. 4




Fig. 5




Fig. 6(a) 0-0-0-5-S-5-6




Fig. 6(b) 0-0-2-4-5-6-6




Fig. 7(a) 0-1-123-34




Fig. 7(b) 0-2-23-45




Fig. 7(c) 0-3-3-345




Fig. 8 0-123-123-4



Fig. 9(a) 0-12-123-4




Fig. 9(b) 0-13-123-34




Fig. 9(c) 0-23-23-45




Fig. 10(a) f_{210}




Fig. 10(b) f_{102}




Fig. 10(c) f_{021}




Fig. 11(a) 01-02-12




Fig. 10(d) f_{201}




Fig. 10(e) f_{120}




Fig. 10(f) f_{012}




Fig. 11(b) 0-01-1




Fig. 11(c) 1-12-2




Fig. 12

Session 3B
Algebra I

PREVIOUS PAGE
IS BLANK



↙

SELFDUAL CLASSES AND AUTOMORPHISM GROUPS

by J. Demetrovics, L. Hannák, L. Rónyai

Computer and Automation Institute, Hungarian Academy of
Sciences, Budapest, Hungary

Abstract

In this paper the authors investigate some problems connected with selfdual closed classes and permutation groups. A typical problem in this direction is the following. Let G be a permutation group. What is the cardinality of closed classes contained in the centralizer of G ? We review some earlier results and discuss the case of "small" permutation groups. Some open problems are formulated, too.

Introduction

Let P_k be the algebra of finitary functions over the set $E_k = \{0, 1, \dots, k-1\}$ and D a closed class in P_k (D is a nonempty set of functions closed under composition, permutation and identification of variables.) If we define $v(D)$ as the number (cardinality) of the closed classes contained in D , we can consider the following problem: what is the value of $v(D)$ for a closed class D of a given type.

Many results are known in this direction for "large" subclasses of P_k . For example, Post's classical results [14] imply $v(P_2) = 2^0$. Janov and Mucnik [7] have given a construction for $k > 2$ which implies $v(P_k) = 2^{k^0}$. Demetrovics and Hannák [5] have shown that for $k > 2$ and a precomplete class D defined by a partial order, by a relation which is either equivalence or central or h -regular (i.e. $D = \text{Pol } \rho$ where ρ is a relation from the listed four types) we have $v(D) = 2^{k^0}$. The most complete description has been given in the case of a quasi-linear subclass of P_k (see Salomaa [16], Demetrovics-Bagyinszki [4], Szendrei [17], [18], Bagyinszki [1], Lau [8]).

The aim of this paper is to study the function v for selfdual closed classes.

Denote by S_k the full symmetric group on E_k . We can extend $\pi \in S_k$ to E_k^n by setting $\pi(\underline{x}) = (\pi(x_1), \dots, \pi(x_n))$ for all

$$\underline{x} = (x_1, \dots, x_n) \in E_k^n.$$

Definition: The function $f \in P_k$, $f: E_k^n \rightarrow E_k$ is said to be selfdual to $\pi \in S_k$ if $\pi(f(\underline{x})) = f(\pi(\underline{x}))$ for all $\underline{x} \in E_k^n$. (i.e. π is an automorphism of the algebra $\langle E_k, f \rangle$.)

Definition: Let $G \leq S_k$. The centralizer $C(G)$ of G is defined as $C(G) = \{f; f \in P_k, \text{ and } f \text{ is selfdual to each } \pi \in G\}$. If $\pi \in S_k$ has no fixed points and if it can be written as the product of disjoint cycles of the same length then $C(\pi) = C(\langle \pi \rangle)$ is a precomplete class of P_k (Rosenberg [15]).

Define

$$c(H) = v(C(H))$$

The following propositions collect some general statements about the function c .

Proposition 1.: Let $H, K \leq S_k$ and $\pi \in S_k$. Then

a/ $C(H) = C(\xi)$
 $\xi \in H$

b/ $c(\pi^{-1}H\pi) = c(H)$

c/ if $K > H$ then $C(K) \subset C(H)$ and $c(K) \leq c(H)$.

Proof: a/ Obvious from the definition.

b/ Consider the mapping $\bar{\pi}: P_k \rightarrow P_k$,

$$\bar{\pi}(f) = \pi^{-1} f \pi \quad (f \in P_k).$$

It is easy to verify that $\bar{\pi}$ is an automorphism of the preiterative Post algebra P_k and that the induced mapping is also an automorphism of $L(P_k)$.

By the first statement it is enough to prove that for every $\xi \in S_k$ and $f \in P_k$

$$f \in C(\xi) \iff \bar{\pi}(f) \in C(\pi^{-1}\xi\pi).$$

This equivalence can be proved by an easy computation. To prove c/ we use the following construction of Pálffy-Szendrei-Szabó [13]: let the k -ary function f_H be

defined by

$$f_H(a_1, \dots, a_k) = \begin{cases} a_1 & \text{if there exists } \xi \in H \text{ such} \\ & \text{that } \xi(i) = a_{i+1} \text{ for all} \\ & i \in E_k \\ a_2 & \text{in other cases.} \end{cases}$$

The definition implies immediately that $f_H \in C(\xi) \iff \xi \in H$, hence for $K > H, f_H \in C(H)$ and $f_H \notin C(K)$ hold. This proves c./□

Earlier results

The values of the function c are known for some fixed permutation groups. Demetrovics and Hannák [6] proved the following statements:

Proposition 2.: Let $k > 2$ and let $\xi \in S_k$ be such that $\xi = \xi_1 \dots \xi_s$ where ξ_1, \dots, ξ_s are disjoint cycles. If there are $1 \leq i < j \leq s$ such that the length $(\xi_i) > 1$ and $\text{length}(\xi_j) \mid \text{length}(\xi_i)$ then $c(\xi) = 2^{k_0}$. □

Proposition 3.: If $\xi \in S_k$ contains a cycle of length at least five then $c(\xi) = 2^{k_0}$. □

Proposition 4.: Let $\xi \in S_k$ be such that $\xi = \xi_1 \xi_2$ where ξ_1 and ξ_2 are disjoint cycles. If $\text{length}(\xi_1) = 2$, $\text{length}(\xi_2) = 3$ or $\text{length}(\xi_1) = 3$, $\text{length}(\xi_2) = 4$ then $c(\xi) = 2^{k_0}$. □

The proofs use modified versions of the above mentioned construction of Janov and Mucnik [7].

As a consequence of above three propositions we can obtain the following.

Theorem 1.: (Demetrovics-Hannák [6]).

Let $k \geq 3$ and $\xi \in S_k$. Then $c(\xi) \geq 2^{k_0}$

excluding the cases when either
a/ $k=3$ and ξ is a 3-cycle
b/ $k=4$ and ξ is a 4-cycle.

In these exceptional cases $c(\xi) \geq 2^{k_0}$ hold. □

Corollary 1.: Let $k \geq 4$, $G \leq S_k$ be a cyclic subgroup. If $c(G) < 2^{k_0}$ then $k = |G| = 4$ and $c(G) \geq 2^{k_0}$. □

Remark: Recently Marcenkov [11] proved that in the case a/ $c(\xi) = 2^{k_0}$ also holds. In the case b/ the exact value of $c(\xi)$ is unknown.

Problem 1.: Find the exact value $c(G)$ for exceptional cases. (The remark suggests that in these cases $c(G) = 2^{k_0}$ holds, too.) In the above statements we have discussed c for some "small" subgroups of S_k . On the other hand let us consider "large" subgroups of S_k .

Using the terminology of Marczewski [12], Csákány [2] and Marcenkov [9], the elements of $C(S_k)$ and the subclasses of $C(S_k)$ will be called homogenous functions and homogenous closed classes, respectively. The structure of $C(S_2)$ has been described by Post who also showed that $c(S_2) = 7$. There are some interesting results about special homogenous functions (e.g. the ternary discriminator, dual discriminator) as well as about the structure of arbitrary homogenous classes.

The structure of $C(S_3)$ has been determined by Csákány [2] and Marcenkov [9]. There are exactly seven nontrivial three element homogenous algebras hence $c(S_3) = 8$.

For $k \geq 3$ Csákány and Gavalcová [3] have described all minimal nontrivial homogenous algebras and also have listed $2k-1$ distinct nontrivial homogenous algebras. The exact result in this direction was proved by Marcenkov [10], who showed that the number of nontrivial homogenous algebras is 14 for $k=4$ and $4k-3$ for $k > 4$. So $c(S_4) = 15$ and $c(S_k) = 4k-2$ for $k > 4$.

Another interesting result of [10] is $c(S) = \kappa_0$ where S denotes the full symmetric group on $E = \{0, 1, 2, \dots, n, \dots\}$. The proof of this statement is also constructive. Marcenkov have listed all subclasses of $C(S)$.

Knowing the above results, the following natural questions arise:

Problem 2.: Determine the value of $c(A_k)$ where A_k is the alternating group on E_k .

From the above results and using $A_2 = \{\text{id}\}$ we know $c(A_2) = \kappa_0$ and $c(A_3) = 2^{k_0}$.

Problem 3.: For $k \geq 4$ find a subgroup $G \leq S_k$ $c(G) = \kappa_0$.

Blocks of groups

In the following we are going to prove an inequality for c.

Definition: Let $H \leq S_k$, a proper subset D of E_k is said to be a block of H if for each $\xi \in H$ either $\xi(D) = D$ or $\xi(D) \cap D = \emptyset$.

If D is a block of H then let $H_D = \{\pi \in S_D : \exists \xi \in H \text{ such that } \xi(x) = \pi(x) \text{ for all } x \in D\}$.

Theorem 2.: Let D be a block of H. Then $c(H) \geq c(H_D)$.

The proof of this theorem depends on the following two propositions.

Proposition 5.: Let $g: E_k^n \rightarrow E_k$ be a partial function and $H \leq S_k$. Suppose that for all

$$\pi \in H \quad \pi g(\underline{x}) = g(\pi(\underline{x}))$$

holds whenever $\underline{x}, \pi(\underline{x}) \in \text{dom } g$. There exists a full operation $\tilde{g} \in C(H)$ for which

$$\tilde{g}(\underline{x}) = g(\underline{x}) \text{ if } \underline{x} \in \text{dom } g.$$

Proof: Let D_1, \dots, D_s the orbits of H on E_k^n for which $D_i \cap \text{dom } g \neq \emptyset$, $\underline{x}^i \in D_i \cap \text{dom } g$ and $y_i = g(\underline{x}^i)$ ($1 \leq i \leq s$). We define the function \tilde{g} as

$$\tilde{g}(\underline{x}) = \begin{cases} \pi(y_i) & \text{if } \underline{x} \in D_i \text{ for some } (1 \leq i \leq s) \text{ and} \\ & \pi \in H \text{ an arbitrary permutation for} \\ & \text{which } \pi(\underline{x}^i) = \underline{x}. \\ \underline{x}_1 & \text{in other cases.} \end{cases}$$

It's clear that \tilde{g} is a full operation. We remark that if $\underline{x} \in D_i$ then $\tilde{g}(\underline{x})$ is independent from the choice of π . If $\pi, \xi \in H$,

$\pi(\underline{x}^i) = \xi(\underline{x}^i) = \underline{x}$ then $\xi^{-1}\pi$ stabilizes \underline{x}^i and $\underline{x}^i \in \text{dom } g$. This implies that $y_i = g(\underline{x}^i) = \xi^{-1}\pi g(\underline{x}^i) = \xi^{-1}\pi(y_i)$ and $\pi(y_i) = \xi(y_i)$. Now

let $\underline{x} \in E_k^n$ and $\xi \in H$. We distinguish two cases:

α , There is an i , $1 \leq i \leq s$ for which $\underline{x} \in D_i$.

Then $\pi(\underline{x}^i) = \underline{x}$ for some $\pi \in H$ and using above remark $\tilde{g}(\underline{x}) = \pi(y_i)$ and $\tilde{g}(\xi(\underline{x})) = \xi\pi(y_i)$ hold.

Using these observations we obtain $\xi\tilde{g}(\underline{x}) = \tilde{g}(\xi(\underline{x}))$.

β , $\underline{x} \notin D_i$ for every $1 \leq i \leq s$. Then

$$\xi^{-1}\tilde{g}(\underline{x}) = \tilde{g}(\xi^{-1}(\underline{x})) = \tilde{g}(\xi(\underline{x})).$$

In both cases ξ and \tilde{g} commute and $\tilde{g} \in C(H)$.

If $\underline{x} \in \text{dom } g$ then $\underline{x} \in D_i$ for some i and $\underline{x} = \pi(\underline{x}^i)$ for an appropriate $\pi \in H$.

$$g(\underline{x}) = g(\pi(\underline{x}^i)) = \pi g(\underline{x}^i) = \pi(y_i) = \tilde{g}(\underline{x})$$

This proves the last assertion. \square

Proof of Theorem 2.:

First we prove that for all $f: D^n \rightarrow D$, $f \in C(H_D)$ there exists an $\tilde{f}: E_k^n \rightarrow E_k$ such that $\tilde{f} \in C(H)$ and $\tilde{f}(\underline{x}) = f(\underline{x})$ for all $\underline{x} \in D^n$. By prop.

5. it is enough to prove that for each $\xi \in H$, $\underline{x}, \xi(\underline{x}) \in \text{dom } f$, $\xi(f(\underline{x})) = f(\xi(\underline{x}))$ holds. Since $\xi(\underline{x}) \in D^n$, $D \cap \xi(D) \neq \emptyset$, and $\xi(D) = D$. In this case

$$\pi = \xi|_{D} \in H_D \text{ and}$$

$$\xi(f(\underline{x})) = \pi(f(\underline{x})) = f(\pi(\underline{x})) = f(\xi(\underline{x}))$$

so there exists an extension \tilde{f} of f with the wanted properties.

Let $K \leq C(H_D)$ be a closed class and let $\tilde{K} = \{f; f \in C(H) \text{ and } \exists g \in K \text{ such that } f(\underline{x}) = g(\underline{x}); \underline{x} \in \text{dom } g\}$.

Clearly \tilde{K} is a closed class contained in $C(H)$ and if $K, K' \leq C(H_D)$, $K' \neq K$ then $\tilde{K}' \neq \tilde{K}$.

The mapping $K \rightarrow \tilde{K}$ is injective showing $c(H) \geq c(H_D)$. \square

Definition: A group $H \leq S_k$ is called semiregular if only the identity element of H has a fixed point.

Corollary 2.: If $H \leq S_k$ semiregular and not a 2-group then $c(H) = 2^{k_0}$.

Proof: In this case there exists a block D of H such that $|D| = p$, $p \geq 2$ prime and H_D is a cyclic group of order p . By cor.1. $c(H_D) = 2^{k_0}$ and Theorem 2. implies $c(H) = 2^{k_0} \square$

Corollary 3.: Let $p > 2$, p prime, $k > 2$ and $P \leq S_k$ a p -subgroup. Then $c(P) = 2^{k_0}$.

Proof: If $P = \{\text{id}\}$ then the statement is obvious. If $P \neq \{\text{id}\}$ then it has a block D for which $|D| = p$ and P_D is a cyclic group of order p . If $H \leq Z(P)$ and $|H| = p$ then H has an orbit D of length p . This orbit obviously is a block of P and thus it satisfies the requests. Now as in cor.2. we obtain the assertion. \square

Acknowledgements

The authors deeply appreciate the helpful remarks and suggestions of the referees of this paper.

References

- [1] J.Bagyinszki, The lattice of closed classes of linear functions defined over a finite ring of square-free order, K.Karl Marx Univ. of Economics Dept. Math. Budapest, vol. 2, 1979.
- [2] B.Csákány, Homogenous algebras are functionally complete, Algebra Universalis /to appear/
- [3] B.Csákány-T.Gavalcova, Finite homogeneous algebras, Acta Sci.Math./Szeged/ 42 /1980/, 57-65.
- [4] J.Demetrovics-J.Bagyinszki, The lattice of linear classes in prime valued logic, Banach Center Publ., Warsaw, PWN, v.8. 1979.
- [5] J.Demetrovics-L.Hannák, The cardinality of closed sets in precomplete classes in k -valued logics, Acta Cybernetica, 4 /1979/, 3, 273-277.
- [6] J.Demetrovics-L.Hannák, The number of reducts of a preprimal algebra, Proc. ISMVL'82. 331-335.

- [7] Ju.J.Janov-A.A.Mucnik, Existence of k-valued closed classes without finite basis /in Russian/, Dokl. Akad. Nauk SSSR, 127/1959/, 44-46.
- [8] D.Lau, Über die Anzahl abgeschlossen Mengen von linearen Funktionen der n-wertigen Logik, Elektron. Inform. Kybernet. 14 /1978/ 567-569.
- [9] S.S.Marcenkov, On closed classes of selfdual functions of many-valued logic /in Russian/, Problemy Kibernet, 36 /1979/, 5-22.
- [10] S.S. Marcenkov, On homogenous algebras /in Russian/, Dokl. Akad. Nauk SSSR, 256/1981/, 787-790.
- [11] S.S. Marcenkov, personal communication.
- [12] E.Marczewski, Homogenous algebras and homogenous operations, Fund. Math., 56/1964/, 81-103.
- [13] P.P. Pálffy-L.Szabó-Á.Szendrei, Automorphism groups and functional completeness, Algebra Universalis /to appear/
- [14] E.L. Post, The two-valued interative systems of mathematical logic, Annals of Math. Studies, 5., Princeton Univ. Press, Princeton, N.J., 1941.
- [15] I.G. Rosenberg, Über die funktionale Vollständigkeit in den mehrwertigen Logiken, Rozpr. Ces. Akad. Ved. Ser. Math. Nat. Sci., 80/1970/, 3-93.
- [16] A. Salomaa, On infinitely generated sets of operations in finite algebras, Ann. Univ. Turkuensis, ser. A. 74 /1964/, 1-13.
- [17] Á.Szendrei, On closed sets of linear operations over a finite set of square-free cardinality, Elektron, Inform. Kybernet. 14 1978/ 547-559.
- [18] Á.Szendrei, Clones of linear operations on finite sets, in Coll. Math. Soc.J. Bolyai 28. Finite algebra and multiple-valued logic /Szeged/, North-Holland 1979, 693-738.

ON FREE SPECTRA OF CLONES WITH SHARPLY TRANSITIVE
AUTOMORPHISM GROUPS

by J. Demetrovics and L. Rónyai

Computer and Automation Institute, Hungarian Academy of
Sciences, Budapest, Hungary

Abstract

In this paper we determine the free spectra of clones selfdual to a sharply transitive permutation group. The result is a generalization of the authors' earlier results concerning regular groups, alternating and symmetric groups. The computation is based on extension properties of partial selfdual operations.

Introduction

Let E_k denote the k element set $\{0, 1, \dots, k-1\}$, $k \geq 2$. A clone D over E_k is a nonempty set of operations (switching functions) on E_k which contains all projections and is closed under forming arbitrary superpositions. From an algebraic point of view D consists of all polynomial functions of an algebra over the base set E_k , for example those of the algebra $\langle E_k, D \rangle$. The free spectrum of D is the sequence $s_n(D)$, $n \geq 0$, where $s_n(D)$ is the cardinality of the algebra with n free generators in the equational class generated by the algebra $\langle E_k, D \rangle$. From the point of view of multiple valued logic $s_n(D)$ is the number of n -ary functions in the clone D .

The free spectrum $s_n(D)$ is an important invariant of the clone D (see Berman [1], [2], Grätzer [6]). In [5] we have investigated the free spectra of clones selfdual to various types of permutation groups (semiregular, alternating and symmetric groups). The aim of this paper is to compute the free spectrum of clones consisting of all functions selfdual to a sharply transitive permutation group.

Definitions and notation

All permutation groups are considered to act on the set E_k . Let S_k and A_k be denote the symmetric and alternating groups on E_k , respectively.

Definition: Let $H \leq S_k$ be a permutation group. H is called sharply λ -transitive if for any two sequences a_1, \dots, a_λ , $a_i \neq a_j$ and b_1, \dots, b_λ , $b_i \neq b_j$, $1 \leq i, j \leq \lambda$ there is exactly one $\pi \in H$ for which $\pi(a_i) = b_i$, $1 \leq i \leq \lambda$.

Sharply 1-transitive permutation groups are the regular ones. For $\lambda \geq 2$ there are the following possibilities (Blake-Cohen-Deza [3], Nagao [8]).

- $\lambda=2$ The group of all linear transformations $x \rightarrow ax+b$ on a finite near field.
- $\lambda=3$ The group of all transformations $x \rightarrow (a \cdot x + b) / (c \cdot x + d)$. Here $+$ and $/$ are the corresponding operations of a finite field and $.$ is either the field or a proper near field multiplication.
- $\lambda=4$ The Mathieu group M_{11} with the usual action ($k=11$).
- $\lambda=5$ The Mathieu group M_{12} with the usual action ($k=12$).
- $\lambda=k-2$ The permutation group A_k .
- $\lambda=k-1, k$ The permutation group $^k S_k$.

Definition: Let $\beta: E_k^n \rightarrow E_k$ be a (partial) function and $H \leq S_k$ be a permutation group on E_k . β is called selfdual to the permutation group H if for $\underline{x} = (x_1, \dots, x_n) \in E_k^n$ $\pi \in H$ $\pi \beta(\underline{x}) = \beta(\pi(x_1), \dots, \pi(x_n)) = \beta(\pi(\underline{x}))$ holds whenever $\underline{x}, \pi(\underline{x}) \in \text{dom } \beta$.

The following lemma concerns with the extension properties of partial selfdual functions.

Lemma 1. ([4], [5]). Let $\beta: E_k^n \rightarrow E_k$ be a partial function, selfdual to a permutation group $H \leq S_k$. Then there exists an $f: E_k^n \rightarrow E_k$ such that

- i. $\text{dom } f = E_k^n$,
- ii. f is selfdual to H ,
- iii. if $\underline{x} \in \text{dom } \beta$ then $f(\underline{x}) = \beta(\underline{x})$.

The extension is unique if and only if $\text{dom } \beta$ intersects each H orbit on E_k^n . \square

For $H \leq S_k$ let

$D_H = \{f, f \text{ is an operation on } E_k \text{ and selfdual to } H\}$. D_H is the clone of all functions selfdual to H , or in other words D_H is the largest clone D over E_k with the property $\text{Aut}(\langle E_k, D \rangle) = H$.

We want to determine the spectrum $s_n(D_H)$, $n \geq 1$ where H is a sharply λ -transitive permutation group on E_k for some λ . From the point of view of multiple valued logic the most important special cases are:

- i. k is a prime and $H = \langle \pi \rangle$ where π is a cycle of length k . In this case H is a regular permutation group and D_H is a maximal clone.
- ii. $H = S_k$. Then D_H is the clone of all homogeneous functions.

The results

Our main theorem stated as follows.

Theorem Let $k \geq 2$ and $H \leq S_k$ be a sharply λ -transitive permutation group. Then for $n \geq 1$, $\lambda \leq k-1$

$$s_n(D_H) = \prod_{i=1}^{\lambda-1} S(n, i) \cdot k^{r(n, \lambda)} \quad \text{where}$$

$$r(n, \lambda) = S(n, \lambda) + \sum_{j=\lambda+1}^k S(n, j) (k-\lambda) \dots (k-j+1).$$

Here $S(n, \ell)$ mean Stirling numbers of second kind.

Corollary 1 ([5]). If $k \geq 2$ and $H \leq S_k$ is a regular permutation group then for $n \geq 1$

$$s_n(D_H) = k^{n-1}$$

Proof. From our theorem

$$s_n(D_H) = k^{S(n, 1) + r(n, 1)} \quad (1)$$

Now let us consider the following identity (Lovász [7])

$$\sum_{\ell=1}^m S(m, \ell) x(x-1) \dots (x-\ell+1) = x^m$$

If we substitute $x=k$ and $m=n$ and divide both sides by k we obtain the following:

$$S(n, 1) + \sum_{\ell=2}^n S(n, \ell) (k-1) \dots (k-\ell+1) = k^{n-1}$$

But

$$S(n, \ell) (k-1) \dots (k-\ell+1) = 0$$

if $\ell > k$ therefore

$$S(n, 1) + \sum_{\ell=2}^k S(n, \ell) (k-1) \dots (k-\ell+1) = k^{n-1}$$

and the left side is just the exponent of k in the (1). \square

Corollary 2 ([5]). Let $k \geq 2$ and $n \geq 1$. Then

$$s_n(D_{S_k}) = \prod_{i=1}^{k-2} i^{S(n, i)} \cdot k^{S(n, k-1) + S(n, k)} \quad \square$$

$$s_n(D_{A_k}) = \prod_{i=1}^{k-3} i^{S(n, i)} \cdot k^{S(n, k-2) + 2S(n, k-1) + 2S(n, k)} \quad \square$$

In order to prove the theorem we need some preparatory lemmas.

Lemma 2. Let $H \leq S_k$ and $X = \{x^1, \dots, x^\ell\}$ be a set of orbit representatives of H on E_k^n . (H acts componentwise on E_k^n .) Let H_i be denote the stabilizer of x^i e.g.

$$H_i = \{\pi \in H \mid \pi(x^i) = x^i\} \quad 1 \leq i \leq \ell.$$

Let

$$k_i = |\{y \in E_k \mid \pi(y) = y \text{ for all } \pi \in H_i\}| \quad 1 \leq i \leq \ell.$$

Then
$$s_n(D_H) = \prod_{i=1}^{\ell} k_i$$

Proof. If $f: E_k^n \rightarrow E_k$ then let β_f be the

restriction of f to the set X . Thus

$\beta_f: E_k^n \rightarrow E_k$ is a partial function.

We note that if f is selfdual to H then β_f is selfdual as well and conversely, if β is a function selfdual to H for which

$\text{dom } \beta = X$ then by lemma 1 there is exactly one $f \in D_H$, $\text{dom } f = E_k^n$ with the property $\beta_f = \beta$.

Therefore

$$s_n(D_H) = |\{ \beta: E_k^n \rightarrow E_k, \text{ dom } \beta = X, \beta \text{ is selfdual to } H \}|$$

We note that for every $x^i \in X = \text{dom } \beta$, $\pi(x^i) = x^i$ if and only if $\pi \in H_i$ and thus, β is selfdual to H if and only if for each i , $1 \leq i \leq \ell$ and

$\pi \in H_i, \pi(\beta(x^i)) = \beta(\pi(x^i)) = \beta(x^i)$ holds. There are k_i possible ways to choose the value $\beta(x^i)$ and for different values of i we can choose independently.

$$|\{ \beta: E_k^n \rightarrow E_k, \text{ dom } \beta = X, \beta \text{ is selfdual to } H \}| = \prod_{i=1}^{\ell} k_i$$

and this proves the lemma. \square

Definition Let $\underline{x} = (x_1, \dots, x_n) \in E_k^n$. The pattern of \underline{x} is the partition P of the set $\{1, 2, \dots, n\}$ such that $i \sim j \pmod{P}$ if and only if $x_i = x_j$. A pattern P is called ℓ -pattern $1 \leq \ell \leq n$, if it has exactly ℓ

classes.

The number of different ℓ patterns is $S(n, \ell)$. If $\underline{x} \in E_k^n$ and $\pi \in S_k$ then \underline{x} and $\pi(\underline{x})$ have the same pattern. This implies that for $H \subseteq S_k$ the elements of an H -orbit on E_k^n have same pattern. So, we can speak about the pattern of an orbit.

Lemma 3. Let $k \geq 2$, $n \geq 1$ and $H \subseteq S_k$ a sharply transitive permutation group. The number of H orbits on E_k^n having a fixed ℓ -pattern P is 1 if $\ell \leq \lambda$ and $(k-\lambda)(k-\lambda-1)\dots(k-\ell+1)$ if $\lambda < \ell \leq k$.

Proof.: Let P_1, \dots, P_ℓ be the classes of the partition P , and $j_i \in P_i$, $1 \leq i \leq \ell$. If $\ell \leq \lambda$ and $\underline{x}, \underline{y} \in E_k^n$ have the pattern P then $x_{j_r} = x_{j_s}$, $y_{j_r} = y_{j_s}$ for $r \neq s$.

By the λ -transitivity of H there is a $\pi \in H$ for which $\pi(x_{j_i}) = y_{j_i}$, $1 \leq i \leq \ell$ therefore $\pi(\underline{x}) = \underline{y}$, \underline{x} and \underline{y} belong to the same orbit.

Now let $\lambda < \ell \leq k$ and let $Y = \{\underline{x} \in E_k^n$, the pattern of \underline{x} is P and $x_{j_i} = j-1$ if $i \in P_j$, $1 \leq j \leq \lambda\}$. It is clear that $|Y| = (k-\lambda)\dots(k-\ell+1)$. If $\underline{x} \neq \underline{y} \in Y$ and $\pi \in H$ so that $\pi(\underline{x}) = \underline{y}$ then $\pi(i) = i$ for $0 \leq i \leq \lambda-1$. By the sharp transitivity of H , $\pi = id$, $\underline{x} = \underline{y}$, a contradiction. This implies that \underline{x} and \underline{y} belong to different orbits. By the λ -transitivity of H for every $\underline{x} \in E_k^n$ having the pattern P there is a $\pi \in H$ such that $\pi(\underline{x}) \in Y$. The above observations show that Y represents all orbits of H and the lemma follows. \square

Lemma 4. Let $H \subseteq S_k$ be a sharply λ -transitive permutation group and $\underline{x} \in E_k^n$ have an ℓ -pattern P . Let $\lambda < k$ and

$$K = \{\pi \in H, \pi(\underline{x}) = \underline{x}\}$$

and

$$k(\underline{x}) = |\{y \in E_k^n, \pi(y) = \underline{y} \text{ if } \pi \in K\}|$$

Then $k(\underline{x}) = \ell$ if $1 \leq \ell < \lambda$ and $k(\underline{x}) = k$ otherwise.

Proof.: First let $1 \leq \ell < \lambda$. Then K is the stabilizer of $\ell < \lambda$ elements of E_k (the components of \underline{x}), hence K is transitive on the remaining $k-\ell \geq 2$ elements of E_k , thus $k(\underline{x}) = \ell$.

If $\ell \geq \lambda$ then by the sharp λ -transitivity of H , $K=1$, i.e. K fixes all elements of E_k , hence $k(\underline{x}) = k$. \square
We are ready to prove the theorem.

Proof.: Let X be a set of orbit represen-

tatives of H on E_k^n . By lemma 2:

$$S_n(D_H) = \prod_{\underline{x} \in X} k(\underline{x})$$

Now let

$$X_i = \{\underline{x} \in X, \underline{x} \text{ has an } i\text{-pattern}\} \quad 1 \leq i \leq k.$$

By lemma 3 $|X_i| = S(n, i)$ if $i \leq \lambda$ and $|X_i| = S(n, i)(k-\lambda)(k-\lambda-1)\dots(k-i+1)$ if $\lambda < i \leq k$. Using these facts and the result of lemma 4 we obtain the following:

$$\begin{aligned} \prod_{\underline{x} \in X} k(\underline{x}) &= \prod_{i=1}^{\lambda} \prod_{\underline{x} \in X_i} k(\underline{x}) = \\ &= \prod_{i=1}^{\lambda} S(n, i)^{\prod_{j=\lambda+1}^k S(n, j)(k-\lambda)\dots(k-j+1)} = \\ &= \prod_{i=1}^{\lambda-1} S(n, i)^k \cdot S(n, \lambda)^k \cdot \prod_{j=\lambda+1}^k S(n, j)(k-\lambda)\dots(k-j+1) \end{aligned}$$

The proof is complete. \square

References

- [1] Berman, J., Algebraic properties of k -valued logics, Proc. 10. Int. Symp. on Multiple-valued logic, Evanston Illinois 1980.
- [2] Berman, J., Free spectra of 3-element algebras, Proc. 4. Int. Conf. on Universal Algebra and Lattice Theory, Puebla Mexico 1982.
- [3] Blake, I.F., Cohen, G., Deza, M. Coding with permutations, Information and Control, 43 (1979) 1-19.
- [4] Demetrovics, J., Hannák, L., Rónyai, L. Selfdual classes and automorphism groups, this volume.
- [5] Demetrovics, J., Rónyai, L., On free spectra of selfdual clones, submitted for publication to the Bulgarian Academy of Sciences.
- [6] Grätzer, G., Composition of functions, Proc. Conf. on Universal Algebra, Queens Univ. Kingston Ontario 1969. 1-106.
- [7] Lovász, L., Combinatorial problems and exercises, Akadémiai Kiadó, Budapest, 1979.
- [8] Nagao, H., Multiply transitive groups, Math. Dept., California Inst. of Technology, Pasadena California 1967.

(QUASI)TRANSITIVE ALGEBRAS

Lorenzo Peña

Pontificia Universidad Católica del Ecuador

Apartado 2184, Quito - Ecuador

To Professor Jules Varlet

SUMMARY

Quasitransitive algebras are (extensions of) both Kleene and Stone algebras supplied with: two additional, binary, operations: an equivalential operation, and the "overmeet", \wedge -which differs from ordinary meet in lacking idempotence, and in the join's not being distributive into it-; and with an additional unary operation, n , which carries every entity into its lower threshold. The filter of dense elements is considered the truth filter, in virtue of the endorsement principle: what is, to some extent or other however small, true is true. The fuzzy sentential calculus Ap corresponding to those algebras is shown to be both sound and complete.

§1.- INTRODUCTION

Transitive algebras have been devised by this paper's author in order algebraically to enlighten his system A_j of *transitive logic*. Transitive logic is a fuzzy nonarchimedean infinite-valued logic. The four main ideas underlying and prompting that logical approach are:

1.- Properties come in degrees, most of them in infinitely many degrees. Thus, between any two opposite situations there is a transition margin or skirt, wherein *both* opposite states hold but only to some extent. In that transition fringe it both neither is not fails to be the case that the considered state obtains and yet at the same time that state both obtains and doesn't obtain. (Thus, my approach constitutes the juncture of fuzzy-logic and paraconsistent logic -paraconsistent logics being the ones that countenance negation-inconsistent but sound theories-.)

2.- More specifically, with any normal situation, p , there are associated two abutting or threshold situations: one upper threshold, mp , which is its being something very like true that the situation p holds. And a lower threshold, np , which is its being overtrue that the situation p holds. Thus, contrary to other approaches to fuzzy sets, mine sees their logical structure as atomic (rather than strictly dense or Archimedean), though in a generalized sense to be articulated below. (Its non-archimedean nature results from the existence of a minimal truth-threshold which is *infinitely* smaller than any other degree of truth.)

3.- Identity is a fuzzy relation, which explains why identity is such a crisscross of contradictions. No selfidentity is altogether true or

real, there is always some degree of distinction, even between a thing and itself. Those ideas can be traced back to Leibniz and still more to Heraclitus. Furthermore, by regarding selfequivalence as half-true/half-false, we can, in fuzzy logic, secure a lot of alluring results, as the laws of Aristotle, $(pDqDN(pDNq))$, where 'D' means *implication*, $/pDq/$ being defined as $/p.qIp/$, where 'I' means *equivalence*, of Boethius $(N(pDNp))$ and of counterexample $(p.NqDN(pIq))$. Selfequivalence or selfidentity is the transition of transitions, a crosspoint.

4.- While, for any two situations, p and q , its being true that p -and- q , $p.q$, can be seen as the minimal truth-degree among the ones of p and q , instead its being the case that *not only* p *but also* q , $p \cdot q$ for short, is something normally less true than either p or q , unless of course either p or q is infinitely true -or infinitely false-. Likewise, its being very true that p , Xp -according to my notation-, is, in most cases, less true than p . Zadeh suggested years ago to take, in the real-valued model, $/p/2$ as a representation of *'It's very true that p'*. My own approach generalizes that insight, while at the same time avoiding the introduction of an additional function, like $\sqrt{\quad}$, for *'(at least) a little'*, defining instead *'It's (at least) a little true that p'* or $/Kp/$ for short as *'It's not the case that it's very false (=that it's very true that it's not the case) that p'*, i.e. as $/NXNp/$. An interesting parallel emerges between fuzzy logic and modal logic which reductions of iterated or piled up fuzzy functors are allowed? Is KXp the same as XKp ? Is it the same as p *tout court*?

While the answer to those questions is to be searched for from a philosophical perspective, universal algebra can illuminate the issue, by showing which options are viable. Moreover, algebrization of any system of logic yields a great many model-theoretic results and paves the way to further model-theoretic researches.

Accordingly, this paper is devoted to going into some basic algebraic properties of quasitransitive algebras. Quasi-transitive algebras are generalized transitive algebras, differing from the latter in lacking a tensorial operation B (which is meant as standing for *'In all respects'* or *'It's really (or truly) true that'*). A couple of words will be said on transitive algebras proper at the end of the paper.

There are plenty of problems concerning both transitive algebras and *quasitransitive algebras* -qq.tt. aa., hereinbelow-, which lie beyond the scope of this paper, which only aims at finding out some main fea-

tures of those algebras, while relating them to other, better known, classes of algebras -in particular to Kleene and Stone algebras.

§2.- A HIERARCHY OF ALGEBRAS

This section's purpose is to show how to reach quasi-transitive algebras starting with skew Kleene algebras, which are a class of generalized Kleene algebras. In what follows all binary operations are associative to the left; no binary operation links more tightly than any other. Intuitively, let 'H' remind us of 'totally' or 'altogether' ('utterly', etc.); 'L', of '(at least) to some extent' or '(at least) more or less'; 'F', of 'not at all', 'by no means', 'not in the least'; 'f', of 'somewhat' or 'a bit'; 'S', of 'It neither is nor fails to be the case that'; '+' of 'or'. Furthermore, let $a=m0$ be the minimal truth or reality threshold, i.e. the infinitesimally real or true, i.e. what is just a jot (or just a whit, or just a trifle) true or real. I take it that its being somewhat true that p means the same as its being more than infinitesimally true that p .

A skew Kleene algebra is a structure $\langle A, K, \rangle$, where $K = \langle 1, N, +, \sim \rangle$, 1 being a nullary operation, N a unary operation, and $+$ and \sim binary operations, with the following properties, for any $x, y, z \in A$ (we define $x \sim y$ as $x + y = y$; and $x < y$ as $x \sim y$ but $x \neq y$):

- 01) $x \sim y + x = x$ 02) $NNx = x$ 03) $x \sim y = y \sim x$
 04) $x \sim y \sim z = x \sim (y \sim z)$ 05) $x + y = y + x$
 06) $x + y + z = x + (y + z)$ 07) $x + x = x$
 08) $x + y \sim z = x \sim z + (y \sim z)$ 09) $x \sim Nx < y + Ny$
 10) $Nx + Ny \leq N(x \sim y)$ 11) $x < y$ iff $Ny \leq Nx$ 12) $x \sim 1 = x$

If $\langle A, K, \rangle$ is a skew Kleene algebra, then: $\langle A, \langle 1, \sim \rangle \rangle$ is an abelian monoid, whose neutral element is 1; $\langle A, \langle 1, + \rangle \rangle$ is a bounded join semilattice with a greatest element, which is 1.

An ultra-Kleenean algebra is a skew Kleene algebra, $\langle A, K, \rangle$ satisfying the following postulates for every $x, y, z \in A$:

- 13) $N(x + Nx) \leq y + Ny$
 14) $N(x + N(Ny + Nz)) = N(x + y) + N(x + z)$ 15) $N(Nx + y) + x = x$

Clearly, every ultra-Kleenean algebra, $\langle A, \langle 1, N, +, \sim \rangle \rangle$ is such that $\langle A, \langle 1, N, + \rangle \rangle$ is a Kleene algebra. An ultra-Kleenean algebra, $A = \langle A, K, \rangle$, is said to be stout iff it satisfies the following condition: there are $u, v \in A$ such that: $u = Nv$; and $\{x \in A : u \leq x\}$ is the intersection of all ultrafilters (i.e. maximal proper filters) of A ; and $\{x \in A : x \leq v\}$ is the intersection of all ultraideals (i.e. maximal proper ideals) of A ; and, for any x, y such that $u < x < v$ and $u < y < v$, the following holds: $x \sim y < N(Nx + Ny)$.

A pseudotransitive algebra is an algebra $\langle A, P, \rangle$, $P = \langle 1, N, H, +, \sim \rangle$, where H is a unary operation, such that, defining Fx as HNx , the four following conditions are fulfilled: 19) $\langle A, \langle 1, N, +, \sim \rangle \rangle$ is a stout ultra-Kleenean algebra; 29) $\langle A, \langle 1, F, + \rangle \rangle$ is a Stone algebra; 39) the operation N has a fixpoint, \dagger ; 49) defining 0 as $F\dagger$, the following postulate holds, for every $x, y \in A$: 16) $F(x \sim y + F(x \cdot y)) = 0$

Every pseudotransitive algebra is pseudoatomic in the following sense: the filter of dense elements, $\{x \in A : Fx = 0\}$ has a least element, u ; and its dual ideal, $\{x \in A : Hx = 0\}$ has a greatest element, v ; those elements, u and v , are of course the ones that were considered in the foregoing paragraph. We are going to see that this notion of pseudoatomicity can be generalized in an interesting way.

EQUIVALENTIAL ALGEBRAS

An equivalential lattice is an algebra $\langle A, \langle \cdot, +, I \rangle \rangle$ such that: 19) $\langle A, \langle \cdot, + \rangle \rangle$ is a distributive lattice with zero; 29) I is a binary operation; henceforth

we shall be using ' $<$ ' as follows: $x < y$ means that $x \leq y$ but $xIy = 0$; then: 39) there is an element $e \in A$ such that for any $x, y, z \in A$, the following postulates are satisfied: 17) $0 < e$ 18) $xIy \leq zIyI(xIz)$
 19) $xIy \leq x + zI(y + z)$ 20) $xIy \leq x \cdot zI(y \cdot z)$
 21) $xIyIe + (xIyI0) = e$ 22) $x \cdot zIx + (x \cdot zIz) = e$
 23) $0 < xIy$ iff $x = y$

An equivalential Kleene algebra is an algebra $\langle A, \langle 1, N, +, I \rangle \rangle$ such that: $\langle A, \langle 1, N, + \rangle \rangle$ is a Kleene algebra -wherein $x \cdot y$ is of course defined as $N(Nx + Ny)$ -; $\langle A, \langle 1, \cdot, +, I \rangle \rangle$ is an equivalential lattice; and the following postulate holds: 24) $xINy = NxIy$

An equivalential pseudotransitive algebra is an algebra $\langle A, \langle 1, N, H, +, \sim, I \rangle \rangle$ such that: 19) $\langle A, \langle 1, N, +, \sim, I \rangle \rangle$ is an equivalential Kleene algebra; 29) $\langle A, \langle 1, N, H, +, \sim \rangle \rangle$ is a pseudotransitive algebra; 39) $e = \dagger$, e being the distinguished element such that, for any x , $xIx = e$, and \dagger being the fixpoint of N ; 49) defining 0 as $H\dagger$, the following four postulates hold for every $x, y \in A$: 25) $x \sim xI(y \sim y) = xIy$
 26) $xIy \leq x \sim zI(y \sim z)$ 27) $xIy \leq HxIHx$
 28) $xIy \cdot Fx \cdot y = 0 = Fx \cdot F(xI0)$

Next, we define a relation of pseudocovering, \prec , as follows: in an equivalential lattice, $x \prec y$ means that $x < y$ and there is at most one element, u , such that $x < u$ and $u < y$. An equivalential lattice is said to be strongly pseudoatomic iff, for any element x thereof, there are two elements, z and y , such that $z \leq x$, $x \leq y$, and $z \prec y$.

A quasitransitive algebra is an equivalential pseudotransitive algebra $\langle A, \langle 1, N, H, +, \sim, I \rangle \rangle = A$ meeting the following conditions: 19) $\langle A, \langle \cdot, +, I \rangle \rangle$ -where $x \cdot y$ is defined as $N(Nx + Ny)$ - is a strongly pseudoatomic equivalential lattice; 29) there is an element $a \in A$ such that the following postulates hold (D being the set of dense elements of A); first we define:

- $/nx/ \text{ eq } /x \sim Na/$; $/mx/ \text{ eq } /NnNx/$; $/Sx/ \text{ eq } /x \cdot Nx/$;
 $/fx/ \text{ eq } /F(xIa) \cdot x/$. Then, for any elements $x, y, z \in A$:
 29) a is the least element of D ;
 30) $x \cdot yIx + (xImy) + (y \cdot nxIy) = \dagger$; 31) $mxInx = xIa + (NxIa)$
 32) $x \sim yIa \leq xIa + (yIa)$; 33) $mnxImx + (xI1) = \dagger$;
 34) $m(x \cdot x) = mx \cdot mx$; 35) $a < \dagger$; 36) $fSx \cdot fSy \leq F(x \cdot yI(x \sim y))$

§3.- POSTULATES FOR QUASITRANSITIVE ALGEBRAS

There is a lot of redundancy in the above characterization of quasitransitive algebras. A more elegant set of postulates for a quasitransitive algebra is now put forward. A quasitransitive algebra is an algebra $\langle A, Q, \rangle$, where $Q = \langle 1, N, H, n, +, \sim, I \rangle$ where 1 is a nullary operation, N , H and n are unary operations, and $+$, \sim , I are binary operations, satisfying the 24 postulates below. First, let's introduce some definitions: $/0/ \text{ eq } /N1/$ $/Sx/ \text{ eq } /x \cdot Nx/$ $/x \cdot y/ \text{ eq } /N(Ny + Nx)/$
 $/\dagger/ \text{ eq } /1I1/$ $/Fx/ \text{ eq } /HNx/$ $/Xx/ \text{ eq } /x \sim x/$ $/a/ \text{ eq } /m0/$
 $/xDy/ \text{ eq } /x \cdot yIx/$ $/fx/ \text{ eq } /F(xIa) \cdot x/$ $/Lx/ \text{ eq } /NFx/$
 $/mx/ \text{ eq } /NnNx/$ We also introduce two ordering relations: $x \leq y$ means that $y = y + x$; $x < y$ means that, while $x \leq y$, $xIy = 0$. Let D be $\{x \in A : Fx = 0\}$

- Postulates (for any $x, y, z, u, v \in A$)
 (01) $y \cdot x + x = x$ (02) $xIy \leq x \cdot u + zI(y + z \cdot u + z)$
 (03) $Hx \cdot Hy = LH(y \cdot x)$ (04) $zIy \leq Hx + HzIH(x + y)$
 (05) $vIy \leq v \sim (x \cdot u) \sim zI(u \sim z \cdot (x \sim z) \sim y)$ (06) $x \sim 1 = x$
 (07) $x \sim y \leq y \cdot x$ (08) $x \cdot y \cdot F(x \sim y) = 0$ (09) $xIy \in D$ iff $x = y$
 (10) $\dagger = N\dagger$ (11) $xIy \leq zIyI(xIz)$ (12) $xIy \cdot Fx \cdot y = 0$
 (13) $F(xI0 + x) = 0$ (14) $xIyI\dagger + (xIyI0) = \dagger$
 (15) $XxIXy = xIy$ (16) $xDy + (yDnx) + (xImy) = \dagger$
 (17) $F(nmxInx) \cdot x = 0$ (18) $x \sim yIa \leq xIa + (yIa)$
 (19) $mXx = Xmx$ (20) $nx = x \sim n1$
 (21) $nxImx = xIa + (xINa)$ (22) $a < \dagger$
 (23) $fSx \cdot fSy \leq F(x \cdot yI(x \sim y))$ (24) $NxIy = xINy$

The remaining of this Section will be devoted to proving a number of properties of qq.tt.aa. as follow from the 24 postulates above. To start with, let's prove some elementary results.

Theorem 01.- In every q.t.a. (quasitransitive algebra) the following hold:

- T01 $xIx \in D$ (Proof: (09))
 T02 $1.x = x$ (Proof: (07), (06), (01))
 T03 $Nx = x$ (Proof: T01, (24), (09))
 T04 $N(y.x) = Nx.Ny$ $N(y+x) = Nx.Ny$ $N(Ny.Nx) = x+y$ (Proof: T03) T05 $x+0 = x$ (Proof: T03, T04)
 T06 $x+x = x = x.x$ (Proof: T02, (01), T03, T04)
 T07 $x.(x+y) = x$ (Proof: (01), T03, T04)
 T08 $LHx = Hx$ (Proof: (03), T06)
 T09 $FFx = NFx$ (Proof: T08, T03)
 T10 $Hx.Hy = H(y.x)$ (Proof: (03), T08)
 T11 $Fx.Fy = F(x+y)$ (Proof: T10, T04)
 T12 If $x \leq y$ and $Fx=0$, then $Fy=0$ (Proof: T11, T05, (01))
 T13 $Hx+Hy = H(x+y)$ (Proof: T12, (04), T01, (09))
 T14 $Fx+Fy = F(y.x)$ (Proof: T13, T04)
 T15 $F(Fy.Fx) = N(Fy.Fx)$ (Proof: T14, T09, T04)
 T16 $1^{\sim}x = x$ (Proof: (05), T01, T12, (06), T06, (09))
 T17 $x.y = y.x$ (Proof: (05), T01, T12, T16, (06), (09))
 T18 $x+y = y+x$ (Proof: T03, T04, T17)
 T19 $HHx = Hx$ (Proof: T03, T08)
 T20 $Lx = HLx$ (Proof: T09)
 T21 $Fx = FLx$ (Proof: T03, T19)
 T22 $x \in D$ iff $Lx \in D$ (Proof: T21)
 T23 $Lx = FFx$ (Proof: T09)

Then follow a number of corollaries that I set out without proof: T24 $L(x+y) = Lx+Ly$

- T25 $L(x.y) = Lx.Ly$ T26 $x.y+z = x+z.(y+z)$
 T27 $x+y.z = x.z+(y.z)$ T28 $x+y+z = x+(y+z)$
 T29 $x.y.z = x.(y.z)$ T30 $xIy \leq x+zI(y+z)$
 T31 $xIy \leq x^{\sim}zI(y^{\sim}z)$ T32 $x^{\sim}y = y^{\sim}x$
 T33 $x^{\sim}y^{\sim}z = y^{\sim}z^{\sim}x$ T34 $x^{\sim}y^{\sim}z = x^{\sim}(y^{\sim}z)$
 T35 $x.Fx = 0$ T36 $x \leq x+y$ T37 $x.y \leq x$
 T38 $xI1 \leq x.zIz$ T39 $xI1 \leq x+zIx$ T40 $xI0 \leq x.zIx$
 T41 $xI0 \leq x+zIz$ T42 $x.y=0$ iff: either $x=0$ or $y=0$
 T43 $x.y=1$ iff: both $x=1$ and $y=1$ T44 $x+y=0$ iff: both $x=0$ and $y=0$ T45 $x.y=0$ iff: either $x=0$ or $y=0$

Theorem 02.- In any q.t.a., let p and q be two polynomials; then $F(p+q) = 0$ iff $F(Lp+q) = 0$ (Proof: T11, T21). *Corollary:* For any x , $x \in D$ iff $Lx \in D$ (Proof: T06 of Thm01)

Theorem 03.- In a q.t.a., if $x \leq y$ and $y \leq z$, then $x \leq z$. (Proof: in virtue of equations proved in Thm01).

Theorem 04.- In any q.t.a. $F0=1$ and $F1=0$. (Proof: (13), T09). *1st Corollary:* $H1=1$, $H0=0$. *2d Corollary:* $FF0=0$, $FF1=1$. *3d Corollary:* $F(x+Fx)=0$ (Proof: T35, T14, T17, Thm02, Thm04). *4th Corollary:* $F(Fx+(Fy+(x.y)))=0$. (Proof: T14, T17 and T28 of Thm01).

Theorem 05.- In any q.t.a., if $x+y \in D$, $Fx+u \in D$, $Fy+v \in D$, then $u+v \in D$ (Proof: let's suppose $F(x+y) = 0 = F(Fx+u) = F(Fy+v)$; Then: $Lx+Ly = 1 = Fx+Lu = Fy+Lv$; $Fx.Fy+(Lu+Lv) = Fx+Lu+Lv.(Fy+Lv+Lu)$; then: $Fx.Fy+(Lu+Lv) = 1$; Hence: $Lu+Lv = 1$. Therefore, in virtue of Thm02, and Thm04, $u+v \in D$. *1st Corollary:* In any q.t.a., if $x+y \in D$ and $Fy+z \in D$, then $x+z \in D$. (Proof: 3d Corol of Thm04). *2d Corollary:* In any q.t.a., if $Fx=0=F(Fx+y)$, then $Fy=0$.

Theorem 06.- In any q.t.a. the following holds: if $Fx+y \in D$, $Fy+z \in D$, then $Fx+z \in D$. (Proof: Thm05 and 3dCorol of Thm04).

Theorem 07.- In any q.t.a., the following holds: $xIy = yIx$ (Proof: (11), T01 and T12 of Thm01, (09)).

Theorem 08.- In any q.t.a., let p and q be two polynomials. Then, $Fp+q \in D$ iff $pI0+q \in D$. (Proof: in virtue of (13), Thm02 and T23 of Thm01, $FFx+(xI0) \in D$.

Thus, in virtue of the 1stCorol of Thm05, $Fp+q \in D$ only if $pI0+q \in D$. On the other hand, $F(xI0)+Fx \in D$, in virtue of (12), Thm07, 2dCorol of Thm04, T05 -as well as other equations- of Thm01. Therefore, in virtue of 1stCorol of Thm05, $pI0+q \in D$ only if $Fp+q \in D$.)

Theorem 09.- In any q.t.a., $\frac{1}{2} \in D$. (Proof: T01 of Thm01)

Theorem 10.- In any q.t.a., $xIx = \frac{1}{2}$. (Proof: T01 and T05 of Thm01, Thm08, Thm09, (14) and (09)). *Corollary:* $x=y$ iff $xIy = \frac{1}{2}$ iff $xIyI\frac{1}{2} \in D$ iff $xIy \in D$.

Theorem 11.- In any q.t.a., \leq is an antisymmetric relation. (Proof: Let's suppose that $x \leq y$ and $y \leq x$. Then, in virtue of the equations proved in Thm01, $x+y = y = x.y = x$.) *Corollary:* In any q.t.a., 1 is the greatest element, while 0 is the smallest element.

Theorem 12.- In any q.t.a., if $x \leq y$, then $Fx+y \in D$. (Proof: $x \leq y$ iff $x+y=y$. Hence, if $x \leq y$, then $Fx+y = Fx+(x+y)$. But $Fx+(x+y) = Fx+x+y \in D$ -in virtue of 3dCorol of Thm04, T36 of Thm01, and T12 of Thm01.)

Corollary: Whenever $x \leq y$ and $Fy+z \in D$, then $Fx+z \in D$. And whenever $Fx+y \in D$, $y \leq z$, then $Fx+z \in D$. (Proof: Thm12 and Thm06).

Theorem 13.- In any q.t.a., $Lx+(xIy) \in D$ for any x and $y \in A$. (Proof: Thm12, df of D , Thm02, (13), and T40 of Thm01.) *Corollary:* $Fx+(FxIy) \in D$. (Proof: T21 and T23 of Thm01).

Theorem 14.- Let $/xCy/$ be defined as $/Fx+y/$. Then, in any q.t.a., the following hold: (C1) $xC(yCx) \in D$ (C2) $xC(CyCz)C(xCyCxCz) \in D$ (C3) $xCOCOCx \in D$ (Proof: for (C1): 3dCorol of Thm04, T18, T28, T12 and T36 of Thm01. For (C2): 3dCorol of Thm04, T18, T28 and T36, T12 and T26 of Thm01, and 4thCorol of Thm04. For (C3): 3dCorol of Thm04 and T18, T05, T21 and T23 of Thm01).

1st Corollary: Let $\langle A, \theta \rangle = A$ be a q.t.a., and let θ be a $\langle 0, ., +, F \rangle$ -congruence on A . Then A/θ is a Boolean algebra. (Proof: in A , for any x and y (taking $p \theta q$ as meaning: p is congruent with q modulo θ), $(x+y)\theta(xCOy)$ and $(x.y)\theta(xCO+(yCO)CO)$. Of course, the unit element of A/θ is the cokernel of θ .) *2d Corollary:* Let Lc be a system $\langle V, F \rangle$, where V is a set of symbols and F is a set of formulas generated from those symbols in accordance with some rules of formation; and let V contain only, in addition to sentential variables, these four symbols: '0', 'F', '+', '.'; so that, if "p" and "q" $\in F$, then '0', "p+q", "p.q" and "Fp" $\in F$. Let: A be a q.t.a. Let's define a valuation from Lc into A as a mapping, v , carrying formulas of Lc into elements of A and such that, for every "p" and "q" $\in F$, $v(0)=0$, $v(Fp) = F(v(p))$, $v(p+q) = v(p)+v(q)$, and $v(p.q) = v(p).v(q)$ (no equivocality is warranted concerning our twofold use of '0', 'F', '+', and '.' both as symbols of Lc and as operations of A). Then a formula, "p", of Lc is said to be valid in A iff every valuation v from Lc into A is such that $v(p) \in D$. A formula of Lc is said to be valid iff it is valid in every q.t.a.

Then a formula of Lc is valid -in accordance with the foregoing characterization- iff it is a theorem of (a system of) classical logic, i.e. of truth-functional two-valued logic. Proof: (If) is an immediate corollary of Thm14.

(Only if): Suppose that some formula of Lc , "p", is valid -in accordance with our definition above- without being a theorem of classical logic; the validity of "p" depends not on what values are assigned to the sentential variables lying in "p", but only on the regulations laid down as regards the symbols '+', '.', 'F' and '0'; thus every q.t.a. A is such that for every valuation v from Lc into A , $v(p) \in D$ in virtue of some property or other of at least one of

those four operations. So, we can form a sentential calculus on L_c having as its axioms the ones of any classical system plus "p", and as its rules of inference modus ponens and substitution. But -as is well-known, from the completeness of classical sentential logic- such a calculus would be *deliquescent*, i.e. such that for every formula "q" of L_c , "q" would be a theorem of the envisaged calculus. But that would entail that in any q.t.a. every $x \in A$ was such that $x \in L$, which is downright false, since there are q.t.a. with more than one element, and in any such q.t.a. $0 \notin D$.

Theorem 15.- In any q.t.a. $x DyC(xC(xDy)) \in D$ and $xC(xDy)C(xDy) \in D$. The proof as regards the former polynomial is straightforward in virtue of 3dCorol of Thm04 and T18,T28 and T12 of Thm01. As regards the latter polynomial, the proof uses Thm14, Thm13 (plus T23 of Thm01), as well as the 2dCorol of Thm05.

Theorem 16.- In any q.t.a. $x.y \in D$ iff both $x \in D$ and $y \in D$. (Proof: either via Thm14 or via T14, T17 and T44 of Thm01).

Theorem 17.- In any q.t.a., $xC(y.z) = xCy.(xCz)$; $xC(y+z) = xCy+(xCz)$; $x+yCz = xCz.(yCz)$; $x.yCz = xCz+(yCz)$. (Proof: the equalities proved in Thm01).

Theorem 18.- In any q.t.a., $xIy.(xIz)C(yIz) \in D$. (Proof: Thms 16&17,(12), the equations of Thm01, the Corol of Thm02, as well as (11), Thm12,Thm06,Thm07).

Theorem 19.- In any q.t.a., both $HxC(HxIx)$ and $FxC(FxIx) \in D$. (Proof: Thms 18&01, (13), Thms02,04,16, 17&18.) *Corollary:* $HxDx, FxDNx, xDLx \in D$. (Pr:Thm01&15)

Theorem 20.- In any q.t.a. the following hold: $xDy = xNyDNx$; $xDy+(yDx) \in D$; $xDyC(xCy) \in D$; $xD(y+z) = xDy+(xDz)$; $xD(y.z) = xDy.(xDz)$; $x.yDz = xDy+(xDz)$; $x+yDz = xDy.(xDz)$; $x.yDx \in D$; $xDy.(yDx) = xIy$; if p and q are polynomials formed with + and/or . only, out of equivalential or implicational polynomials -i.e. of polynomials of the form rIs or rDs, respectively- then, both $pCqC(pDq)$ and $pCq.(qCp)C(pIq) \in D$. For brevity sake, I omit the proof of this theorem, as well as the ones of other theorems below.

Theorem 21.- In any q.t.a. there is just one fixpoint for N, viz, $\frac{1}{2}$. Proof: Suppose there are two such fixpoints, $\frac{1}{2}$ and, say, e. Then, $e = Ne$; thus, in virtue of Thm20: $eD\frac{1}{2}+(\frac{1}{2}De) \in D$. Hence, $eD\frac{1}{2}+(NeD\frac{1}{2}) \in D$, and consequently $eD\frac{1}{2} \in D$. We likewise prove $\frac{1}{2}De \in D$. Whence it follows that $\frac{1}{2}e \in D$, and accordingly $\frac{1}{2}=e$.

Theorem 22.- In any q.t.a. all the following elements are dense, i.e. members of D: $xDNxDNx, NxDNxDx, xIxI(yIy), xDyDN(x.Ny), xDN(xDNx), N(xDNx), xDyDN(xDny), xDyDN(yDNx), xDyDN(NxDy), xDyDN(yDx), xDyD(xDnyDNx), xDyD(xDN(xDny)), xDN(xDSy), xDSyDNx, SxDNSy$. Furthermore, if p is a polynomial wherein there is an occurrence of x, let q be the result of replacing that occurrence of x in p by an occurrence of y; then $p.NqDN(xIy) \in D$. This I call the *principle of distinction*.

Theorem 23.- The system of postulates set out hereinabove is equivalent to several systems of postulates, wherein, instead of defining $\frac{1}{2}$ as I11, we take $\frac{1}{2}$ as a primitive, and we replace every occurrence of $\frac{1}{2}$ in postulates (14)&(16) by an occurrence of I11, and then we add, from the postulates below: either both (h01) and (h02); or else both (h01) and (h03); or else both (h01) and the principle of distinction; or else both (h01) and (h04), even deleting (10); or else both (h01) and (h05), even deleting (10); or else both (h01)&(h06); or else both (h01)&(h07).

(h01) $N(xIx)D(xIx) \in D$ (h02) $xDNxDNx \in D$
(h03) $xDyDN(x.Ny) \in D$ (h04) $xDyDN(xDny) \in D$

(h05) $xDyDN(yDx) \in D$ (h06) $xDyD(xDN(xDny)) \in D$
(h07) $xDSyDNx \in D$ (Incidental Comment.- Let's call *Heracleitian algebra* any Stone algebra with an equivalential operation satisfying such postulates as (02),(04) -if the algebra contains a topological operation like H-, (09),(11),(12),(13),(14) and $xDy+(yDx) \in D$, provided it also satisfies the postulate $xIx = N(xIx)$. Every q.t.a. is an Heracleitian algebra. Philosophically, that means that *within* a q.t.a. selfequivalence is as true as untrue, which, as I have it, is Heracleitus' principle.)

§4.- THE FILTER OF DENSE ELEMENTS D

The Glivenko filter of dense elements enjoys a privileged role in any Stone algebra. Since any q.t.a. is an extension of a Stone algebra, we need to go into the Glivenko filter's properties in qq.tt.aa

Moreover, as against *alethic maximalism* which withholds the label of *true* from whatever is not completely or absolutely true -a stand taken both by classical logic upholders and by such fuzzy-set theorists as feel bound to junk the principle of excluded middle-, my approach relies on the *principle of endorsement*, to be: whatever is more or less true is true. Thus, according to my lights the filter D of dense elements is the truth-filter. Whatever corresponds to a dense element is more or less true; hence, it's true (*tout court*). Being true is by no means the same as being downright or wholly true. However, the truth filter is negation-inconsistent. There are mutually contradictory truths.

Theorem 24.- In any q.t.a., $D = \{x \in A: xI0=0\}$. (Proof: if $xI0=0$, then $Fx=0$, in virtue of (13). On the other hand, in virtue of (12) $F(xI0)+Fx \in D$ (see proof of Thm08); thus, if $Fx=0$, $F(xI0) \in D$, hence $L(xI0) = 0$, hence $xI0=0$, since, for any z, $z \in Lz$ -cf. Corol of Thm19). *Corollary:* $D = \{x \in A: 0 < x\}$

Theorem 25.- In any q.t.a. a is the smallest dense element, i.e. the least element of D. Let's split the proof: First, we prove that a is dense, as follows: $FaC(aI0) \in D$, in virtue of (13), Thm02 and T23 of Thm01. Now, $aI0C(NxIx) \in D$, for every x, in virtue of (02),(05),(20) and Thm12. In virtue of (21) that entails that $aI0C(xIa+(xINa)) \in D$ which can be easily proved to be equivalent to $aI0C(xI0+(NxI0)) \in D$ whence it follows that $aI0C(\frac{1}{2}I0) \in D$ and $aI0C(\frac{1}{2}I1) \in D$ which, in virtue of Thm16&17, entails that $aI0C(\frac{1}{2}I0..I1) \in D$. Now, in virtue of Thm18, $\frac{1}{2}I0.(\frac{1}{2}I1)C(OI1) \in D$. Applying Thm06 to the results just reached, we get at $FaC(OI1) \in D$. Since 1 is dense, that means -in virtue of Thm24- that $FaC0 \in D$, and thus $Ffa \in D$; therefore $a \in D$.

Now, we sketch the proof of every dense element, x, being such that $a \leq x$, which in virtue of $\frac{1}{2}$ being an ordering relation, entails that a is a lower bound of D. In virtue of (16),(20),(06) and T32 of Thm01, we have that $1Dx+(xDn1+(1IN(Nx^n1))) \in D$, whence it follows that $NxC(xDn1) \in D$, so $xC(aDx) \in D$, since $Nn1 = a$. Suppose $x \in D$; then, in virtue of 2d Corol of Thm05, $aDx \in D$, which means that $a \leq x$, in virtue of (09). *1st Corollary:* $D = \{x \in A: aDx = \frac{1}{2}\} = [a] = \{x \in A: F(aDx)=0\}$. Accordingly, in any q.t.a. D is the *principal filter* generated by m0. *2d Corollary:* $0 < a$. (Proof: Corol of Thm24).

Theorem 26.- In any q.t.a. with more than one element, < is a strict ordering relation, i.e. transitive and asymmetric. (Proof: Since any q.t.a. has a 1, if it has at least two elements, then $1 \neq 0$. Moreover, $\frac{1}{2} \neq 0$ and $\frac{1}{2} \neq 1$, since $\frac{1}{2} = N\frac{1}{2}$. Suppose now that $x < y$ and $y < z$. Then we have: $x+y = y$, $z = z+y$; thus, since

$xIz \geq x+yI(z+y)$ (T30 of Thm01), we conclude that $xIz \geq yIz$; whence it follows $xIz=0$; therefore, $x < z$. Thus, we've proved that $<$ is transitive. That $<$ is asymmetric is shown as follows: suppose $x < y$ and $y < x$; then $x < y$ and $y < x$, and $xIy=0$; so, $x=y$, but $xIy=0$, i.e. $0=0$, which blatantly runs counter to our previous result, viz. $0 \neq 0$ (in any q.t.a. with more than one element)

Theorem 27.- In any q.t.a. with more than one element, its *rank*, i.e. the convex set $\{x \in A: a < x < Na\}$ -which we'll abbreviate as T -satisfies neither the descending chain condition nor the ascending chain condition. **Proof:** as shown on top of the proof of Thm26, $0 \neq 1$; thus $0 \neq 1$, since $1=N1$. But $1 \in T$ in virtue of (22). Since $1=N1$, we have that $S1=1$, and $S1Ia=0$; thus, $F(S1Ia)=1$, and consequently $fS1 = 1 \in T$; but of course T is a subset of D . In virtue of (23) and T12 of Thm01, $F(1IX1) \in D$, so $1IX1=0$. Since, for any y and z , y^*z^*y (in virtue of (07)), $Xx \leq x$, so $X1 \leq x$; therefore $X1 < 1$. Now, for every x and y , if $x, y \in T$, $x^*y \in T$, in virtue of (08), (16), (07). Accordingly, $X1 \in T$, whence it follows that $XX1 < X1$ and $XX1 \in T$, and so on (the result is generalized by mathematical induction). Thus, we get at a descending chain: $1, X1, XX1, XXX1, \dots$. The chain has a g.l.b., to wit: $a=m0$. But of course a doesn't belong on the chain; thus, the chain has no minimal element. Therefore T is not Noetherian and the algebra under consideration is not Noetherian either. Furthermore, let's definitionally introduce $/Kx/$ as follows: $/Kx/ \text{ eq } /NXNx/$. Then, it can in the same way be shown that T doesn't satisfy the ascending chain condition, since T contains this ascending chain: $1 < K1 < KK1 < KKK1 < \dots$. The l.u.b. of that chain is $Na=n1$, which is not a member of T . **Corollary:** Any q.t.a. wherein there are at least two elements comprises infinitely many elements, such that for any two of them x and y , $x < y$.

Theorem 28.- Every q.t.a. is strongly pseudoatomic. **Proof:** Let's definitionally introduce an operator δ as follows: $/x\delta y/ \text{ eq } /x\delta y.F(xIy)/$. It can very easily be proved that $x\delta y \in D$ iff $x < y$, and that $x < y.z$ iff both $x < y$ and $x < z$; and that $y+z < x$ iff both $y < x$ and $z < x$.

Let's now definitionally introduce two new operations as follows: $/\delta x/ \text{ eq } /L(NxIa+fSx+H(x+Nx)).nx/$ $/\delta x/ \text{ eq } /L(xIa+fSx+H(x+Nx)).mx+L(xINa)/$. Then, it can be proved that, for any x , $\delta x \leq x$, and $x \leq \delta x$, and $\delta x \delta x$. $(\delta x)(y.z) = (y+z \delta x)C(yIz) \in D$. Therefore, $\delta x < \delta x$; and, if $\delta x < y.z$ -if, that is, $\delta x < y$ and $\delta x < z$ - and $y+z < \delta x$ -if, that is, $y < \delta x$ and $z < \delta x$ -, then $y=z$. Accordingly, every q.t.a. is strongly pseudoatomic. (Notice that we have not proved that, for every x , $\delta x < x$, nor that $x < \delta x$. That is not the case: $\delta Na = Na$, while $\delta a = a$. And there are many other elements x such that either $x = \delta x$ or $x = \delta x$; whenever $fSx \in D$, then $\delta x = \delta x$ and $\delta x = \delta x$).

§5.- MORPHISMS AND CONGRUENCES

Theorem 29.- Let h be a morphism from a q.t.a., A , into another q.t.a., A' . Let δ be the fixpoint of N in A , and δ' the fixpoint of N in A' . Then $h\delta = \delta'$. **(Proof:** $Nh\delta = hN\delta = h\delta$; thus, $h\delta$ is a fixpoint of N in A' . Since the fixpoint of N in any q.t.a. is unique -in virtue of Thm21-, $h\delta = \delta'$.)

Theorem 30.- Let θ be a congruence on a q.t.a., A . Then: $(xIy)\theta$ iff $x\theta y$. **(Proof:** (Only if): Since θ is a congruence, let's define an epimorphism, ϕ , of A onto A/θ such that $\phi(x) = [x]_\theta$. If $(xIy)\theta$, $\phi(xIy) = \phi\delta = \phi xI\phi y$; thus, since, in virtue of Thm29, $\phi\delta$ is the only fixpoint of N in A/θ , $\phi x = \phi y$, which means that $[x]_\theta = [y]_\theta$, and therefore $x\theta y$. (If): If $x\theta y$,

then $(xIy)\theta(yIy)$; now, $yIy = \delta$. **1st Corollary:** Let θ be a congruence on a q.t.a., A . Then, $x\theta Nx$ iff $x\theta \delta$. **(Proof:** (If) is obvious. (Only if) follows from the theorem plus the fact that in any q.t.a. $xINx = xI\delta$.) **2d Corollary:** Let h be a morphism from a q.t.a., A , into another q.t.a., A' . Then, $h(x)=h(y)$ iff $h(xIy) = \delta'$, δ' being the only fixpoint of N in A' .

Theorem 31.- No congruence $\theta \neq 1$ on a q.t.a., A , with more than one element is such that $x\theta y$ while $x < y$. **(Proof:** If $x\theta y$, then, in virtue of Thm30, $xIy\theta \delta$; now, if $x < y$, then $xIy=0$, then $\delta \neq 0$, which entails that $\theta = 1$, against the hypothesis). **1st Corollary:** Every congruence $\theta \neq 1$ on a q.t.a., A , comprising more than one element has infinitely many congruence classes. **(Proof:** Corol of Thm27). **2d Corollary:** Let h be a morphism from a q.t.a. $A = \langle A, \theta \rangle$ into another q.t.a. A' . Let $x, y \in A$ and $x < y$. Then, if $hx=hy$, A' comprises just one element, $0'$ -and consequently h is an epimorphism such that, for any $x \in A$, $hx=0'$.

DEFINITIONS.- A q.t.a. will be said to be *scalar* iff it's totally ordered by $<$. A q.t.a. will be said to be *equationally scalar* iff for any x, y , either $xIy=0$ or else $xIy=\delta$.

Theorem 32.- For any q.t.a., A , the following are equivalent: 1) A is scalar; 2) A is equationally scalar; 3) For any two members of A , x and y , either $x=y$ or $x < y$ or $y < x$; 4) There is no $x \neq 0$ such that $Fx \neq 0$. **(Proof:** 1)+2). Let $x \leq y$. If $0 \neq xIy \neq \delta$, neither $a \leq xIy$ (since, for any u and v , $uIv \in D$ iff $uIv=\delta$) nor $xIy \geq a$, since, for any u and v , $u \leq v$ iff $uDv \in D$, and $xIy \geq a$ iff $xIy \in D$; thus, were $xIy \geq a$, $F(xIy) \in D$, and so $xIy=0$. 2)+3). Let's suppose that $xIy=0$ but that neither $x < y$ nor $y < x$. Then neither $x \leq y$ nor $y \leq x$; hence $x+yIy \neq \delta$ and $x+yIx \neq \delta$; therefore -since A is equationally scalar- $x+yIy=0=x+yIx$, whence it follows that $xDy+(yDx)=0$. Now, in virtue of Thm20, that result is impossible. 3)+4). Suppose there is an $x \neq 0$ such that $Fx \neq 0$. Then $x \neq a$, hence either $x < a$ or $a < x$; the latter is impossible, since otherwise x would be dense (Thm 25). But $x < a$ entails $x=0$. Thus, the hypothesis was impossible. 4)+1). If there is no $x \neq 0$ such that $Fx \neq 0$, then for no x and y is it the case that, while $xDy \neq \delta$, $xDy \neq 0$. Then either $xDy=\delta$, which means that $x \leq y$, or else $xDy=0$, which entails (see Thm20, wherein it's said that $xDy+(yDx) \in D$) that $yDx \in D$, which in turn entails $y \leq x$.)

Theorem 33.- Let A be a scalar q.t.a. and let A' be a nonscalar q.t.a. Then there is no epimorphism from A onto A' . **(Proof:** Suppose there is an epimorphism $A \rightarrow A'$, h . Now, in any q.t.a. $x < y$ iff $x\delta y = \delta$. Suppose that there are two noncomparable elements of A' , x' and y' , and that there are two elements of A , x and y , such that $hx=x'$ and $hy=y'$. Now, in virtue of Thm 32, either $x\delta y = \delta$ or $y\delta x = \delta$. Suppose the former. Then $h(x\delta y) = h\delta$. But, according to Thm29, $h\delta = \delta'$, i.e. the fixpoint of N in A' . Thus $hx\delta y = \delta'$, i.e. $x'\delta y' = \delta'$, which means that $x' < y'$, which runs counter to the hypothesis.)

Theorem 34.- Any morphism from a scalar q.t.a. A into another q.t.a. A' , is a monomorphism, unless A' comprises just one element. **(Proof:** Thms 31&32.)

Theorem 35.- The free algebra with r generators (for any $2 \leq r$) associated with the class of qq.tt.aa. is a nonscalar q.t.a. **(Proof:** Since all postulates (01) thru (24) are either identities or conditional identities -which is the case as regards (09)-, the class Γ of qq.tt.aa. is closed with respect to formation of subalgebras and direct products. Therefore, according to Birkhoff's proof, $F_r(\Gamma)$ (i.e. the free algebra

with r generators associated with $\Gamma \in \Gamma$, which entails that $F_r(\Gamma)$ is a free q.t.a. (To be sure, $F_r(\Gamma)$ is a subdirect product of subalgebras of all qq.tt.aa.) That $F_r(\Gamma)$ is nonscalar is proved like this: by construction, $F_r(\Gamma) = W_r(Q\tau)/\theta(\Gamma)$, where: $W_r(Q\tau)$ is the free word algebra with r generators on $Q\tau$, i.e. on the set of operations of qq.tt.aa., viz $\langle 1, N, H, n, +, \cdot, I \rangle$; and $\theta(\Gamma)$ is a congruence on $W_r(Q\tau)$ constructed as follows: let Δ be the set of functions δ from the set of r generators of $W_r(Q\tau)$ into (the set of members of) any q.t.a., defining, for any polynomial $p(x^1, \dots, x^r)$, $\delta p / \text{eq} / p(\delta x^1, \dots, \delta x^r)$, then we let $\delta p / \text{eq}$ mean that $\delta p = \delta q$ for every $\delta \in \Delta$. By construction, every such δ is a morphism. θ is the intersection of the kernels of all those morphisms; thus, the only identities holding in $F_r(\Gamma)$ are the ones that are bound to obtain in virtue of the 24 postulates. Now, for any $y, x \in T$ (for any two elements, y, x , of the trunk) of any q.t.a. A , we do know, in virtue of (23), that $x \cdot y < x \cdot y$, and that $x \cdot y < K(x \cdot y)$; but whether or not $x \cdot y \leq K(x \cdot y)$ is not settled by the 24 postulates. Nor do those postulates determine whether or not, for any $x, y \in T$, $K(x \cdot y) \leq x \cdot y$, whether or not $Kx \leq x$; in fact, those postulates entail no reduction of iterated or piled up operations K , and X , or of any of them confronting \sim or \dagger , where $\dagger y / \text{eq} / N(Nx \cdot Ny)$. *Corollary:* There is no epimorphism from any scalar q.t.a. onto $F_r(\Gamma)$, where Γ is the class of qq.tt.aa. (Proof: Thm33)

§6.- SOME EXAMPLES OF QQ.TT.AA.

First, I'm going to construct a scalar q.t.a. as follows. Let's take the set of standard integers, Z . For any such integer, x , nx is: $x-1$, if $x \equiv 0 \pmod{3}$; $x-2$, if $x \equiv 1 \pmod{3}$; x , if $x \equiv 2 \pmod{3}$. For any two standard integers, x and y such that $x \cdot y$, $x \cdot y$ will be $x-3$.

We now add to the standard integers two nonstandard natural numbers whatever, say: ∞ and $\infty \ominus 1$ - where \ominus is addition-, as well as their respective negative counterparts, $-\infty$ and $-(\infty \ominus 1)$; the union of Z with the set of those four nonstandard integers will be called the set of pseudointegers. For each pseudointeger, x , Nx is defined as $-x$; moreover, for any two pseudointegers, x and y , $x+y$ is defined as $\max(x, y)$. If $x = \infty = y$, then $x \cdot y = x$. If $x = \infty$ and y is a standard integer congruent with either 0 or 1, modulo 3, then $x \cdot y = y \cdot x$ is $y-1$, if $y \equiv 0 \pmod{3}$, but $y-2$ if $y \equiv 1 \pmod{3}$. If $x = \infty$ and y is a standard integer congruent with 2 modulo 3, then $x \cdot y = y \cdot x = y$.

Let x be $-\infty$ and $x \cdot y$; then $x \cdot y = y \cdot x = x$. Finally, if $x = \infty \ominus 1$, then $x \cdot y = y \cdot x = y$ while, if $x = -(\infty \ominus 1)$, then $x \cdot y = y \cdot x = x$. If $x = \infty \ominus 1$, then $nx = \infty$; if x is either ∞ or $-(\infty \ominus 1)$, $nx = x$.

The operation H is defined as follows: if $x = \infty \ominus 1$, then $Hx = x$; otherwise, $Hx = -(\infty \ominus 1)$. The operation I is defined like this: if $x = y$, then $xIy = 0$; otherwise, $xIy = -(\infty \ominus 1)$. The algebraic unary operation 1 has as its value, for any argument, $\infty \ominus 1$.

The set of pseudointegers, \tilde{Z} with those operations defined thereon is a scalar q.t.a. For any $n \geq 2$, the direct product \tilde{Z}^n is a nonscalar q.t.a.

Another q.t.a. is the set of alethic numbers, i.e. the interval of hyperreals $[0, 1]$ constructed as follows: let's take all real numbers and add any nonstandard positive integer, say ∞ . Then we take as the set of alethic numbers such x , $0 \leq x \leq 1$, as are either a standard real, or else the result of either adding $1/\infty$ to, or subtracting $1/\infty$ from a standard

real. The operations on that set of alethic numbers are defined as follows: $x+y = \max(y, x)$; $Nx = 1-x$; 1 (the algebraic nullary operation) = 1 (the real number); $Hx = 1$ iff $x = 1$, otherwise $Hx = 0$; if x is either a standard $\neq 0, y$, or $y \ominus (1/\infty)$, where y is standard, provided $y \neq 0$, then $nx = y - (1/\infty)$; otherwise, $nx = x$; if x and y are standard, then $x \cdot y = x \cdot y$; if one among x, y is either a standard $u \neq 0$, or $u \ominus (1/\infty)$, u being standard, while the other = $z \ominus (1/\infty)$, z being standard, then $x \cdot y = (u \cdot z) \ominus (1/\infty)$; if either x or y is 0, then $x \cdot y = y \cdot x = 0$; if $x = Nn1$, and $y \neq 0$, then $x \cdot y = y \cdot x = x$; the remaining case is the one wherein one among x, y is $u - (1/\infty)$, u being a standard while the other among x, y is either v , or $v \ominus (1/\infty)$, or $v - (1/\infty)$, $v \neq 0$ being standard; then $x \cdot y = (u \cdot v) - (1/\infty)$. Finally, $xIy = \dagger$ iff $x = y$; otherwise, $xIy = 0$. Of course, any direct product of \tilde{A} (\tilde{A} being the algebra of alethic numbers) is a q.t.a. \tilde{A} is a scalar q.t.a. And, to be sure, the direct product $\prod_{t \in T} (A_t)$, where every $t \in T$ is either \tilde{A} or \tilde{Z} , or any other q.t.a. for that matter, is a nonscalar q.t.a., too.

§7.- THE SYSTEM OF TRANSITIVE LOGIC Ap

Another q.t.a. is the Tarski algebra of classes of formulas of the sentential calculus Ap , which is defined as follows. Ap is a structure $\langle V, F, T, R \rangle$ where: V is its vocabulary; F , the set of its formulas; T , a proper subset of F , viz the class of theorems; and R a set of one inference rule. $V = \{a, H, \dagger, \sim, I, (\cdot)\}$. F is determined by these rules: 1. $a \in F$ 2. If " p " $\in F$ and " q " $\in F$, then " $p \dagger q$ ", " $p \cdot q$ ", " pIq ", " Hp " $\in F$. The letters ' p ', ' q ', etc. are used as schematic letters. In restoring omitted parentheses, a dot written immediately following an occurrence of a two-place functor stands for a left parenthesis whose right mate is to be placed as far to the right as possible. Remaining ambiguities are dispelled by associating leftwards. We'll avail ourselves of the 17 following abbreviations: $\dagger Np / \text{eq} / p \dagger p /$
 $\dagger \dagger / \text{eq} / aIa /$ $\dagger Fp / \text{eq} / Hnp /$
 $\dagger 0 / \text{eq} / N(aI \dagger \dagger F(\dagger IN \dagger)) /$ $\dagger 1 / \text{eq} / N0 /$
 $\dagger p \dagger q / \text{eq} / N(p \dagger q) \dagger 1 /$ $\dagger pCq / \text{eq} / Fp \dagger q /$
 $\dagger p \cdot q / \text{eq} / N(Np \dagger Nq) /$ $\dagger pDq / \text{eq} / q \cdot pI p /$
 $\dagger Sp / \text{eq} / p \cdot Np /$ $\dagger np / \text{eq} / p \cdot Na /$ $\dagger mp / \text{eq} / NnNp /$
 $\dagger Xp / \text{eq} / p \cdot p /$ $\dagger Lp / \text{eq} / Np /$ $\dagger Yp / \text{eq} / pIa \cdot p /$
 $\dagger fp / \text{eq} / F \cdot p /$ $\dagger p \dagger q / \text{eq} / pDq \cdot F(qDp) /$

READINGS: a : The infinitesimally true or real exists
 $p \dagger q$: Neither p nor q . $p \cdot q$: Not only p but also q .
 pIq : It's as true that p as that q . \dagger : The fact that p is equivalent to the fact that q . Np : It's not the case that p . \dagger : The equally true and false exists. 0 : The totally false exists. \dagger : The completely false is true. 1 : The Truth exists (\dagger is true) \dagger Reality or Existence itself exists.
 $p \dagger q$: (Either) p or q . $p \cdot q$: p and q . pDq : The fact that p implies the fact that q . \dagger : It's at most as true that p as that q . Sp : It's both true and false that p . \dagger : It neither is nor fails to be the case that p . pCq : p only if q . \dagger : If p , (then) q . np : It's overtrue that p . mp : It's (very) much like true that p . Xp : It's very true that p . Lp : It's more or less true that p . Yp : It's infinitesimally true that p . fp : It's somewhat true that p . $p \dagger q$: It's less true that p than that q . Hp : It's completely (=utterly=altogether=wholly=totally) true that p . Fp : It's not at all (=by no means) the case that p .

Now, let's come to T : T is the smallest subset of F which comprises every substitution-instance of any one of the following five axiom-schemata and that is

closed for the only rule belonging to R , to wit: *Modus ponens*, i.e.: $p \rightarrow q, p \vdash q$

AXIOM-SCHEMATA

In these axiom-schemata all schematic letters are unrestricted except in A2, wherein "r" is to differ from "s" at most in that $n(0 \leq n)$ occurrences of "q" lying in "s" are replaced in "r" by respective occurrences either of "p" or of "NNp".

- A1 $p \rightarrow q \rightarrow p$ A2 $p \rightarrow q \rightarrow p \rightarrow q$
- A3 $p \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow q) \rightarrow (p \rightarrow r)$
- A4 $(p \rightarrow q) \rightarrow (p \rightarrow r) \rightarrow (p \rightarrow (q \rightarrow r))$
- A5 $p \rightarrow (q \rightarrow p) \rightarrow (p \rightarrow q) \rightarrow (p \rightarrow r) \rightarrow (p \rightarrow r)$
- A6 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A7 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A8 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A9 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A10 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A11 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A12 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A13 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A14 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A15 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A16 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A17 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A18 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A19 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A20 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A21 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A22 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A23 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A24 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A25 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A26 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A27 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A28 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A29 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A30 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A31 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A32 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A33 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A34 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A35 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A36 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A37 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A38 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A39 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A40 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A41 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A42 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A43 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A44 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A45 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A46 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A47 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A48 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A49 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A50 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A51 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A52 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A53 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A54 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A55 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A56 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A57 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A58 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A59 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A60 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A61 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A62 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A63 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A64 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A65 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A66 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A67 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A68 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A69 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A70 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A71 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A72 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A73 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A74 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A75 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A76 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A77 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A78 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A79 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A80 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A81 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A82 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A83 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A84 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A85 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A86 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A87 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A88 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A89 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A90 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A91 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A92 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A93 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A94 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A95 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A96 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A97 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A98 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A99 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$
- A100 $(p \rightarrow q) \rightarrow (q \rightarrow r) \rightarrow (p \rightarrow r)$

The Tarski algebra of classes of formulas of Ap is formed by identifying $[p]$ with $[q]$ iff "pIq" is a theorem of Ap . The operations on that algebra are defined as is usual for other Tarski algebras of classes of formulas. Moreover, the Tarski algebra of classes of formulas of Ap is provably isomorphic with $F_2(\Gamma)$, Γ being the class of qq.tt.aa. So validity for Ap is very easy to establish: A valuation v of Ap is a mapping $F \rightarrow A$, where A is any q.t.a., provided: $v(a) = m0$; $v(Hp) = Hv(p)$; $v(p \rightarrow q) = Nv(p) \rightarrow Nv(q)$; $v(p \rightarrow q) = v(p) \rightarrow v(q)$; $v(pIq) = v(p) \rightarrow v(q)$. A formula "p" $\in F$ is valid iff every valuation of Ap , v , is such that $v(p) \in D$, the respective set of dense elements of the algebra in which the range of v is included. (I suppose no ambiguity arises from our twofold use of symbols, as functors of Ap and as operations of any q.t.a.) Accordingly, Ap is both sound and complete.

§8.- TRANSITIVE ALGEBRAS PROPER

A transitive algebra, t.a. for short, is an algebra $\langle A, T \rangle = A$ where $T = \langle 1, B, N, H, n, +, \rightarrow, I \rangle$ such that: 1) $\langle A, \langle 1, N, H, n, +, \rightarrow, I \rangle \rangle$ is a q.t.a.; 2) B is a unary operation and the following postulate holds for every $x \in A$:

(25) Either $x + a = x \rightarrow Bx$; or else: $a \rightarrow x \neq a$ and $Bx = 0$.

Since the class of tt.aa., TA , is defined through an identity-disjunctive postulate, it's not closed for the formation of direct products; the free algebra with $r \geq 2$ generators associated with TA is not a t.a., as we're going to see.

DEFINITION.- An identity algebra is an algebra $\langle A, \langle F, \rightarrow, +, II \rangle \rangle$ such that: $\langle A, \langle F, \rightarrow, + \rangle \rangle$ is a Stone algebra, and, for any $x, y \in A$: $F(xIIy) = 0$ iff $x = y$; and otherwise, $xIIy = 0$.

Lemma 1.- Every t.a. is an identity algebra. Proof: let's definitionally introduce the operation II in any t.a. as follows: $xIIy / \text{eq} / B(xIy) /$. Then, applying Thm25, we know that $a \rightarrow xIy$, i.e. $xIy + a = xIy$ iff $xIy \in D$. But, in virtue of (25) $a \rightarrow xIy$ entails that $xIy = xIIy$. In virtue of Corol of Thm10, $xIy \in D$ iff $x = y$; thus, if $x = y$ then $xIIy \in D$. On the other hand, if $xIy \notin D$, which in virtue of Corol of Thm10 happens iff $x \neq y$, then, in virtue of Thm25, $a \rightarrow xIy$; i.e. $xIy \neq a$, which in turn entails, in virtue of (25), that $xIIy = 0$. Therefore: $xIIy = \frac{1}{2}$ iff $x = y$; and $xIIy = 0$ iff $x \neq y$. That completes the proof, since $F \frac{1}{2} = 0$.

Lemma 2.- Every identity algebra is simple, which means that it has only two congruences 1 and ω . Proof: suppose $x \theta y$. Then $(xIIx) \theta (xIIy)$. Since $xIIx \in D$, then, if $xIIy = 0$, $\theta = 1$ (in virtue of a well-known fact about Stone algebras, viz that the only congruence θ such that, for at least some dense element x , $x \theta 0$ is the universal congruence 1 , since, if x is dense and $x \theta 0$, then $Fx \theta F0$, i.e. $1 \theta 0$); hence, if $(xIIx) \theta (xIIy)$ and $\theta \neq 1$, then $xIIy \neq 0$, so $x = y$; there-

fore, if $x \theta y$ and $x \neq y$, $\theta = 1$.

Theorem 36.- Every t.a. is simple.

1st Corollary: Every t.a. is subdirectly irreducible

Proof: cf. Theorem I/3 of Balbes & Dwinger.

2d Corollary.- ANY morphism from a t.a. into another is an embedding. Therefore, every epimorphism of a t.a. onto another is an isomorphism.

Theorem 37.- The free algebra with $r \geq 2$ generators associated with TA is not a t.a. Proof: The only identities that hold in that free algebra, $F_r(TA)$, are the ones that hold in all and every t.a. Hence, for some polynomials, p and q , such that in some but not in all tt.aa. $p = q$, it is in $F_r(TA)$ the case that $p \neq q$; therefore, were $F_r(TA)$ a t.a., $pIIq = 0$. But that is impossible, since then some equation would hold in $F_r(TA)$ that did not hold in every t.a. Consequently, $F_r(TA) \notin TA$.

Theorem 38.- Every scalar q.t.a. is a t.a. wherein Bx is trivially "defined" like this: $Bx / \text{eq} / x /$. And, conversely, a t.a. such that, for every x , $Bx = x$, is a scalar q.t.a. Proof of the first part: (25), Thm32&35. Proof of the second part: in such an algebra $xIy = xIIy$; but, for any x and y , $xIy =$ either $\frac{1}{2}$ or 0 . Then we apply Thm32.

1st Corollary: Every direct product $\prod_{t \in T} (A_t)$ of a family (A_t) a scalar qq.tt.aa. can be made into a t.a. by adding thereto an additional operation B as follows: $Bx = x$ if, for every projection-function p_t , $p_t(x)$ is a dense element of A_t ; and otherwise, $Bx = 0$.

2d Corollary: Let A be a t.a. and let A' be a sub-algebra of A whose carrier, A' , is such that, for every $x \in A'$, $x = Bx$. Then, A' is a scalar q.t.a. (Notice, though, that that by no means entails that a t.a. whose set of generators is such that, within that set, $x = Bx$ for every x is a scalar q.t.a. For, even if $x = Bx$ and $y = By$, it may be the case that $xIy \neq xIIy$.)

THE SYSTEM OF TRANSITIVE LOGIC A_j

A_j is Ap adding to its vocabulary the one-place functor 'B'; and adding one additional axiom-schema and an additional inference-rule, the assertion-rule, viz: $p \vdash Bp$. The additional axiom-schema is: A6 $B(p \rightarrow q) \rightarrow Bp \rightarrow Bq$

A valuation of A_j will be a mapping, v , of the set of formulas of A_j into any t.a., A , which is like a valuation of Ap and, besides, is such that $v(Bp) = Bv(p)$. Of course, a formula "p" of A_j is valid iff every valuation, v , of A_j is such that $v(p) \in D$. With that semantics, A_j is both sound and complete.

§9.- REDUCTIVE QQ.TT.AA.

I call reductive any q.t.a. wherein some further equations hold containing 'K' and 'X'. A q.t.a. is strongly reductive iff, for any x thereof, $KXx = x$. Consequently, in any strongly reductive q.t.a., $KXx = x = XKx$. \bar{X} is a strongly reductive t.a. (\bar{X} is a reductive t.a., too, since, for any $x \in \bar{X}$, $XKx \leq XKx$, and $KXx \leq XKx$.) We can set up a reductive transitive logic by adding to its axioms this one:

A7 $KXpIq$ (where $/Kp/ \text{eq} / NXNp/$)

My own feeling is that (every instance of) A7 is true. The reader is invited to think it out himself.

Invited Address

PREVIOUS PAGE
IS BLANK 

THE IMPLEMENTATION AND USE OF MULTIVALUED
LOGIC IN A VLSI ENVIRONMENT

H. Fleisher
IBM Fellow

IBM Corporation
D/C14, B/704, P. O. Box 390
Poughkeepsie, New York 12602

ABSTRACT

In this paper, multiple valued logic is discussed in terms of its implementation by PLAs. The history of the PLA is described and the relevance of multivalued logic to PLA development and logic minimization is discussed. An important aspect of VLSI implementation is used as a parameter to compare binary logic circuits with multiple valued logic circuits and certain conclusions are reached. The functional usefulness of n-valued Post logics is identified in terms of various applications.

HISTORY OF PLA AND
ITS RELATION TO MULTIVALUED LOGIC

The PLA emerged in the late 1960s and early 1970s as an approach to utilizing more effectively the attributes of LSI. It had been well established that regular structures such as RAM and ROM were more effectively mapped at high density into LSI than random logic. Knowing this, I started an investigation into the use of memory-like structures into which logic could be effectively mapped.

However we recognized that the typical PLA structure, while avoiding the exponential growth of memory cells of a conventionally addressed memory when used to implement combinatorial logic, nevertheless also had an exponential growth factor built into it when the input bits addressed the PLA via 1-bit decoders, in a manner analogous to addressing an associative memory. In the effort to develop a PLA which would contain, to a greater extent, the rapid growth in memory cells that occurs with either the conventionally addressed memory structure or the associatively addressed PLA structure as the number of variables increases, a method of partitioning, or grouping, the input variables was devised [1], [2]. Each

group, in effect, becomes a "super binary variable", and the functions to be mapped, are first transformed into groupings of sub-functions. As shown in Figure 1, this grouping (mathematically identical with factoring) can result in a substantial reduction in the number of PLA cells required to implement the function, in this example, the symmetric exclusive-OR.

If we group two binary variables into a single "super binary variable", we generate a variable which has four values associated with it. A grouping of three binary variables results in a single variable with eight values, and so on. This enumeration describes a subset of n valued Post algebras, containing only those n that can be expressed as a power of two.

So, it is clear that this type of multivalued logic has been important in developing the bit-partitioned PLA structure. Hong, Ostapko, and Cain [3] recognized this aspect of bit-partitioning in their MINI program, which heuristically determines the minimum number of cells needed to implement functions under different groupings of input variables. Sasao [4] also made use of MINI to manipulate multivalued logic in using PLAs to implement multivalued functions.

THE USE OF PLAS TO IMPLEMENT
MULTIVALUED LOGIC FUNCTIONS

The implementation of multiple valued logic by appropriate hardware has received extensive treatment, especially efforts to devise circuits to handle multivalued logic as extensions of binary circuits. N-valued logic circuits must have n stable states and the transmitted signals must have n distinguishable values. Although PLAs, as presently constituted, are binary output devices, nevertheless, in light of the discussion above, they can readily be used to implement n-valued Post logics. With appropriate coding, they can also be used

to implement other logics as well. As indicated above, a single variable of n values can be encoded by a group of binary valued variables containing k bits where k is the smallest integer such that $2^k \geq n$. Thus for $n=3$, $k=2$; for $n=4$, $k=2$. For $n=5$ through $n=7$, $k=3$, etc. With this encoding in mind, we shall discuss three functions in n -valued Post logic: the MAX, MIN and arithmetic (SUM/CARRY) functions.

These are illustrated for $n=3$, 4 in Figure 2.

It is clear from these tables, that the MAX and MIN functions reduce to OR and AND for $n=2$, the binary case, and that we have defined the SUM and CARRY functions for single digit addition with no carry in. Using positional binary coding, we present these functions in Figure 3a.

As is well known, the configurations shown in Figure 3 can be directly translated into PLAs with the input bits grouped as (X_1, X_2) and (Y_1, Y_2) .

However, the proper grouping of bits can result in a substantial reduction in the number of cells needed to implement the function [2]. In the case of the SUM function, a grouping of (X_1, Y_1) and (X_2, Y_2) produces a more efficient mapping.

Figure 4 shows a tabulation and a plot of the number of products versus radix for a one stage adder with no carry in. This tabulation was accomplished using IDL [5] to design the adders in the different radices. MINI [6], as incorporated in IDL, was then used to obtain the optimum PLA configuration for each radix, using the "vertical" bit pairing shown above.

The graph shows great variation in efficiency of mapping these arithmetic functions. Strong minima are shown for radices 8, 16, and 32, all of which are powers of two. Other strong minima are shown for radices 12 and 24, both containing 3 as a factor multiplying powers of two.

A significant aspect of mapping multivalued logic functions into PLAs by means of encoding the variables and outputs from the given radix into binary groups is that a standard hardware is used for all radices. In this way, effective comparison can be made of relative hardware utilization.

COMPARISON OF BINARY AND MULTI-VALUED LOGIC CIRCUITS

As we have discussed, binary encoded multivalued logic may be mapped into binary switching circuits. However

multivalued logic may also be directly mapped into multistate circuits. There are many papers in the literature describing efforts to devise multivalued logic circuits that will send multilevel signals from one logic circuit to others, making more efficient use of the interconnecting wiring.

K. C. Smith, in a recent paper [7], relates advances in multiple valued logic to advances in integrated circuit technology. While he recognizes possible advantages to multivalued logic for encoding information, he neglects the trade offs involved in considering such parameters as power dissipation and relative area of active elements versus area needed for wiring. Thus it is instructive to analyze these circuits from the point of view of power dissipation and area on the silicon chip [8]. For comparison, I will use a binary switching circuit, an n valued switching circuit, and a binary encoded n valued switching circuit, all represented in idealized form. These are shown in Figure 5.

In each of these circuits, the capacitor, C , represents the combined output capacity of the sending switching circuit and the input capacity of the receiving switching circuit. Transmission line effects are neglected as are fan-in and fan-out considerations. We also assume the value of the capacitor to be the same for each circuit configuration.

In Figure 5a, the signal on the line is either 0 or V_{out} , corresponding to the logic values of 0 or 1.

The energy to be switched is therefore the energy stored in the capacitor:

$$E_{bsw} = CV_{out}^2/2$$

In Figure 5b, the signal on the line ranges in discrete values: 0, V_{out} , $2V_{out}$, ... $(n-1)V_{out}$ corresponding to the logic values 0, 1, 2, ... $(n-1)$ in the n valued logic.

Therefore the maximum energy to be switched corresponds to the maximum logic value $(n-1)$:

$$E_n^{max} = (n-1)^2 V_{out}^2 C/2 = (n-1)^2 E_{bsw}$$

Figure 5c shows the k lines for binary encoding of n valued logic. In this case, the maximum energy to be switched simultaneously is that of the k capacitors each charged to V_{out} , yielding

$$E_k^{\max} = kCV_{\text{out}}^2/2 = kE_{\text{bsw}}$$

To analyze the silicon chip area associated with circuitry, let the minimum area associated with the binary switch be denoted by A_B . Then the energy density for the binary switch is

$$E_{\text{bsw}}/A_B$$

For the n valued logic circuit, the area must be determined to maintain the same energy density:

$$E_n^{\max}/A_n = E_{\text{bsw}}/A_B$$

whence:

$$A_n = (n-1)^2 A_B$$

Similarly, we find that the area associated with k binary circuits is kA_B .

It would appear that the n^2 growth of both energy (power dissipation) and area of the circuit needed to handle the power dissipation militate against the use of single line multivalued logic circuits, but the linear growth of energy and area for binary encoded n valued logic consumption implementations may still permit the use of such logics where system design considerations and applications may be advantageous. Thus, for ternary logic, $n = 3$, and $k = 4$, and $A_n = 4A_B$ while $A_k = 2A_B$.

APPLICATIONS

The possible application of multivalued logic to arithmetic operations is fairly straight forward, and has been extensively discussed in the literature. For example, V. C. Hamacher and Z. G. Vranesic [9], in an analysis of ternary logic applied to multipliers conclude that the use of ternary gates will result in a 70% reduction in gate cost and an 80% reduction in input count, with, however, a doubling of delay. The cost factor is somewhat ambiguous however, since they assign the same costs to the ternary primitives of AND, OR, and INVERT as are assigned to the same binary primitives. Moreover, as they state, such factors as power consumption, level of integration, etc. were not taken into account in their discussion. As we determined in the previous section, power consumption of n -valued logic circuits transmitting multiple signal levels on a single line have a power consumption of the order of n^2 times the power consumption of the comparable binary

circuit.

Hence a fair analysis requires a discussion of the physical parameters as well as the logical factors.

A more recent example of a possible application of multivalued logic appears in "A Unified Switching Theory With Applications to VLSI Design" [10] by John P. Hayes. Hayes develops a theory that attempts to unify classic switching theory with circuit parameters. In so doing, he introduces 4 basic types of logic values - the Boolean 0 and 1, an indeterminate value, U , and the high impedance state of the circuit, Z . These values can be treated as a 4 valued logic, and appear to be relevant in analyzing and testing circuits.

An interesting relationship evolved by the author, is the similarity between the binary logic circuits as evolved by his theory and relay networks on the one hand, and PLAs on the other.

A third application of multivalued logic arises in handling some of the procedural aspects of programming. For example, radix conversion must be programmed for many commercial applications, for data entry into the system, reformatting and processing, and for exit of the processed data.

Similarly, the use of multivalued logic may contribute to simplifying instruction sets.

While these are fairly simple examples, they are, nevertheless, suggestive of a growing role MVL may play in a world dominated by binary-valued hardware.

SUMMARY

Post n -value algebras are currently in use in aiding logic design of computer functions. However their direct implementation by means of n -value circuits does not appear to be promising because of higher power dissipation and area requirements than binary logic, as well as other factors. On the other hand, binary encoded multivalued logic circuits retain many of the advantages of binary circuits. These will enable the designer to make optimum use of multivalued logic.

ACKNOWLEDGMENT

I want to thank Steven K. Heller, who so ably used IDL to develop the optimized designs of the arithmetic function in different radices.

REFERENCES

[1] H. Fleisher, A. Weinberger, V. Winkler, "The Writeable Personalized Chip," Computer Design, Vol. 9, No. 6, pp. 59, 1970, and H. Fleisher, A. Weinberger, V. Winkler, "Partitioning Logic Operations in a Generalized Matrix System," U.S. Patent #3,593,317, July 13, 1971.

[2] H. Fleisher, L. Maissel, "An Introduction to Array Logic," IBM Journal Research and Development, Vol. 19, No. 2, March 1975, pp. 98-109.

[3] S. J. Hong, D. L. Ostapko, R. G. Cain, "A Practical Approach to Two-Level Minimization of Multivalued Logic", Proceedings 1974 Intern Symposium on Multiple-Valued Logic, West Virginia University, Morgantown, W. Va.

[4] T. Sasao, "Multiple Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays", IEEE Transactions on Computers, Vol. C-30, No. 9, September 1981, pp. 635-643.

[5] L. I. Maissel, D. L. Ostapko, "Interactive Design Language: A Unified Approach to Hardware Simulation, Synthesis and Documentation", ACM, IEEE, Nineteenth Design Automation Conference Proceedings, ISSN 0146-7123, paper 14-1, pp. 193-201.

[6] S. J. Hong, D. L. Ostapko, R. G. Cain, "MINI - A Heuristic Approach to Logic Minimization", IBM Journal of Research and Development, Vol. 18, 1974, pp. 443-448.

[7] K. C. Smith, "The Prospects for Multivalued Logic: A Technology and Applications View", IEEE Transactions on Computers, Vol. C-30, No. 9, September 1981, pp. 619-634.

[8] R. W. Keyes, "Physical Limits in Digital Electronics", Proceedings of the IEEE, Vol. 63, No. 5, May 1975, pp. 740-767, and ..., "Fundamental Limits in Digital Information Processing", Proceedings of the IEEE, Vol. 69, No. 2, February 1981, pp. 267-278.

[9] V. C. Hamacher, Z. G. Vranesic, "Multivalued Logic in Arithmetic Units", Chapter 17, "Computer Science and Multiple Valued Logic", ed. D. C. Rine, North Holland Publ. Co., 1977, pp. 485-505.

[10] John P. Hayes, "A Unified Switching Theory With Application to VLSI Design", Proceedings IEEE, Vol. 70, No. 10, October 1982, pp. 1140-1151.




Figure 1 Number of bits needed to implement the EXCLUSIVE OR of 16 variables as a function of number of bits per decoder

(a) n=3	MAX - 0 1 2	MIN - 0 1 2
	<pre> 0 - 0 1 2 1 - 1 1 2 2 - 2 2 2 - SUM - 0 1 2 0 - 0 1 2 1 - 1 2 0 2 - 2 0 1 - </pre>	<pre> 0 - 0 0 0 1 - 0 1 1 2 - 0 1 2 - CARRY - 0 1 2 0 - 0 0 0 1 - 0 0 1 2 - 0 1 1 - </pre>
(b) n=4	MAX - 0 1 2 3	MIN - 0 1 2 3
	<pre> 0 - 0 1 2 3 1 - 1 1 2 3 2 - 2 2 2 3 3 - 3 3 3 3 - SUM - 0 1 2 3 0 - 0 1 2 3 1 - 1 2 3 0 2 - 2 3 0 1 3 - 3 0 1 2 - </pre>	<pre> 0 - 0 0 0 0 1 - 0 1 1 1 2 - 0 1 2 2 3 - 0 1 2 3 - CARRY - 0 1 2 3 0 - 0 0 0 0 1 - 0 0 0 1 2 - 0 0 1 1 3 - 0 1 1 1 - </pre>

MAX, MIN, SUM, CARRY FUNCTIONS FOR n=3, n=4

FIGURE 2

RADIX VS. PRODUCT TERMS

ONE STAGE OF ADDER

(VERTICAL PAIRS / COMPLEMENTED OUTPUTS)

(a) $n=1$

$Y = y_1 y_2$		Y	
(2 ¹)		(2 ⁰)	
-	0 0 1 1	-	0 0 1 1
MAX	- 0 1 0 1	MAX	- 0 1 0 1
-----		-----	
00	- 0 0 1 *	00	- 0 1 0 *
01	- 0 0 1 *	01	- 1 1 0 *
10	- 1 1 1 *	10	- 0 0 0 *
11	- * * * *	11	- * * * *

** indeterminate

Y		Y	
(2 ¹)		(2 ⁰)	
-	0 0 1 1	-	0 0 1 1
MIN	- 0 1 0 1	MIN	- 0 1 0 1
-----		-----	
00	- 0 0 0 *	00	- 0 0 0 *
01	- 0 0 0 *	01	- 0 1 1 *
10	- 0 0 1 *	10	- 0 1 0 *
11	- * * * *	11	- * * * *

Y		Y		Y	
(2 ¹)		(2 ⁰)		(2 ⁰)	
-	0 0 1 1	-	0 0 1 1	-	0 0 1 1
SUM	- 0 1 0 1	SUM	- 0 1 0 1	CARRY	- 0 1 0 1
-----		-----		-----	
00	- 0 0 1 *	00	- 0 1 0 *	00	- 0 0 0 *
01	- 0 1 0 *	01	- 1 0 0 *	01	- 0 0 1 *
10	- 1 0 0 *	10	- 0 0 1 *	10	- 0 1 1 *
11	- * * * *	11	- * * * *	11	- * * * *

BINARY ENCODED TABLES FOR MAX, MIN, SUM, CARRY FUNCTIONS FOR $n=1$

FIGURE 3a

RADIX	PRODUCT TERMS		
2	2	13	37
3	4	14	29
4	5	15	27
5	10	16	17
6	9	17	44
7	15	18	44
8	10	19	55
9	23	20	39
10	21	21	64
11	26	22	52
12	17	23	43
		24	27
		25	73
		26	63
		27	70
		28	53
		29	75
		30	61
		31	43
		32	26
		33	78

FIGURE 4a

(b) $n=4$


$Y = y_1 y_2$		Y	
(2 ¹)		(2 ⁰)	
-	0 0 1 1	-	0 0 1 1
MAX	- 0 1 0 1	MAX	- 0 1 0 1
-----		-----	
00	- 0 0 1 1	00	- 0 1 0 1
01	- 0 0 1 1	01	- 1 1 0 1
10	- 1 1 1 1	10	- 0 0 0 1
11	- 1 1 1 1	11	- 1 1 1 1

Y		Y	
(2 ¹)		(2 ⁰)	
-	0 0 1 1	-	0 0 1 1
MIN	- 0 1 0 1	MIN	- 0 1 0 1
-----		-----	
00	- 0 0 0 0	00	- 0 0 0 0
01	- 0 0 0 0	01	- 0 1 1 1
10	- 0 0 1 1	10	- 0 1 0 1
11	- 0 0 1 1	11	- 0 1 0 1

Y		Y		Y	
(2 ¹)		(2 ⁰)		(2 ⁰)	
-	0 0 1 1	-	0 0 1 1	-	0 0 1 1
SUM	- 0 1 0 1	SUM	- 0 1 0 1	CARRY	- 0 1 0 1
-----		-----		-----	
00	- 0 0 1 1	00	- 0 1 0 1	00	- 0 0 0 0
01	- 0 1 1 0	01	- 1 0 1 0	01	- 0 0 0 1
10	- 1 1 0 0	10	- 0 1 0 1	10	- 0 0 1 1
11	- 1 0 0 1	11	- 1 0 1 0	11	- 0 1 1 1

BINARY ENCODED TABLES FOR MAX, MIN, SUM, CARRY FUNCTIONS FOR $n=4$

FIGURE 3b






FIGURE 5a






FIGURE 5b



k BSW circuits
for
binary encoded
n value logic
 $k = \log_2 n$

FIGURE 5c

Session 4A
Charge-Coupled Devices and Applications

PREVIOUS PAGE
IS BLANK 

PULSE-TRAIN RESIDUE ARITHMETIC CIRCUIT USING MULTIPLE-VALUED CHARGE-COUPLED DEVICES
AND ITS APPLICATION TO DIGITAL FILTER

Nobuhiro TOMABECHI⁺, Michitaka KAMEYAMA⁺⁺ and Tatsuo HIGUCHI⁺⁺

⁺ Department of Electrical Engineering, Faculty of Engineering,
Hachinohe Institute of Technology, Obiraki, Myo, Hachinohe, 031 Japan

⁺⁺ Department of Electronic Engineering, Faculty of Engineering,
Tohoku University, Aoba, Aramaki, Sendai, 980 Japan

ABSTRACT

A new design method of the compact residue arithmetic circuit using multiple-valued charge-coupled devices (CCD's) is proposed. The multiple-valued ring counter for the residue arithmetic is designed by using the CCD's. Because the structure of the counter is very simple, it is effectively used as the basic component to construct the residue arithmetic circuit. The modulo- m addition is performed by shifting the modulo- m multiple-valued ring counter, and the coefficient multiplication is done by converting the multiple-valued code between the counters. The most important advantages of the proposed adder and multiplier are the compact hardware and the uniform operating time, so that these arithmetic circuits can be effectively employed for the pipelining digital signal processing system. Finally, it is demonstrated that the hardware complexity of the digital filter constructed with the quaternary logic CCD's can be reduced to 70% compared with the corresponding binary implementation.

I. INTRODUCTION

In the residue number system, the operation of addition and multiplication can be performed very quickly because of the separability of operations on each digit [1]. These residue arithmetic circuits are usually implemented by storing arithmetic tables in read only memories (ROM's) [2-4]. Much memory is required in the implementation using ROM's for the storage of the arithmetic tables so that the complexity of the hardware is increased.

On the other hand, ring counters are suitable for residue arithmetic because of its inherent nature of circulation. We have presented a new residue arithmetic circuit called pulse-train residue arithmetic circuit by the use of conventional ring counters [5-6]. It has been made clear that the number of gates and memory cells in the pulse-train residue arithmetic circuit can be reduced to 1/100 of that for the equivalent ROM.

Charge-coupled devices (CCD's) can offer very simple charge storage and transfer with very dense LSI or VLSI structures [7-8]. Multiple-valued charge storage can be done in the CCD because it is an analog device by nature. By using these advantages, multiple-valued memories and multiple-valued

logic implementation by CCD's have been investigated [9-10].

In this paper a new design method of compact residue arithmetic circuits using multiple-valued CCD's is proposed. A multiple-valued ring counter for residue arithmetic circuits using CCD's is presented. The multiple-valued ring counter is essentially an N -stages feedback shift register operating such that only one of the memory elements takes the logical values except 0. Some types of the multiple-valued ring counter have been designed [11-12]. In this paper, the implementation of a multiple-valued ring counter with compact hardware is considered, because it can be easily implemented by CCD's. By the use of multiple-valued CCD's the number of cascade chains of the memory elements in the counter can be significantly reduced. The multiple-valued ring counter is used as the basic component to construct the residue arithmetic circuit.

The residue adder and the residue coefficient multiplier using the multiple-valued CCD ring counter as a main component is also proposed. The modulo- m addition is performed by means of shifting the modulo- m multiple-valued ring counter. On the other hand, the modulo- m coefficient multiplication is realized by the multiple-valued code conversion between the multiplicand counter and the product counter. These residue adder and the residue multiplier can be implemented with the very compact hardware, and the operations can be performed in the uniform operating time, so that they can be effectively used as the basic building block for the pipelining digital signal processing systems. As an example, an n -th order non-recursive digital filter is designed. It is made clear that the hardware complexity of the digital filter constructed by quaternary logic CCD's is reduced to 70% compared with the corresponding binary implementation.

II. OVERVIEW OF THE RESIDUE NUMBER SYSTEM

In the residue number system (RNS), an integer X is represented by N -tuples as

$$X = (x_0, x_1, \dots, x_{N-1}) \quad (1)$$

where x_i is the remainder of X divided by the i -th modulus m_i , and is denoted by

$$x_i = |x|_{m_i} \quad (2)$$

If all values of m_i are mutually prime integers, the dynamic range of X is

$$0 \leq X \leq M - 1 \quad (3)$$

where $M = \prod_{i=1}^{N-1} m_i$. The addition and the multiplication can be done separately in each digit, which are given by

$$X + Y = (x_0 \oplus y_0, x_1 \oplus y_1, \dots, x_{N-1} \oplus y_{N-1}) \quad (4)$$

$$X \cdot Y = (x_0 \odot y_0, x_1 \odot y_1, \dots, x_{N-1} \odot y_{N-1}) \quad (5)$$

where \oplus and \odot are modulo- m_i addition and multiplication on each modulus, respectively, which are written by

$$x_i \oplus y_i = |x_i + y_i|_{m_i} \quad (6)$$

$$x_i \odot y_i = |x_i \cdot y_i|_{m_i} \quad (7)$$

III. MULTIPLE-VALUED RING COUNTER USING CCD'S

3.1 Logic model for CCD's

Let the set of the logic value in the r -valued logic system be $L = \{0, 1, \dots, r-1\}$ and $p = r-1$. A CCD acts as a shift register storing analog or multiple-valued logic informations. Let us consider the r -valued logic CCD's including binary logic. A charge packet Q of the CCD can be written as

$$Q = nQ_E \quad (n = 0, 1, \dots, r-1) \quad (8)$$

where Q_E is a unity charge packet.

The set of logic models for CCD's proposed by Kerkhoff [13] will be used in the following system design, because this set of logic operators is functionally complete, namely any multiple-valued logic function can be implemented by using the logic operators. In Fig. 1 the set of logic operators is shown, which consists of addition, constant, fixed overflow and inhibit. A simple delay element is included in Fig. 1 as a logic operator, because it is most frequently used in the counter. The detailed explanation of these operators is found in Reference [13]. Signals in the logic operators is "charge", whereby there are some restrictions such that fan-outs of a signal and crossing of signal lines should be permitted only at the places where the logic level can be regenerated. The common clock pulse is fed to each operators so that logic operations are performed with synchronizing to the clock pulse in the pipelining manner.

In the following discussion, let us introduce "clock control". By the use of clock control, the clock pulse applied to the operator can be controlled by the output of the other operators. By means of the clock control the counter can be easily realized by the CCD shift register. Furthermore, the single output of each operator can be fed to the input of the other operators controlled by the different clock pulses, namely many fan-outs of each operator become available.

3.2 Implementation of the multiple-valued ring counter

A multiple-valued ring counter is composed of N -stages of multiple-valued memory elements cascaded in the feedback shift register form as shown in Fig. 2 (a). For the modulo- m arithmetic operation the number of stages N is given by

$$N = \lfloor m/p \rfloor \quad (9)$$

where $\lfloor x \rfloor$ denotes the smallest integer such that $\lfloor x \rfloor \geq x$. The states of the memory elements are assigned such that only one memory element stores the value except 0. For an example, the state assignment of the ternary counter in modulo-7 is shown in Fig. 2 (b). Let the state of the counter $Q = (q_0, q_1, \dots, q_{N-1})$, and let q_x take the value $x + 1$ except 0, where $x + 1 \in L$. Then, the number stored in the counter is expressed by

$$Y = N \cdot x + X. \quad (10)$$











Symbol	Circuit	Logic function
<p>Addition</p> 		$Q_o = \sum_{i=1}^n Q_{i1}$ <p>$n=2,3,\dots$</p>
<p>Constant</p> 		$Q_o = L$ <p>$L=2,3,\dots$</p>
<p>Fixed Overflow</p> 		$Q_{om} = c_m \cdot q_i \left(\sum_{k=1}^m c_k \right) + (q_i - \sum_{k=1}^m c_k + c_m) \cdot q_i \left(\sum_{k=1}^m c_k - c_m + \sum_{k=1}^m c_k \right)$ <p>$m = 1, 2, \dots, r-1, 2, \dots$ $c_1 = 0, 1, \dots$</p>
<p>Inhibit</p> 		$Q_{om} = Q_{im} \cdot Q_c^{10}$ $Q_{dm} = Q_{im} \cdot Q_c^{01}$ <p>$m = 1, 2, \dots, n$ $n = 1, 2, \dots$</p>
<p>Delay</p> 		$Q_o = Q_i$

Fig. 1 CCD logic operators proposed by Kerkhoff

The following notation is also used for the expression of Y:

$$Y = (x, X). \quad (11)$$

The waveform of the input and output signals of the counter is shown in Fig. 2 (c), which is expressed by

$$A(kT) = \begin{cases} 0 & \text{if } k \neq X \\ 1 & \text{if } k = X \end{cases} \quad (12)$$

where $A(kT)$ is the input and output at the time kT , and X is the number expressed by the signal.

The shift operation of the counter is given by

$$q'_i = q_{i-1} \\ q'_0 = \begin{cases} q_{N-1} & \text{if } q_{N-1} = 0 \\ q_{N-1} + 1 & \text{if } q_{N-1} \neq 0 \end{cases} \quad (13)$$

where q'_i represents the next state of q_i . The excitation of q'_0 is performed by the feedback gate FG in Fig. 2 (a). The counter must be reset to the initial state $Q_0 = (1, 0, \dots, 0)$ when the content in the counter becomes m as well as at the initial timing. This reset condition is expressed by

$$q_x = p \\ x = (p + 1)N - m. \quad (14)$$

A ternary ring counter constructed with CCD's is shown in Fig. 3 (a). The operation of the counter is illustrated in Fig. 3 (b). First of all, the counter is reset to the initial state $(1, 0, \dots, 0)$ by the clock pulse ϕ_p . Next, shifting is performed by the clock pulse ϕ_f until the arrival of the signal $A(kt)$. The feedback gate FG and the reset gate RG can be implemented using CCD's as shown in Fig. 4.

To construct the shift control circuit MOS devices may be preferable, since the circuit needs power to drive and MOS devices has good compatibility with a CCD.




Fig. 2 Multiple-valued ring counter

In the multiple-valued ring counter proposed here, the number of delay elements can be greatly reduced compared with the corresponding binary ones.

IV. RESIDUE ADDER AND RESIDUE COEFFICIENT MULTIPLIER

Consider the design of an adder and a coefficient multiplier on each digit using the multiple-valued ring counters as main components.

Fig. 5 shows the residue adder which consists of a difference counter and a buffer counter. The difference counter is designed as a bilateral shift register so as to perform the subtraction, $A - B$. The operation of the adder is shown in Fig. 6 in the case of $A = 5$, $B = 2$ and $m = 7$, namely the case of $A \geq B$. First, the difference counter is reset by the clock pulse ϕ_p . From input signals HA and HB are produced, respectively. The difference,




Fig. 3 Multiple-valued ring counter composed of CCD's




Fig. 4 Feedback gate and the reset gate

A-B can be obtained in the counter by applying the right shift pulse ϕ_f in the period of HA = 1 and HB = 0. The content in the difference counter is transferred to the buffer counter at the timing ϕ_p . Then, the content in the buffer counter is transmitted to the next stage in the next operating cycle. Fig. 7 shows the operation in the case of A < B, in which A - B is obtained in the form of the complement by applying the left shift clock pulse ϕ_r in the period of HA = 0 and HB = 1, where the complement, \bar{X} of a number X is defined by

$$\bar{X} = m - X \quad (15)$$

By adapting subtraction as the basic operation and by the use of the buffer counter, the operation of the addition can be finished in the time given by

$$T = (m + 1) \tau \quad (16)$$

where τ represents the interval between each clock pulse. The operation of the adder is expressed by

$$X(kT) = |A((k-1)T) - B((k-1)T)|_m \quad (17)$$




Fig. 5 Adder




Fig. 6 Operation of the adder A = 5, B = 2

where $X(kT)$ denotes the output at the operating cycle of kT , and $A((k-1)T)$ and $B((k-1)T)$ denote the inputs at the previous cycle of kT .

On the other hand, the coefficient multiplication can be done by the multiple-valued code conversion between the multiplicand counter and the product counter. The code conversion is performed by

$$(y, Y) = N \cdot y + Y \\ = |K \cdot X|_m \quad (18)$$

where X and (y, Y) denote the multiplicand and the product, respectively. Eq. (18) implies that the value of $y + 1$ is set to the Y -th memory element of the product counter. Table 1 shows the multiplication table in the case of $m = 7$, $K = 3$. Fig. 8 shows the multiplier following the Table 1, which consists of the multiplicand counter, the product counter, the line exchanger and the level converter. The code conversion is realized by the line exchanger and the level converter. The code conversion is done at the final timing ϕ_p after the multiplicand A is set to the multiplicand counter. The content in the product counter is used in the next operating cycle.

Since the voltage mode operation can be done in the control line of the inhibit operator [10], the crossing over of the signal lines can be possible in the line exchanger.

The operating time of the multiplier is given by Eq. (16) similarly as in the case of the adder.

The function of the multiplier is represented by

$$X(kT) = |K \cdot A((k-1)T)|_m \quad (19)$$

where $A((k-1)T)$ and $X(kT)$ denote the input and the output, respectively.

The adder and the multiplier presented here are very compact and regularly constructed with uniform delay time, so that they can be effectively employed as the basic building blocks for the pipelining digital signal processing system.




Fig. 7 Operation of the adder A = 2, B = 5

Table 1 Multiplication table
the case of $K = 3, m = 7$

	Product			
	q_0	q_1	q_2	q_3
Multiplicand A	0	1	0	0
1	0	0	0	1
2	0	0	2	0
3	0	0	1	0
4	0	2	0	0
5	0	1	0	0
6	2	0	0	0




Fig. 8 Multiplier

V. APPLICATION TO DIGITAL FILTER

5.1 Digital filter realization

In this section the implementation of a digital filter using the residue adder and the residue coefficient multiplier is discussed. Consider the implementation of the n -th order non-recursive digital filter which is represented by

$$y(kT) = x(kT) + b_1 x((k-1)T) + b_2 x((k-2)T) + \dots + b_n x((k-n)T) \quad (20)$$

where $x(kT)$ and $y(kT)$ are the input and the output of the digital filter at the time kT , respectively. According to Eq. (20) the digital filter can be realized as shown in Fig. 9. The fractional coefficients such as b_1, b_2, \dots , and b_n are transformed into the integer by multiplying a constant K , because the residue number system defined over the integer. The delay function is realized in the adders and multipliers, so that none of delay elements are used in the digital filter.

The operation of the digital filter can be performed in the pipelining manner because all of the adders and multipliers operate in the same operating time. The sampling time of the digital filter takes only one operating time, i.e., T , so that the operating speed of the digital filter will be increased.

Since the basic building blocks used in the digital filter are very compact and CCD's offer very dense LSI or VLSI structure, the digital filter may be completely implemented on a single LSI chip

Fig. 9 shows the digital filter in each modulus. The dynamic range of the digital filter, M is

determined by the product of all the moduli given by Eq. (3). Because of the separable nature of the residue arithmetic it is feasible to completely separate a digital filter to the sub-filters corresponding to each modulus m_i . Therefore, the structure of the digital filter becomes significantly regular.

5.2 Evaluation of the hardware complexity

In Table 2, the numbers of operators required in the adder, the multiplier and the 2nd order non-recursive digital filter with one modulus are shown in the cases using binary, ternary and quaternary logic CCD's. Only the number of main logic operators constructing the system, which depends on the modulus m_i is considered. In order to evaluate the hardware complexity, the operator must be weighted by the relative complexity factors. In




Fig. 9 n-th order non-recursive digital filter

Reference [13], the relative cost factors have been also described, which are shown in Table 3. Let us take these factors as the relative complexity factors for the logic operators. The weighted sum of the operators is shown in the right-most column of Table 2, it is found that the hardware complexity of the digital filter constructed by the quaternary logic CCD's can be reduced to 70% compared with the corresponding binary implementation.

VI. CONCLUSION

In this paper, a design method of compact residue arithmetic circuits suitable for multiple-valued CCD implementation has been presented. These residue arithmetic circuits can be effectively employed for the pipelining digital signal processing system, because of the reduction of the hardware and the uniform operating time. An application to n-th order non-recursive digital filter is demonstrated. It is made clear that the hardware complexity of the digital filter constructed by quaternary logic CCD's can be reduced to 70% compared with the corresponding binary implementation.

The detailed design of the residue arithmetic circuits using CCD's remains as a future problem.

REFERENCES

- [1] N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Application to Computer Technology, McGraw-Hill, 1967.
- [2] W. K. Jenkins and B. J. Leon, "The Use of Residue Number Systems in the Design of Finite Impulse Response Digital Filters," IEEE Trans. Circuits Syst., vol. CAS-24, pp. 191-201, Apr. 1977.
- [3] G. A. Jullien, "Residue Number Scaling and Other Operations Using ROM Arrays," IEEE Trans. Comput., vol. C-27, pp. 325-336, Apr. 1978.
- [4] W. K. Jenkins, "Recent Advances in Residue Number Techniques for Recursive Digital Filtering," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-27, pp. 19-32, Feb. 1979.
- [5] N. Tomabechi, "Residue Arithmetic Using Ring Counters and Its Error Correcting Circuit," IECE Japan Trans., vol. J64-D, pp. 545-546, June, 1981.
- [6] N. Tomabechi, M. Kameyama and T. Higuchi, "Pules Rate Arithmetic Circuit Based on Residue Number System and Its Application to Digital Filter," IECE Japan Trans., vol. J65-D, Feb. 1982.
- [7] C. H. Squin and M. F. Tompsett, Charge Transfer Devices, Academic Press, 1975.
- [8] T. A. Zimmerman, R. A. Allen and R. W. Jacobs, "Digital Charge-Coupled Logic (DCCL)," IEEE J. Solid-State Circuits, vol. SC-12, pp. 473-585, Oct. 1977.
- [9] M. Yamada, K. Fujita, K. Nagasawa and Y. Gamou, "A New Multilevel Storage Structure for High Density CCD Memory," IEEE J. Solid-State Circuits, vol. SC-13, pp. 688-692. Oct. 1978.
- [10] H. Kerkhoff and M. L. Tervoert, "Multiple-Valued Logic Charge-Coupled Devices," IEEE Trans. Comput., vol. C-30, pp. 644-652, Sept. 1981.
- [11] T. Higuchi and M. Kameyama, "Static Hazard-Free T-Gate for Ternary Memory Element and Its Application to Ternary Counters," IEEE Trans. Comput., vol. C-26, pp. 1212-1221, Dec. 1977.
- [12] N. Tomabechi, M. Kameyama and T. Higuchi, "Efficient Residue Arithmetic Circuit Using Multiple-Valued Ring Counters and Its Application to Digital Signal Processing," Proc. of Int. Symp. on Multiple-Valued Logic, pp. 107-112, May 1982.
- [13] H. Kerkhoff and H. A. J. Robroek, "The Logic Design of Multiple-Valued Logic Functions Using Charge-Coupled Devices," Proc. of Int. Symp. on Multiple-Valued Logic, pp. 35-44, May 1982.

Table 2 Comparison of the hardware complexity

	Adder		Multiplier			
	Addition	Constant	Fixed overflow	Inhibit	Delay	
Binary	2m	m	m	-	m	m
Ternary	m	.5m	m	-	m	m
Quaternary	.66m	.33m	m	-	m	m

	Digital filter					
	Addition	Constant	Inhibit	Delay	Total	Weighted Sum
Binary	9m	3m	3m	3m	18m	42m
Ternary	4.5m	3m	3m	3m	13.5m	33m
Quaternary	3m	3m	3m	3m	12m	30m

Table 3 Relative cost factors of CCD logic operators

Addition	Constant	Fixed overflow	Inhibit	Delay
2	1	4	6	2

AD P 002346

TOLERANCE ANALYSIS AND RELATED MEASUREMENTS ON MVL-CCD'S *

H.G. Kerkhoff, J. de Groot and A.C. Brombacher

Twente University of Technology, Department of Electrical Engineering
Solid-State Electronics Group
7500 AE Enschede, The Netherlands

Abstract

Prior to designing an MVL system on a single silicon chip, it is necessary to perform a feasibility study on the marginal reliability aspects of the system to be implemented. In this paper, the expected tolerances in basic CCD gate configurations are investigated by a statistical approach to the problem for which the Monte Carlo analysis method has been chosen. The expected tolerances were compared with actual data obtained from measurements. As any MVL function can be synthesized by means of these configurations, the tolerance behaviour of a function can be investigated by a general applicable analytic method based on the Monte Carlo tolerance analysis approach. The predeformer circuit was used to illustrate the procedure followed.

1. Introduction

In the design and implementation of multiple-valued logic systems on a single silicon chip, detailed knowledge about the influence of tolerances of process and bias parameters on the overall performance is of extreme importance. This results from the fact that with single-chip implementations it is usually not possible to adjust components afterwards in contrast to systems realized with less complex IC's on a PC-board. A poor tolerance and drift behaviour of a system can result in an unacceptable low manufacturing yield and marginal reliability. On the other hand, the system might require such a large number of logic-level regenerators in order to guarantee a good tolerance behaviour, that the advantage of using MVL devices in a specific application is seriously diminished or can even turn out to be a disadvantage.

The tolerance analysis and synthesis of MVL circuits is evidently of vital importance. The tolerance analysis is able to contribute to the improvement of the tolerance behaviour of basic transistor/gate configurations. In the tolerance synthesis, tolerance requirements can be assigned to process and bias parameters in order to obtain

a desired yield or marginal reliability.

However, few papers have been published regarding this subject. This is probably due to the fact that until now only a small number of relatively simple MVL-IC's have actually been realized. In addition, sufficient possibilities were available on PC-boards to adjust voltages or currents in order to compensate for tolerances of parameters.

The influence of tolerances on the behaviour of previously-designed MVL-I²L circuits has been investigated by Slob and Bos [1]. They performed a so-called worst-case tolerance analysis on a quaternary logic demultiplexer circuit and the calculated tolerance behaviour turned out to be discouraging for this circuit. These tolerance problems stimulated the design of basic I²L transistor configurations which are less sensitive to parameter tolerances [2].

Worst-case calculations on MVL-I²L circuits (a threshold gate and a full adder) have also been made by Dao [3] and Friedman [4] respectively. Both concluded that the required tolerances for their circuits could be met by I²L technology.

A different approach, which also incorporated the ambient temperature as a variable, has been used by Russell in the investigation of the tolerance behaviour of a ternary logic NMOS output circuit [5]. He performed a deterministic worst-case analysis of the output voltage of the circuit by using a computer program for circuit analysis (SLICM). It was then verified that the next (digital) stage could be controlled by this output voltage.

There is, however, one major drawback with the above-mentioned approaches in the marginal analysis of MVL-IC's: it is not possible to incorporate probability-density functions (p.d.f.) of parameters or correlation coefficients between parameter values. However, the parameter value p.d.f. and correlation coefficients are of special importance in integrated circuits. Therefore the previously obtained results do not seem to be very realistic and/or accurate.

Except for a few publications concerning the error rates in multiple-valued CCD memories [6, 7], no papers have been published about the degradation

* Research funded by the Foundation for Technical Research (STW), Grant TEL00.0095

in performance of MVL-CCD's [8]. There are several reasons why the actual output of an MVL-CCD may deviate from the required performance:

- deviations resulting from aging (e.g. long-term drift of parameter values) or different environmental conditions (e.g. temperature and radiation effects).
- deviations resulting from a high value of the charge-transfer inefficiency ϵ [6] due to surface states and/or short transfer clock periods.
- deviations caused by tolerances in process and bias parameters, that primarily affect "yield" and in the second place drift-reliability.

The first problem will not be discussed in this paper as we shall assume normal environment conditions and neglect drift. In general, MVL surface-CCD's will operate at such clock frequencies, that the inefficiency ϵ per transfer will range between 1/100 and 1/10. The deviations in the outputs of basic CCD gate configurations [8] as a result of tolerances in process and bias parameter values, are assumed at present to exceed the above-mentioned values of ϵ significantly. Therefore, the inefficiency ϵ will be neglected in the first instance. Hence, only the behaviour of MVL-CCD's with respect to tolerances in process and bias parameters will be treated. In order to avoid the previously-mentioned restrictions in the tolerance analysis methods as used for MVL- 1^2 L and NMOS circuits, a statistical, Monte Carlo tolerance analysis approach is chosen for applying to MVL-CCD's. This method is discussed in section 2 and subsequently applied to basic CCD gate configurations in section 3 in which also the simulated results are compared with actual measurements. In section 4, the Monte Carlo method is used to predict the circuit behaviour of the predecessor [8] when tolerances are assigned to the process and bias parameters. This simulated behaviour is compared with measurement results. Finally, conclusions and suggestions for further research are given.

2. Tolerance analysis methods

Tolerance analysis involves the investigation of the influence of tolerances of parameter or component values on the total performance of a circuit or system. Two different approaches have been suggested for tolerance analysis [9, 10]:

- the nonstatistical approach, which includes the worst-case method
- the statistical approach, of which the Monte Carlo method [11] is an example.

In the worst-case method, the extremes of a circuit performance are calculated with aid of the first order sensitivity coefficient for each component or parameter involved and the corresponding maximum deviation from its nominal value. The required calculations are relatively simple, but

the results are often too conservative and uncertain, especially where nonlinear circuit behaviour (a change in sign of the partial derivatives of the function with respect to the parameters) and many parameters are concerned. Correlations between parameters are moreover not incorporated.

Although the sensitivities of some parameters of MVL-CCD circuits (e.g. the successor function) are known [12], they have never been applied in tolerance analysis; they were merely used to investigate which parameter required special attention in a design. Initial deterministic worst-case calculations on the multi-threshold CCD gate configurations show a serious degradation in charge levels.

The Monte Carlo tolerance simulation method is a computer-implemented procedure in which a system model is programmed and the outputs are computed for a sequence of sample functions from a stochastic input process [9, 10, 11]. The procedure is frequently used by IC manufacturers because it mathematically simulates the production process and its variations for many circuits. It is universally applicable to any network function, produces accurate results and is easy to use but usually requires a large amount of CPU time. A probability density function, together with the mean and standard deviation values can be specified for each parameter in the system model. Correlations between parameter values can also be incorporated. When the calculation of the output of the system is repeated for a large number of times and using the stochastic input variables, a histogram is obtained which is an approximation of the distribution of the output. The yield of the circuit can then easily be calculated from this distribution when the permitted tolerance of the output is specified. As the accuracy of the result is directly related to the number of calculation runs, the amount of required computer time can be very high for complex system models.

According to the formula which relates the number of computer runs to the accuracy [10], this number should be at least a few thousand in order to obtain a high accuracy. The large amount of computer time required is the only major drawback of the Monte Carlo tolerance analysis method.

The Monte Carlo procedure that we used to investigate the tolerance behaviour of MVL-CCD's was implemented in the following way:

- pseudorandom (uniformly distributed) numbers are generated by computer
- the numbers are transformed to pseudorandom numbers with a specified distribution, skewness, mean and standard deviation values which correspond to the actual circuit parameters [13]
- the mathematical relationship between input(s) and output(s) of the system is programmed in the computer in terms of process and bias parameters

- the probability density function of the output is obtained by repeating the circuit analysis of the system for a large number of times, where the input variables are obtained from the transformed pseudorandom numbers.

The latter method has been applied to basic CCD gate configurations and the predecessor function as it can provide much more realistic and accurate results than the worst-case approach.

3. Tolerance analysis applied to CCD gate configurations

Any MVL function can be implemented in CCD technology with the aid of four basic CCD gate configurations [8]. Hence, the tolerance behaviour of the constant, multithreshold and inhibit configurations will contribute to the degeneration of charge levels in a system and therefore these configurations will be discussed in detail in this section.

In order to perform a tolerance analysis, it is necessary to know the distributions of process and bias parameters as well as the equations that describe the system behaviour. In table 1, the mean (μ) and standard deviation (σ) values of the (p-type silicon) substrate concentration N_A , oxide thickness t_{ox} and the flatband voltages V_{FB1} and V_{FB2} [6] under the two different polysilicon gates are listed. The distributions of the parameters are assumed to be gaussian.

Table 1: Mean and standard deviation values of the process parameters used

	μ	σ
N_A (cm ⁻³)	$1 \cdot 10^{15}$	$1 \cdot 10^{14}$
t_{ox} (nm)	100	3
V_{FB1} (V)	-1.1	0.10
V_{FB2} (V)	-1.8	0.15

It is emphasized that these parameters are specified within a certain wafer. Especially the mean values of the flatband voltages differ from wafer to wafer. Usually, clusters of correlated doping and oxide thickness values will occur on silicon wafers [14]. In the first instance, however, substrate dopings, oxide thickness under and flatband voltages of adjacent gates will be assumed to be uncorrelated. The values of the flatband voltages were calculated from static CV and threshold voltage measurements performed on the test chip shown in fig. 1. The chip also incorporates two basic CCD gate configurations as well as read-in and read-out structures. The chip is manufactured using the double polysilicon-level surface-CCD process and measures 2 by 2 mm.




Fig. 1: Micrograph of the test chip which incorporates two basic gate configurations as well as read-in and read-out structures.

In the physical models of CCD gate configurations, gate areas and power-supply voltages appear. In the calculation of the effective gate areas, effects like underetching and underdiffusion have been taken into account. Although the design of an accurate and stabilized clock generator and dc power supply for MVL-CCD's in compatible NMOS technology has already been accomplished (power supply variation ratio of $\approx 10^3$) [15], the tolerances of voltages are at present set to 2.5% ($\approx 2\sigma$). The distributions are assumed to be gaussian. Positive voltages are assumed to be completely correlated with each other, while the bulk voltage V_{bulk} is completely uncorrelated.

The CCD gate configuration models to be discussed, are all based on the (one-dimensional) calculation of the surface potential ψ_s under each polysilicon gate. This enables the introduction of correlations and systematic shifts in parameters (e.g. flatband voltages) at the cost of complex and therefore long calculations. The relationship between the surface potential ψ_s under a (surface) CCD gate and the gate voltage V_G , bulk voltage V_{bulk} , signal charge Q_n , N_A , t_{ox} , and V_{FB} is well known [6] and given by:

$$\psi_s = V_G' + V_o - \left[V_G' V_o + V_o'^2 \right]^{-1/2} \quad (1a)$$

$$V_G' = V_G - V_{bulk} - V_{FB} + \frac{Q_n t_{ox}}{\epsilon_o \epsilon_{ox}} \quad (1b)$$

$$V_o = \frac{si q N_A (t_{ox})^2}{\epsilon_o (\epsilon_{ox})^2} \quad (1c)$$

The hybrid drawing of the CCD gate configuration performing the generation of a constant in the charge domain (in this example $Q_0 = \langle 3 \rangle$) is shown in fig. 2.




Fig. 2 Hybrid drawing of the gate configuration performing the generation of a constant in the charge domain
 a) cross-section of the gate configuration
 b) lateral surface-potential distribution after backflow of charge.

The bias voltages which are used in the model of the constant gate configuration have also been listed. The complete operation of this structure and the configurations to be discussed have already been explained in detail in another publication [16].

Besides the tolerance data regarding process and bias parameters, it is also required to provide the models that relate the input(s) and output(s) of the gate configurations in terms of these parameters. A very important design variable in digital CCD's is the charge-handling capacity C under a gate labelled g. For n-channel surface-CCD's, this capacity is given by [17]:

$$C = A_g \cdot \frac{\epsilon_o \epsilon_{ox}}{\epsilon_{oxg}} \left\{ (2 V_{og})^{\frac{1}{2}} \left[|\phi_{SF}|^{\frac{1}{2}} - |\phi_{SE}|^{\frac{1}{2}} \right] + \left[\phi_{SF} - \phi_{SE} \right] \right\} \quad (2)$$

where A_g , ϵ_{oxg} and V_{og} denote respectively the effective area, oxide thickness and a material constant (eq. (1c)) of gate g. The surface potential ϕ_{SE} is the potential under gate g in the absence of charge and ϕ_{SF} the (lowest) surface

potential of the adjacent gates ($|\phi_{SF}| \leq |\phi_{SE}|$).

Gate g is equivalent to gate 3 in fig. 2 and the adjacent gate involved is gate 2. The output charge Q_0 of the constant configuration is equivalent to C (eq. (2)). Hence Q_0 is known in terms of process and bias parameters.

A Monte Carlo analysis was carried out for the constant $\langle 3 \rangle$ configuration using the equations (1) and (2) and the previously given process and bias parameter data. The result in the form of a histogram is shown in fig. 3.




Fig. 3 Distribution of the output charge Q_0 for constant $\langle 3 \rangle$ configuration using the Monte Carlo simulation method. The mean, standard deviation and number of occurrences are listed.

The output charge Q_0 is plotted along the horizontal axis and the number of occurrences along the vertical axis. The number of computer runs was 10,000 and the total CPU time 6 seconds.

The distribution of Q_0 in fig. 3 is gaussian and the mean and standard deviation values are respectively 0.891 pC and 0.055 pC. It is also possible from the histogram in fig. 3, to calculate the yield of gate configurations which meet desired tolerance requirements. As an example, the yield was calculated for configurations of which the tolerance of Q_{out} is less or equal to 5% ($Y = 63\%$).

The constant gate configuration has been incorporated in the test chip of fig. 1. Quasi-static current measurements at a clock frequency

of 100 kHz showed a mean and standard deviation value of Q_0 of respectively 0.903 pC and 0.022 pC. The difference in calculated and measured mean values is probably caused by charge inefficiency and/or a small difference in the values of the actual flatband voltages and the ones used in the model. As correlations between process parameters of nearby gates have been neglected in first instance, the calculated standard deviation values are expected to be always somewhat larger than the measured values.

The hybrid drawing of the gate configuration performing the *multithreshold* operation in the charge domain (in this example $C_1 = \langle 1 \rangle$ and $C_2 = \langle 3 \rangle$) is shown in figure 4, together with the voltages involved. The circuit is discussed in detail in [6].




Fig. 4 hybrid drawing of the gate configuration performing a multithreshold operation in the charge domain
 a) cross-section of the gate configuration
 b) surface potential in lateral direction during overflow of charge

The relationship between the input charge Q_i and the outputs Q_{om} ($m=1,2,..$) of the generalized multithreshold gate configuration is given by [8, 16]:

$$Q_{om} = C_m \cdot Q_i \left[\sum_{k=1}^m C_k \right] + (Q_i - \sum_{k=1}^m C_k + C_m) \cdot Q_i \left[\sum_{k=1}^m C_k - C_m, \sum_{k=1}^m C_k \right] \quad (3)$$

It is obvious from eq. (3), that the charge-handling capacities C_k ($k=1,2,..m$) determine which specific multithreshold operation is performed. The expression for C_k can be obtained from eq. (1) and (2). The input and outputs are now again related to each other in terms of process and bias parameters. The Monte Carlo analysis was carried out for the multithreshold gate configuration ($m=1$ and 2 and $C_1 = \langle 1 \rangle$, $C_2 = \langle 3 \rangle$) using table I and the equations (1), (2) and (3).

A representation for Q_{o1} and Q_{o2} similar to the one shown in fig. 3 is awkward as the outputs are dependent on the input charge Q_i . Therefore, mean and standard deviation values are abstracted from the distributions of Q_{o1} and Q_{o2} as function of Q_i . The results are shown in fig. 5a and 5b together with the actual measurement results.




Fig. 5a Monte Carlo simulation and actual measurement results of the output Q_{o1} of the multithreshold configuration ($C_1 = \langle 1 \rangle$, $C_2 = \langle 3 \rangle$) versus Q_{in} .

For the sake of clarity, the standard deviation values have only been plotted for a limited number of points. The number of computer runs was 12,000 and the total CPU time 76 seconds. Quasi-static current measurements at a clock frequency of 100 kHz were carried out on the multithreshold configuration which has been incorporated in the test chip of fig. 1. As shown in fig. 5a, the measured values of Q_{o1} are shifted slightly in the vertical direction with respect to the calculated values. This is probably caused by a mixture of effects, such as slightly different actual flat band voltages, dark currents and the influence of charge inefficiency. The shift of the measured values of Q_{o2} in the horizontal axis with respect to the calculated values is probably due to the small (measured) charge-handling capacity of C_1 . As fig. 5 shows, the measured mean and standard deviation values fall within the values of the Monte Carlo simulations. For the difference between the calculated and measured standard deviation values, the same comments hold as given for the constant generator.




Fig. 5b Monte Carlo simulation and actual measurement results of the output Q_{o2} versus Q_{in} .

The gate configuration performing the inhibit operation in the charge domain consists of a sensing and a control part. The hybrid drawings of these parts are shown in fig. 6a, b and 6c, d respectively.




Fig. 6 Hybrid drawing of the sensing and control part of the gate configuration performing the inhibit operation in the charge domain
a) cross-section of the sensing part
b) corresponding surface potential in lateral direction




Fig. 6 c) cross-section of the control part
d) corresponding surface potential in lateral direction.

The values of the dc voltages and reset pulse involved in the tolerance analysis as well as the floating gate sensitivity $\frac{dV_{fg}}{dQ_c}$ [12] are listed in fig. 6. A detailed explanation of this gate configuration is given in reference [16]. A close look at fig. 6c, d and fig. 4 shows that the control structure is almost identical to the previously-discussed multithreshold gate configuration. The difference lies in the status of (barrier) gate 3, which is electrically connected with gates 7b and diffused region 9 (fig. 6a, b, c, d). In contrast to the multithreshold gate configuration, in which a fixed bias voltage is applied to gate 3, the potential V_{fg} depends on the value of Q_c . Hence, the relationship between V_{fg} (or the corresponding surface potential under gate 3) and Q_c has to be found in terms of process and bias parameters. This is, however, a complex problem.

When the (shielded) reset MOS transistor (9, 10, 11, 12) is switched off, two shifts of V_{fg} from the reset potential DC_2 (applied to drain 12 of the MOST) will occur:

- a shift (V_{inv}) in V_{fg} as result of inversion charge of the reset MOST which is independent of the control charge Q_c
- a shift $\left[\frac{dV_{fg}}{dQ_c} \cdot Q_c \right]$ in V_{fg} as result of the control charge Q_c .

Hence, the floating-gate voltage V_{fg} can be written as [18]:

$$V_{fg} = DC_2 + V_{inv} + \frac{dV_{fg}}{dQ_c} \cdot Q_c \quad (4)$$

In order to avoid the influence of tolerances on the blocking behaviour of the inhibit configuration, the floating-gate swing $\left[\frac{d V_{fg}}{d Q_c} \cdot Q_c \right]$ is usually larger than strictly required for proper operation.

The voltage swing V_{inv} is a function of the dimensions of the reset MOS transistor, V_{sh} , reset pulse ϕ_r , its fall-off time and the total floating-gate capacitance C_{fg} with respect to the substrate [18]. The latter consists of the total oxide and depletion capacitances of the sensing and barrier gates and a (parasitic) rest capacitance C_r .

The related floating-gate sensitivity $\frac{d V_{fg}}{d Q_c}$ for a simple floating gate is given by [6, 12, 17, 18]:

$$\frac{d V_{fg}}{d Q_c} = \frac{C_{oxs}}{C_r \cdot C_{oxs} + A_s \cdot C_{ds} \cdot C_{oxs} + C_r \cdot C_{ds}} \quad (5)$$

where C_{oxs} , C_{ds} and A_s denote respectively the oxide and depletion capacitance and the area of the sensing gate.

The relationship between Q_i , Q_s , Q_d and the well capacity C_1 under gate 2 (fig. 6c,d) in an inhibit configuration is (ideally) given by:

$$Q_s = \begin{cases} Q_i & \text{if } C_1 \geq Q_i \\ 0 & \text{if } C_1 = 0 \end{cases} \quad (6a)$$

$$Q_d = \begin{cases} 0 & \text{if } C_1 \geq Q_i \\ Q_i & \text{if } C_1 = 0 \end{cases} \quad (6b)$$

The charge-handling capacity C_1 is dependent on Q_c , through eq. (4) of the potential V_{fg} and can be calculated by using eq. (1) and (2). Hence, Q_s and Q_d as function of Q_i and Q_c are known in terms of process and bias parameters. For the inhibit configuration in which a floating diffusion structure [16] is incorporated, the same procedure can be followed.

The Monte Carlo tolerance analysis was applied to the inhibit configuration of fig. 6 and the results are shown in fig. 7. The outputs Q_s and Q_d are plotted as function of Q_i with Q_c as parameter in fig. 7a and 7b respectively. The number of computer runs was 20,000 and the CPU time 3 minutes and 30 seconds. A stand-alone, standardized inhibit configuration as shown in fig. 6 has not been incorporated yet on a test chip and therefore no direct measurement results are available.

The switching behaviour of the inhibit configuration as function of Q_c can be clearly recognized in fig. 7. The control charge Q_c is increased from 0 to 0.45 pC in discrete steps of 0.15 pC. When the value of Q_c lies between 0 and 0.3 pC, the inhibit configuration operates as a *programmable multi-threshold* [8]. The standard deviation values are high in this operating range, as can be seen in fig. 7. It illustrates why this operation has a high cost factor [8] and is usually avoided in MVL-CCD's.




Fig. 7 a) Monte Carlo simulation of the output charge Q_s of the inhibit gate configuration as function of Q_i with Q_c as parameter.




Fig. 7 b) Monte Carlo simulation of the output charge Q_d as function of Q_i with Q_c as parameter.

4. The tolerance analysis of MVL-CCD functions

In the past, several methods have been developed to decompose any MVL function into basic CCD gate configurations [8]. A simple example of a decomposition scheme is seen in fig. 8.





Fig. 8 Decomposition scheme of the predecessor function in quaternary logic.

It is the scheme of the circuit which performs the predecessor function in the charge domain in radix four. A photomicrograph of the actual circuit layout is shown in fig. 9.



40 μm

Fig. 9 Photomicrograph of the predecessor circuit including read-in and read-out circuits.

The occupied chip area is less than 0.01 mm^2 using $10 \mu\text{m}$ minimum dimensions.

The (Pascal based) computer programs developed for the (Monte Carlo) tolerance analysis of basic CCD gate configurations have been combined and extended in order to quickly simulate the tolerance behaviour of multiple-valued logic CCD functions starting from the decomposition schemes. The distributions of charges at each point of the decomposition scheme can be recalled, which is important in order to determine the optimum location of logic-level regenerators. This (interactive) computer program was applied to the predecessor circuit and the results are seen in fig. 10.




Fig. 10 Monte Carlo simulation and actual measurement results of the output charge Q_o versus the input charge Q_i of the predecessor circuit.

The input charge Q_i is plotted along the horizontal axis and the mean and standard deviation values of the output charge Q_o along the vertical axis, together with the measured results. The number of computer runs was 12,000 and the required CPU time 2 minutes.

The input and output signals of a complete CCD operate in the voltage domain. A photograph of the input and output voltages of the predecessor circuit, working at a clock frequency of 50 kHz, is seen in fig. 11. Because equal flat band voltages were assumed for the first and second poly silicon gates during the design of the circuit, the gate voltage V_{in} (fig. 2) of the constant $\langle 3 \rangle$ gate configuration (fig. 8) has been increased in fig. 11 to compensate for the resulting effects. The total delay between input and output voltage is two clock-pulse periods. The influence of surface




Fig. 11 Input and output signals of the quaternary logic predecessor circuit ($f_c = 50$ kHz)

- a) quaternary logic input signal
 b) output signal of the predecessor (delay 2 clock pulse periods)

states on the behaviour of the predecessor is clearly seen in fig. 11b. In order to investigate the relationship between the charges in fig. 10 and the input and output voltages of the (non-compensated) predecessor circuit, the behaviour of the read-in and read-out structures must be accurately known. These structures have been incorporated for this purpose in the test chip as shown in fig. 1. The measured mean and standard deviation values of the sensitivities of the read-in circuit are 0.203 pC/V and 0.004 pC/V and of the read-out circuit 3.99 V/pC and 0.22 V/pC respectively.

The curve representing the behaviour of the output charge of the predecessor circuit as function of the input charge as shown in fig. 10, can be divided into two regions:

- in the first region ($Q_i < 0.3$ pC), the inhibit and constant $\langle 3 \rangle$ gate configuration dominate the logic behaviour. As a result of the difference in flat band voltages, the charge-handling capacity of the constant $\langle 3 \rangle$ configuration is larger than calculated. The standard deviations in the switching region are large as can be seen in fig. 10. This results from the calculation methods as used in the Monte Carlo analysis, in which the average charge levels are calculated in inhibit configurations which are either switched on or off.
- in the second region ($Q_i > 0.3$ pC), the multi-threshold configuration ($C_1 = \langle 1 \rangle$ and $C_2 = \langle 2 \rangle$) (fig. 8) dominates the logic behaviour. The differences between the calculated and measured values of the charges of the multithreshold configuration are probably caused by deviations in flat band voltages and charge transfer inefficiencies.

In a similar way as discussed for the predecessor circuit, the tolerance behaviour and associated yield at each point of any MVL-CCD circuit or system can be investigated by using this extended Monte Carlo tolerance analysis computer program.

5. Conclusions

The tolerance behaviour of basic CCD gate configurations has been investigated by means of the Monte Carlo tolerance analysis method. In can be used to improve the behaviour of these configurations. The calculated results have been compared with measurement data. Deviations in flat band voltages under first and second poly silicon gates and the presence of dark currents and charge-transfer inefficiencies are suspected to contribute to the differences between calculated and measured values.

A computer program was developed to calculate the tolerance behaviour of MVL-CCD functions and systems from the decomposition schemes with little effort. The results can be used to locate the positions of logic-level regenerators in an MVL system. It was found that differences in flat band voltages play an important role in the logic behaviour of MVL-CCD's. The influence of dark currents, surface states and speed limiting efforts on the overall logic behaviour of MVL-CCD's cannot be neglected and therefore the system models should be extended in the near future to incorporate their effects.

Acknowledgements

The authors wish to thank O. Memelink, J. Holleman and W. Peeters for the valuable discussions, C. Steenbergen and F. Biemans for designing the test chips and A. Aarnink for processing the chips.

References

- [1] A. Slob, G.A.A. Bos, "Four-valued logic", Philips Research Laboratories, technical note No. 235/77, unpublished.
- [2] C.A. Johnson, J.R. Armstrong, "Improved I^2L for multivalued logic", in Proc. of the 11th International Symposium on Multiple-Valued Logic, Oklahoma City (OK), May 1981, pp. 200-204.
- [3] T.T. Dao, "Threshold I^2L and its applications to binary symmetric functions and multivalued logic", IEEE Journal of Solid-State Circuits, Vol. SC-12, No. 5, Oct. 1977, pp. 463-472.
- [4] N. Friedman, C.A.T. Salama, F.E. Holmes and P.M. Thompson, "Realization of a multivalued integrated injection logic (M I^2L) full adder", IEEE Journal of Solid-State Circuits, Vol. SC-12, No. 5, Oct. 1977, pp. 532-534.

- [5] L.K. Russell, "Multilevel NMOS circuits", COMPCON-Spring, San Francisco, USA, Feb. 1981, unpublished.
- [6] C.H. Séquin, M.F. Tompsett, "Charge transfer devices", Academic Press, New York, 1975, pp. 238-243.
- [7] H.S. Abdel-Aty Zohdy, S.G. Chamberlain and L.A.K. Watt, "Limitations of multilevel storage in charge-coupled devices", IEEE Transactions on Electron Devices, Voi. ED-27, No.9, Sept. 1980, pp. 1733-1743.
- [8] H.G. Kerkhoff, H.A.J. Robroek, "The logic design of multiple-valued logic functions using charge-coupled devices", in Proc. of the 12th International Symposium on Multiple-Valued Logic, Paris, France, May 1982, pp. 35-44.
- [9] S.T. Li, "Computer-aided tolerance assignment and analysis", Ph.D. dissertation, Georgia Institute of Technology, May 1974.
- [10] H.P. Herrmann, "Ausbeuteberechnung und Optimierung von integrierten Schaltungen", Ph.D. dissertation, Universität (TH) Karlsruhe, May 1980.
- [11] J.M. Hammersley, D.C. Handscomb, "Monte Carlo methods", John Wiley & Sons Inc, New York, 1964.
- [12] H.G. Kerkhoff, M.L. Tervoert and H.A.C. Tilmans, "Design considerations and measurement results of multiple-valued logic CCD's", in Proc. 11th International Symposium on Multiple-Valued Logic, Oklahoma City, OK, May 1981, pp. 205-211.
- [13] J. Nievergeldt, J. Farrar, and E.M. Reingold, "Computer approaches to mathematical problems", Prentice Hall, 1974, pp. 151-152.
- [14] D.S. Perloff, F.E. Wahl and J.D. Reimer, "Contour maps reveal non-uniformity in semiconductor processing", Solid-State Technology, Feb. 1977, pp. 31-36.
- [15] F.J. List, "Design and simulation of a voltage stabilization and clamp circuit in single-channel MOS technology", (in Dutch), Twente University of Technology, report nr. 1222.3301, Enschede, May 1982.
- [16] H.G. Kerkhoff, "Theory and design of multiple-valued logic CCD's", in "Computer science and multiple-valued logic: theory and applications", Chapter 16, edited by D.C. Rine, North-Holland Pub., to be published.
- [17] R.J. Handy, "Charge sensing amplifier", Ph.D. thesis, University of California, Los Angeles, 1977.
- [18] R.A.J. Gal, "Simulations and measurements on floating gate structures", Twente University of Technology, report nr. 1217.3346, Enschede, Feb. 1980.

AD P 002347

TABULAR METHODS FOR THE DESIGN OF CCD MULTIPLE-VALUED CIRCUITS

Joo-kang Lee and Jon T. Butler

Department of Electrical Engineering and Computer Science
Northwestern University
Evanston, IL 60201

ABSTRACT

A tabular method for the design of multiple-valued CCD circuits is introduced which produces less expensive realizations with a significantly smaller table than a method proposed by Robroek [4] and Kerkhoff and Robroek [3]. In addition, a universal cost table method is shown which produces even less expensive realizations, but which has a considerably longer table. Further, a flexible CCD circuit is shown which produces any unary function by a simple adjustment of voltage levels.

In this paper, an improved version of the tabular technique [3,4] is presented, which produces lower cost realizations. Also, a universal cost table approach is described which produces even lower cost realizations. These techniques are compared on the basis of the average cost of the realizations produced and on algorithm complexity. Additionally, a programmable circuit is introduced and compared with the above techniques. Although the discussion will concentrate on one-input functions, the synthesis can be extended to n-input functions for $n > 1$ in a straightforward way.

I. INTRODUCTION

In multiple-valued CCD circuits, logic levels are represented by quantities of charge. Operations, such as charge addition and charge overflow, can be combined to form combinational logic devices. Because preservation of a logic level does not depend on a flow of charge, as in T^2L and I^2L technologies, very little power is consumed. As a result, CCD is well suited to high density VLSI implementation. Problems such as low speed and logic level deterioration do exist and remain to be solved. In spite of this, multiple-valued CCD technology is an area of considerable interest.

In a pioneering paper, Kerkhoff and Tervoert [1] described the implementation of a set of 4-valued CCD circuits which comprise a logically complete set of gates. The sensitivity of such gates to manufacturing imperfections and power supply fluctuations, was described in Kerkhoff, Tervoert, and Tilmans [2]. CCD technology has now matured to the point here logic design techniques have been given careful study. In Kerkhoff and Robroek [3], synthesis techniques for other technologies were adapted to CCD. Similarly, Ishizuka [5] has considered the synthesis of unary CCD circuits using multithreshold design techniques. A synthesis technique expressly for one-input 4-valued CCD circuits was presented in [3] and, in greater detail, in Robroek [4]. It is based on the decomposition of a given function into subfunctions, which, in turn, are realized from a set of four basic logic operations. A cost is associated with each basic operation that is based on fabrication complexity. For example, a basic operation which occupies a large area tends to have a high cost. The synthesis technique produces realizations with small cost. Unlike previous algebraic techniques [6,7,8], this technique is tabular.

II. BACKGROUND

Fig. 1 shows four basic operations which are the basis of the two synthesis techniques proposed here. These operations are the set of five described in [1,2] less the linear programmable overflow. This has been omitted, as in [3], because of its high relative cost. The set shown in Fig. 1 is functionally complete [1]; any 4-valued function can be realized from this set. The notation here used here is identical to that used in [3]:

$$0|\alpha| = \begin{cases} 1 & \text{if } 0 < \alpha \\ 0 & \text{otherwise} \end{cases}$$

$$0|\alpha| = \begin{cases} 1 & \text{if } 0 > \alpha \\ 0 & \text{otherwise} \end{cases}$$

$$0|\alpha, \beta| = \begin{cases} 1 & \text{if } \alpha < 0 < \beta \\ 0 & \text{otherwise} \end{cases}$$

The synthesis technique proposed in this paper is presented in more detail in Lee [9]. It consists of the successive decomposition of a given function $f(x)$ into restfunctions which in turn may be further decomposed. The process continues until a restfunction occurs which appears in the table. For example, Fig. 2 shows the binary tree of an example decomposition. Here, $f(x)$ is divided into restfunctions $R_1(x)$ and $R_2(x)$, neither of which are in the table. However, $R_1(x)$ can be divided into two functions, $S_1(x)$ and $S_2(x)$, both of which are in the table. Thus, the tree terminates at $S_1(x)$ and $S_2(x)$. The function at a parent node is the sum of functions at the two daughter nodes (using the addition operation in Fig. 1). Therefore, summing the functions $S_1(x)$, $S_2(x)$, $S_3(x)$, $S_4(x)$, and $S_5(x)$ in Fig. 2, produces $f(x)$.





OPERATION & DECOMPOSITION LEVEL	RELATIVE COST FACTOR		MATHEMATICAL LEVEL
	CONDITION	COST	
ADDITION 	$n = 2$	2	$Q_o = \sum_{m=1}^n Q_{1m}$ $n = 2, 3, \dots$
CONSTANT 	$L = 1, 2, 3$	1	$Q_o = L$ $L = 1, 2, \dots$
FIXED OVERFLOW 	$r = 3$ $C_1 = C_2 = C_3 = 1$	4	$Q_{om} = C_m \cdot \left(\sum_{k=1}^m Q_k \right)^i + (Q_i - \sum_{k=1}^{m-1} C_k) \cdot Q_1^{m-1} C_k \cdot \prod_{k=1}^m C_k$ $m = 1, 2, \dots, r \quad r = 1, 2, \dots \quad C_k = 0, 1, \dots$
INHIBIT 	$n = 1; Q_1 < 2$ $n = 1; Q_1 < 3$	6 23	$Q_{sm} = Q_{1m} \cdot Q_c^{10}$ $Q_{dm} = Q_{1m} \cdot Q_c^{01}$ $m = 1, 2, \dots, n \quad n = 1, 2, \dots$

Figure 1. Four Basic Operations in 4-Valued CCD.




Figure 2. Example of the Decomposition of a Function $f(x)$ Into Five Cost Table Functions.

It is convenient to represent a one-variable 4-valued function as a 4-tuple $\langle x_0, x_1, x_2, x_3 \rangle$, where 0, 1, 2, and 3 map to x_0, x_1, x_2 and x_3 , respectively. There are three types of one-variable functions.

Definition: A function $\langle x_0, x_1, x_2, x_3 \rangle$ is an m -increasing (m -decreasing) function if and only if $x_0 < x_1 < x_2 < x_3$ ($x_0 > x_1 > x_2 > x_3$); otherwise it is an m -mixed function, where $m = \text{Max}[x_0, x_1, x_2, x_3] - \text{Min}[x_0, x_1, x_2, x_3]$.

For example, $\langle 0, 0, 2, 3 \rangle$, $\langle 3, 2, 0, 0 \rangle$, and $\langle 0, 2, 3, 0 \rangle$ represent 3-increasing, 3-decreasing, and 3-mixed functions, respectively. Note that the four constant functions are each 0-increasing and 0-decreasing.

Definition: The transition count (TC) of a mixed function is the number of times the trend in output logic values changes from decreasing to increasing or vice versa plus 1 if the function is initially decreasing.

In general, the cost of an increasing function is less than that of a decreasing function, which in turn, is less than that of a mixed function. Increasing functions require fixed overflows only, plus perhaps an adder. Decreasing functions require, in addition, inhibit circuits. Within the set of mixed functions, those with a higher TC generally, have a higher cost because of the additional inhibits needed for each transition. This can be seen in the preview of the synthesis technique shown in Table I on the next page.

The number of increasing, decreasing, and mixed m -valued unary functions can be calculated as follows. Consider first the enumeration of increasing functions. Rather than counting such functions directly, we prefer to establish a one-to-one correspondence with sequences of values whose number is determined in a straightforward way.

An increasing function f has the form $f = \langle f_0, f_1, \dots, f_{m-1} \rangle$, where $f_i < f_{i+1}$. Appending to f the sequence $\langle 0, 1, \dots, m-1 \rangle$ and rearranging in increasing order, produces an ordered sequence of length $2m$, where every value, $0, 1, \dots, m-1$, occurs at least once. Let F_m denote the set of

Example 1:

Function	TC	Type	Cost	Decomposition	Composition (adders are not shown)
<0,0,2,3>	0	increasing	10	<0,0,1,1> , <0,0,1,2>	2 fixed overflows
<3,2,0,0>	1	decreasing	20	<2,2,0,0> , <1,0,0,0>	1 fixed overflow & 2 inhibits
<0,2,3,0>	1	mixed	22	<0,1,1,0> , <0,1,2,0>	2 fixed overflows & 2 inhibits
<0,2,0,3>	2	mixed	29	<0,0,0,1> , <0,2,0,2>	3 fixed overflows & 2 inhibits
<2,0,3,0>	3	mixed	38	<2,0,0,0> , <0,0,2,0> , <0,0,1,0>	2 fixed overflows & 4 inhibit

Table I. Results of the Synthesis Technique on Example Functions

n-valued increasing functions, and let S denote the set of ordered sequences described^m above. then, $F_m < S_m$. conversely, for a given sequence S_m , eliminating one copy of each i , for $0 < i < m-1$, yields a distinct increasing function in F_m . Thus, $S_m < F_m$, and we have $F_m = S_m$.

An increasing sequence in S can be specified as a set of $2m$ positions separated into m groups by $m-1$ dividers. The dividers mark the transition from i to $i+1$, for $0 < i < m-2$. Since there are $2m - 1$ spaces between the $2m$ positions, $S = C(2m-1, m-1)$, where $C(n,r)$ is the number^m of combinations of n things taken r at a time. Thus, the number of increasing functions N_{inc} is given as

$$N_{inc} = C(2m-1, m-1). \quad (1)$$

Applying Sterling's approximation yields,

$$N_{inc} \approx 4^m / 2(\pi m)^{1/2}, \quad (2)$$

when m is large. (2) is also reasonably accurate for m as small as 4.

The set of decreasing functions are built up in an analogous way, and we have

$$N_{dec} = N_{inc}$$

Since the total number of unary functions is m^m , the fraction which are either increasing or decreasing,

$$(4/m)^m / 2(\pi m)^{1/2},$$

becomes vanishingly small as m approaches infinity. However, for $m = 4$, the fraction of functions which are either increasing or decreasing is a substantial percentage, 25%.

Consider now the synthesis technique. Three principles drive the decomposition. At each step, where a function f is divided into two restfunction r_1 and r_2 ;

1. the TC of both r_1 and r_2 should be less than (or at most equal to) that of f ,

2. if f contains a 3 (or larger value), the corresponding values in r_1 and r_2 should be 2 or 1

(smaller), unless a cost table function would otherwise be obtained. For example, under this principle, 6-valued function <1,0,3,2,5,4> would be divided into two functions containing 0's, 1's, 2's, and 3's, while <4,5,4,4,5,4> would be divided into a function containing 0's and 1's and <4,4,4,4,4,4>, since the latter is a low-cost table function, and

3. the functions r_1 and r_2 should be chosen to minimize the total number of component functions. Dividing the logic values equally among r_1 and r_2 tends to do this.

III. THE COST TABLE

The basis for the technique reported in Kerkhoff and Robroek [3] and Robroek [4] is a table of 45 four-valued one-variable functions. Associated with each is a cost which is the sum total of the costs of the basic operations that make up the function. Such a table is called a **cost table**. In this section, we introduce a cost table of only 24 functions and show that the functions produced have a lower cost, on the average, than that of [3,4].

Common to both the cost table of [4] and the one presented here are the four unit functions, <1,0,0,0>, <0,1,0,0>, <0,0,1,0>, and <0,0,0,1>. From these, all 256 one-variable functions can be synthesized. Thus, a cost table of size four is sufficient for the realization of all functions. However, target functions synthesized from this table will be quite costly since many unit functions will be required. The addition of functions to the table which are realized more efficiently by other combinations of basic operations results in more efficient realizations of still more functions. Ultimately, one can have a table of 256 functions, in which case the synthesis of a one-variable function f consists of just looking for f in the table. The latter is a **universal cost table**. This larger table produces the lowest cost realizations of unary functions, but it is considerably longer than either of the other two tables described here.

For ease of representation, we adopt the notation of [4] for the four basic operations:

C(L) ; Constant L generation

A(Q₁, Q₂, Q₃) ; Addition of three input charges Q₁, Q₂, and Q₃.

I(Q₁, Q_c, Q_o) ; Inhibit where, Q₁, Q_c, and Q_o are the input, control, and output charge respectively.

F(Q_x, C₁, C₂, C₃, Q₁, Q₂, Q₃) ; Fixed overflow where Q_x is the input charge, C₁, C₂, and C₃ are optional well capacities, and Q₁, Q₂, and Q₃ are optional outputs.

Shown below is the cost table of 24 functions. For each entry, both the function cost and its realization are shown.

No. Function Cost Realization

1	1 1 1 1	1	C(1)
2	2 2 2 2	1	C(2)
3	3 3 3 3	1	C(3)
4	1 2 3 3	3	A(1, Q _x)
5	2 3 3 3	3	A(2, Q _x)
6	0 0 0 1	4	F(Q _x , 1, 1, 1, 0, 3)
7	0 0 1 1	4	F(Q _x , 1, 1, 0, 2)
8	0 1 1 1	4	F(Q _x , 1, 0, 1)
9	0 0 1 2	4	F(Q _x , 1, 2, 0, 2)
10	0 1 2 2	4	F(Q _x , 2, 0, 1)
11	0 1 1 2	6	F(Q _x , 1, 1, 1, 0, 1, 0, 3); A(Q ₁ , Q ₃)
12	0 1 3 3	6	F(Q _x , 1, 2, 0, 2); A(Q ₂ , Q _x)
13	0 2 3 3	6	F(Q _x , 1, 0, 1); A(Q ₁ , Q _x)
14	1 0 0 0	7	I(1, 0, 0, 0)
15	2 0 0 0	7	I(2, 0, 0, 0)
16	0 2 2 2	7	I(2, 0, 0, 0)
17	0 0 1 0	10	F(Q _x , 1, 1, 1, 0, 2, 0, 3); I(Q ₂ , Q ₃ , Q _d)
18	0 1 0 0	10	F(Q _x , 1, 1, 0, 1, 0, 2); I(Q ₁ , Q ₂ , Q _d)
19	0 1 1 0	10	F(Q _x , 1, 1, 1, 0, 1, 0, 3); I(Q ₁ , Q ₃ , Q _d)
20	0 1 2 0	10	F(Q _x , 2, 1, 0, 1, 0, 2); I(Q ₁ , Q ₂ , Q _d)
21	1 1 0 0	11	F(Q _x , 1, 1, 0, 2); I(1, 0, 0, 0)
22	1 1 1 0	11	F(Q _x , 1, 1, 1, 0, 3); I(1, 0, 3, 0)
23	2 2 0 0	11	F(Q _x , 1, 1, 0, 0); I(2, 0, 0, 0)
24	2 2 2 0	11	F(Q _x , 1, 1, 1, 2, 0, 3); I(2, 0, 3, 0)

Table II. Cost Table Used in the Synthesis Techniques

IV. SYNTHESIS OF UNARY FUNCTIONS USING COST TABLE

The synthesis technique is described in ALGOL in Table III. Although it appears to be complicated, it is not.

The constant functions <1,1,1,1>, <2,2,2,2>, and <3,3,3,3> are synthesized trivially; each is in the cost table.

An increasing function f which is not a constant function can be split into a pair of functions C₁ and C₂ whose sum is f, where C₁ and C₂ are both in the cost table or one of C₁ and C₂ is in the table and the other is a constant times a function in the cost table. In either case, a

search produces the minimal cost realizations.

A decreasing function which is not a constant function is handled in the same way except for three functions <2,1,0,0>, <2,1,1,0>, and <3,2,1,0>, whose minimum realization involves <2,0,0,0>.

For a mixed function f, the procedure is different, depending on whether f has 0's and where they are located.

procedure DECOMPOSITION (f)

```
// f(x) is a target function to be synthesized. //
// M(x) is a multiple function. //
// Ri(x) is a restfunction, where i = 1,2,... //
// T is the cost table. //
// Ci(x) is a function in the cost table. //
// I is the set of all increasing function. //
// D is the set of all decreasing function. //
```

```
1 if f(x) ∈ T then return
2 if f(x)/2 ∈ T then call MULTIPLE (f); return
3 if f(x) ∈ I then /f(x) is increasing function/
4   if ∃{Ci(x), Cj(x) ∈ I} [Ci(x) + Cj(x) = f(x)]
   /if there exist Ci(x) & Cj(x) which are
   in I, such that they form f(x)/
5     then choose lowest cost pair; return
6   else split f(x) into C1(x) & M(x) such
   that C1(x) ∈ I and M(x)/2 ∈ T;
7     call MULTIPLE (M); return
8 if f(x) ∈ D then /f(x) is decreasing function/
9   case
10    :f(x) = <2,1,0,0>, <2,1,1,0>, or <3,2,1,0>:
11      split f(x) into <2,0,0,0> & R(x)
12      call DECOMPOSITION (R); return
13    :x3 ≠ 0: split f(x) into <x3, x3, x3, x3> &
14      R(x);
15      call DECOMPOSITION (R); return
16    :else: split f(x) into C1(x) & C2(x) such
17      that C1(x), C2(x) ∈ D; return
18      /there are six decreasing functions
19      to be candidates in T /
20   end
```

/ if f(x) is mixed function, then there are several cases to be considered/

```
17 case
18   :x0 = x1 = 0 or x2 = x3 = 0:
19     if ∃{Ci(x), Cj(x)} [Ci(x) + Cj(x) = f(x)]
20       then return
21     else split f(x) into C1(x) & the largest
22       value of M(x) [M(x)/2 ∈ T];
23       call MULTIPLE (M); return
24   :x1 = 0 or x2 = 0:
25     if x0 < 1, x1 > 2, x2 = 0, and x3 > 2
26       then split f(x) into <0, 2, 0, 2> & R(x);
27       call MULTIPLE (<0, 2, 0, 2>);
28       call DECOMPOSITION (R); return
29     else split f(x) into <x0, x1, 0, 0> &
30       <0, 0, x2, x3>;
31       call DECOMPOSITION (<x0, x1, 0, 0>);
32       call DECOMPOSITION (<0, 0, x2, x3>);
33       return
```

(procedure DECOMPOSITION continued)

```

30 :x0 = 0 or x3 = 0:
31   case
32     :f(x) = <0,2,1,3>:
33       split f(x) into <0,1,1,2> & <0,1,0,1>;
34       call DECOMPOSITION (<0,1,0,1>); return
35     :f(x) = <2,1,3,0> or <3,1,2,0>:
36       split f(x) into <2,0,0,0> & R(x);
37       call DECOMPOSITION (R); return
38     :{C1(x), C1(x)} [C1(x) + C1(x) = f(x)]:
39       choose lowest cost pair; return
40     :{C1(x), M(x)} [M(x)/2 ∈ T and C1(x) +
41       M(x) = f(x)]:
42       call MULTIPLE (M); return
43   :else: split f(x) into <x1,x1,x1,0> or
44     <0,x1,x1,x1> & R(x) such that
45     Min{x0, x1, x2, x3} = x1 ≠ 0;
46     call DECOMPOSITION(R); return
47   end
48 :else: /in this case, f(x) has no 0/
49   if x0 = 2
50     then
51       case
52         :f(x) = <2,3,2,1>: split f(x) into
53           <1,1,1,1> & R(x);
54           call DECOMPOSITION (R); return
55         :f(x) = <2,3,2,3>: split f(x) into
56           <0,1,2,3> & R(x);
57           call DECOMPOSITION (R); return
58         :x1 > 2, x2 > 2, x3 > 2: split
59           f(x) into <2,2,2,2> & R(x);
60           call DECOMPOSITION; return
61         :else: split f(x) into the largest
62           two valued C1(x) [C1(x) ∈ D]
63           & R(x);
64           call DECOMPOSITION (R); return
65       end
66     else / x0 = 1 or x0 = 3 /
67       if <3,2,1,2> or <3,2,1,3> then
68         split f(x) into <3,2,0,0> & R(x);
69         call DECOMPOSITION (R); return
70       if {C1(x), C1(x)} [C1(x) + C1(x) = f(x)]
71         then choose lowest cost pair;
72         return
73       else split f(x) into <x1,x1,x1,x1>
74         & R(x) such that
75         Min{x0, x1, x2, x3} = x1;
76         call DECOMPOSITION (R); return
77     end
78   end DECOMPOSITION

```

procedure MULTIPLE (M)

```

case
  :<0,2,0,2>: call DECOMPOSITION (<0,1,0,1>);
  attach an inhibit with its input
  of constant <2> at the end of
  the string(s); return
  :<0,0,0,2> or <0,0,2,2>:
  call DECOMPOSITION (M/2);
  call DECOMPOSITION (M/2); return

```

(procedure MULTIPLE continued)

```

:else: call DECOMPOSITION (M/2);
attach an inhibit with its input
of constant <2> at the end of
the string(s); return
end
end MULTIPLE

```

Table III. Procedure DECOMPOSITION and MULTIPLE for the Cost Table Synthesis of 4-Valued Unary Functions

Procedure MULTIPLE is called by DECOMPOSITION to synthesize a given function which is a constant times a cost table function. For most functions, the product is obtained by an inhibit at the end of the string(s). However, function <0,0,0,2> and <0,0,2,2> are obtained by adding two identical step functions, <0,0,0,1> and <0,0,1,1>, respectively, since this produces a lower cost realization.

The total cost C{f} of a target function f is

$$C\{f\} = \sum_{j=1}^v C\{S_j\} + (v - 1)C\{A\},$$

where C{S_j} is the cost of a cost table function (or a constant times a cost table function) used in the realization of f, v is the number of such functions, and (v - 1)C{A} is the cost of adder.

Consider how the algorithm proceeds for the following two examples:

Example 2: <1,2,3,0>

Because this is a mixed function with x₃ = 0, line 30 of DECOMPOSITION is executed. Further, it corresponds to the case associated with line 37; i.e. it is the sum of cost table functions. There are only seven candidates (<1,0,0,0>, <0,0,1,0>, <0,1,0,0>, <0,1,1,0>, <0,1,2,0>, <1,1,0,0>, and <1,1,1,0>) in the cost table for which the target is the sum, and of these only the pair <0,1,2,0> and <1,1,1,0> sums to the function. Fig. 3 shows the decomposition tree. The total cost is 23; 10 + 11 + 2. □




Figure 3. Decomposition of <1,2,3,0>.

Example 3: <3,0,3,2>

This is also a mixed function and, since x₃ = 0, line 22 will be executed. Further, line 27 will be executed, and so the function will be split into <3,0,0,0> and <0,0,3,2>. DECOMPOSITION will be called again for each of these functions. <3,0,0,0> will cause line 14 to be executed, splitting this function into <1,0,0,0> and <2,0,0,0>. <0,0,3,2> will cause lines 18 and 21 to be executed producing <0,0,1,0> and <0,0,2,2>.

MULTIPLE will be called to decompose $\langle 0,0,2,2 \rangle$. Fig. 4 shows the decomposition tree for this function. The total cost is 40; $7 + 7 + 10 + 4 + 4 + (5 - 1) \cdot 2$. \square




Figure 4. Decomposition Tree of $\langle 3,0,3,2 \rangle$.

Although there are 24 functions in the cost table, 3 ($\langle 3,3,3,3 \rangle$, $\langle 2,3,3,3 \rangle$, and $\langle 0,2,3,3 \rangle$) do not contribute to the decomposition of any other unary function, while 2 ($\langle 1,2,3,3 \rangle$ and $\langle 0,1,3,3 \rangle$) contribute to the decomposition of only one other function ($\langle 3,2,3,3 \rangle$ and $\langle 2,1,3,3 \rangle$, respectively).

A comparison of the decomposition technique for the 24-entry cost table proposed here and the technique described in Kerkhoff and Robroek [3] and in Robroek [4] using a 45-entry cost table is shown in Lee [9]. For each of the 256 4-valued unary functions, the technique described here produces a decomposition with a cost less than or equal to that produced by the technique described in [3,4]. In 27 or approximately 11% of the functions, there is an improvement[†]. Further, the realizations produced by the 45-entry cost table approach are achieved by an exhaustive search of all decompositions of a given function, while the realizations produced by the 24-entry table are achieved with considerably less search.

V. THE UNIVERSAL COST TABLE

A further improvement can be obtained by adding to the 24-entry cost table lower cost realizations of functions for which the decomposition method is inefficient. For example, the function of Example 1, $\langle 1,2,3,0 \rangle$ was produced at a cost of 23 by adding two cost table functions. However, another realization exists using a fixed overflow, two inhibits, and an adder, (specifically $\{F(0_x, 2, 1, 0_1, 0_2), I_1(0_1, 0_2, 0_d), I_1(1, 0_2, 0_d), \text{ and } A(0_d^1, 0_d^2)\}$) with a cost of only 19.

[†]The cost table technique of [3,4] can be modified so that the cost of all realizations is equal to the cost produced by the technique described here by replacing $F(0_x, 1, 0_x)$ in the realizations of $\langle 0,1,1,1 \rangle$ and $\langle 0^2, 2, 3, 3 \rangle$ with $I(1, 0_x, 0_x)$ and by adding $\langle 0,1,1,2 \rangle$ to the 45-entry cost table. In addition, 22 functions are redundant; they can be removed without increasing the cost of any function. The resulting cost table is the 24-entry table shown here.

Thus, there is a tradeoff between the costs of the functions produced and the length of the cost table. At one extreme is the cost table of all functions, i.e. the universal cost table. A universal cost table is shown in Lee [9] which improves on 106 functions produced by the technique described here and on 126 functions produced by the technique describe in [3,4]. Because of its large size, the table is not repeated here. However, improvements on the cost table by Lee [9] have been found, and these are shown in Appendix A.

It is interesting to note that a significant portion of the functions in the universal cost table can be eliminated without reducing the average cost of realizations. These are the functions which are the sum of other cost table functions. In the Lee [9] cost table modified by the changes shown in Appendix A, all but 82 functions can be eliminated. Although this 82-entry table produces as efficient realizations as the 256-entry universal cost table, a search for optimum component functions is needed for many functions. Of course, in the universal cost table, such a search is not required; the realization is achieved by a table look-up.

VI. THE SMALLEST COST TABLE

As a basis of comparison, consider the smallest cost table consisting of the four unit functions $\langle 0,0,0,1 \rangle$, $\langle 0,0,1,0 \rangle$, $\langle 0,1,0,0 \rangle$, and $\langle 1,0,0,0 \rangle$. Although, no search is required, the realizations will be of high cost due to the small number of cost table functions. The average cost can be calculated as follows. Over all 256 unary functions, each unit function will be used $6 \cdot 4^3 (= 0 \cdot 4^3 + 1 \cdot 4^3 + 2 \cdot 4^3 + 3 \cdot 4^3)$ times. Since the unit function cost is 7, 10, 10, and 4, respectively, the total cost of the unit functions is $6 \cdot 4^3 (7 + 10 + 10 + 4) = 11904$, while the cost of the adders over all unary function is $(4 \cdot 6 \cdot 4^3 - 255)2 = 2562$, for a total cost of 14,466. Dividing by 256 yields 56.51, the average cost. As will be shown later this is considerably larger than the average costs associated with any of the other techniques. The worst case cost, 115, occurs with $\langle 3,3,3,3 \rangle$.

VII. UNIVERSAL UNARY PROGRAMMABLE CIRCUIT (UUPC)

An alternative to the custom design of an unary circuit is a fixed structured circuit in which the function is determined electrically. Fig. 5 shows the configuration. A constant charge (30_E) is injected into the root (a) of the tree. The input charge X controls which path the charge flows, while four voltage levels determine the well capacities [1] of the wells associated with nodes d, e, f, and g. If the three charge units from root node a exceeds the capacity of the destination well (d, e, f, or g), the extra charge is discarded into a dump [4]. The single output is the sum of the charges in d, e, f, and g.

This circuit can be designed nicely with a fixed overflow and inhibit circuits, as shown in Fig. 6. The 0_d output wells of inhibit circuits 2




Figure 5. The Universal Unary Programmable Circuit.




Figure 6. Decomposition of the UUPC.

and 4 correspond to nodes $d(f(0))$ and $f(f(2))$ and can be programmed. However, the Q_i output well cannot be programmed, and so programmable wells 5 and 6 must be added for $e(f(1))$ and $g(f(3))$.

The cost of this UUPC implementation is high, 82 (one fixed overflow ~ 4 , three inhibits with a Q_i of $3 Q_E \sim 69$, one constant, one 4-input addition ~ 6 , and two programmable wells ~ 2). A cost reduction can be obtained by replacing each of the high cost inhibits with a capacity of $3 Q_E$ by two inhibits which have a capacity of $1 Q_E$ and $2 Q_E$. The cost of the latter is significantly less than the former, so much so that, even though more basic operations are required, the overall cost is less. Fig. 7 show the new UUPC. It is achieved at a cost of 60. With respect to the synthesis of unary functions, the UUPC offers an alternative. Although it is significantly more expensive than any fixed unary function realization by the decomposition method, it is flexible enough to realize any unary function by adjusting four voltage level.

VIII. EXTENDING TO TWO OR MORE VARIABLES

A direct extension of the cost table technique is difficult for $n > 2$ because the large size of such a table could exceed the memory of present day computers. For example, a universal cost table for 4-valued 2-variable functions would have $4.3 \cdot 10^9$ entries. As an alternative, the quaternary or Q-map [4] can be used, in which 4-valued functions are expressed as a composition of one-variable subfunctions. An example is shown in Fig. 8. Here, the four subfunctions can be either the four rows or the four columns. Each subfunction is realized as a unary function by the techniques discussed perviously, while the choice of the subfunction is controlled by the appropriate variable.




Figure 7. A Lower Cost UUPC.

x \ y	0	1	2	3	cost
0	0	1	3	2	→ 16
1	2	1	3	0	→ 31
2	3	0	2	1	→ 34
3	1	2	0	3	→ 30
cost	16	19	20	19	total cost 74

total cost 111

Figure 8. Q-map of Function $f(x,y)$.

Example 4: Realization of the Function in Fig. 8.

Consider the two choices for subfunctions, rows of Fig. 8 or columns of Fig. 8. As shown, there is a lower overall cost if the columns are chosen as the subfunctions (the costs listed are from the universal cost table). Thus, we will let x be the controlling variable and synthesize the unary functions as seen in the columns. Fig. 9 shows the decomposition of the function of Fig. 8. The total cost is 171; $74 + 97$. □

Fig. 10 and Fig. 11 show the decomposition scheme of the product and carry output, respectively, of the 2-input 4-valued multiplier, using the universal cost table method. It is interesting to note that these multiplier circuits are more cost effective than circuits presented in [4]; the cost of the former are 114 (product output) and 32 (carry output), for a total cost of 146, while the costs of the latter are 133 and 50, respectively, for a total cost of 183. It is shown [4] that an implementation using the AllenGivone algebra [3,4] would cost 709, while a method based on a procedure introduced by McCluskey [3] would cost 267.




Figure 9. Decomposition of the Two-Variable Functions $f(x,y)$.




Figure 10. Decomposition of the Product Output of a 2-input 4-valued Multiplier.

The UUPC implementation can be extended to two or more variables in a straightforward way. Fig. 12 shows a universal binary programmable circuit made from five UUPC's. The total cost of such circuit is $5 \cdot 60 = 300$.

IX. CONCLUDING REMARKS

This paper has focused on various tabular techniques for the implementation of CCD circuits. A tabular method is shown which produces less




Figure 11. Decomposition of the Carry Output of a 2-Input 4-Valued Multiplier.




Figure 12. A Universal Binary Programmable Circuit.

expensive 4-valued unary circuits and has almost half the number of entries than does that proposed in [3,4]. A universal cost table is introduced which produces even lower cost realizations at the expense of considerably more entries. In addition, an electrically programmable circuit is introduced in which all unary functions are realized by a single structure of considerably higher cost, but which has the advantage of flexibility; any function can be realized by choosing appropriate voltage levels. Table IV shows a comparison between the four implementations. Although the emphasis has been on 4-valued logic, which is currently realizable [1], the methods can be extended to higher radix.

X. ACKNOWLEDGMENTS

A special thank you is due Kriss A. Schueller of the Department of Electrical Engineering and Computer Science, Northwestern University for many improvements to the universal cost table listed in Appendix A. Conversations with Waldo Kabat of the Department of Electrical Engineering and Computer Science, Northwestern University inspired other improvements.

Also, Robert E. Trout of the Department of Electrical Engineering and Computer Science of Northwestern University provided an improved counting argument for the number of increasing functions.

	Cost Table of {3, 4}	Improved Cost Table	Universal Cost Table	Smallest Cost Table	Programmable Circuit
number of functions in the cost table	45	24	256	4	0
average cost	21.10	20.72	18.38	56.51	60
maximum cost	47	47	47	115	60
number of functions which are not minimized	126	106	0	246	-
method of realizing a target function	by computer or by hand	by computer or by hand	by computer or by hand (synthesis is a search)	by computer or by hand (synthesis is additions of unit functions)	by electrical programming of well capacities

Table IV. Comparison of the Cost Table and UUPC Implementations of Multiple-Valued Logic Circuits

REFERENCES

- [1] H. G. Kerkhoff, M. L. Tervoert, "Multiple-Valued Logic Charge-Coupled Devices", IEEE Trans. Comput., vol. C-30, No. 9, Sept. 1981, pp. 644-652.
- [2] H. G. Kerkhoff, M. L. Tervoert, and H. Tilmans, "Design Considerations and Measurement Results of Multiple-Valued Logic CCD's," Proc. 1981 Int. Symp. Multiple-Valued Logic, Oklahoma City, OK, May 1981, pp. 205-211.
- [3] H. G. Kerkhoff, H. A. J. Robroek, "The Logic Design of Multiple-Valued Logic Functions Using Charge-Coupled Devices", Proc. 1982 Int. Symp. Multiple-Valued Logic, Paris, France, May 1982, pp. 35-44.
- [4] H. A. J. Robroek, "The Synthesis of MVL-CCD Circuits," M.Sc. report no. 1217.3936, Twente University of Technology, Enschede, Dec. 1981.
- [5] O. Ishizuka, "A Consideration for Realizing Unary Functions of a Multi-Valued Variable", Proc. 1982 Int. Symp. Multiple-Valued Logic, May 1982, pp. 89-93.
- [6] C. M. Allen, D. D. Givone, "A Minimization Technique For Multiple-Valued Logic System," IEEE Trans. Comput., vol. C-17, Feb. 1968, pp. 182-184.
- [7] M. Davio, J-P. Deschamps, "Synthesis of Discrete Functions Using I^2L Technology", IEEE Trans. Comput., vol. C-30, No. 8, Sept. 1981, pp. 653-661.
- [8] E. J. McCluskey, "Logic Design of Multi-Valued I^2L Logic Circuit", IEEE Trans. Comput., vol. C-28, No. 8, Aug. 1979, pp. 546-559.
- [9] J. K. Lee, "Synthesis Techniques for Four-Valued Logic CCD's Circuit", M.S. Thesis, Northwestern University, Evanston, IL, Aug. 1982.

APPENDIX A

IMPROVEMENTS ON THE REALIZATIONS OF THE UNIVERSAL COST TABLE FUNCTIONS SHOWN IN LEE[9]

Function	Realization	New Cost	Previous Cost
0003	$I(2,0001,0_s); A(0_s,0001)*$	13	16
0030	$I(2,0010,0_s); A(0_s,0010)*$	19	29
0031	$A(0030, 0_3 \text{ of } 0010)**$	21	23
0033	$I(2,0011,0_s); A(0_s,0011)*$	13	16
0300	$I(2,0100,0_s); A(0_s,0100)*$	19	29
0301	$A(0300, 0_3 \text{ of } 0100)**$	21	31
0302	$0301 + 0001$	27	31
0303	$I(2,0101,0_s); A(0_s,0101)*$	21	33
0323	$0200 + 0123$	19	21
0330	$I(2,0110,0_s); A(0_s,0110)*$	19	29
0331	$A(0330, 0_3 \text{ of } 0110)**$	21	23
1003	$1000 + 0003$	22	25
1030	$1000 + 0030$	28	38
1031	$1000 + 0031$	30	31
1033	$1000 + 0033$	22	25
1303	$1000 + 0303$	30	34
2003	$2000 + 0003$	22	25
2020	$I(2,0101,0_s)*$	19	26
2030	$2000 + 0030$	31	38
2031	$2020 + 0011$	25	32
2032	$2020 + 0012$	25	35
2033	$2000 + 0033$	22	25
3003	$I(2,1001,0_s); A(0_s,1001)*$	22	33
3020	$2020 + 1000$	28	35
3030	$I(2,1010,0_s); A(0_s,1010)*$	28	47
3031	$A(3030, 0_3 \text{ of } 1010)**$	30	41
3032	$3031 + 0001$	36	40
3033	$I(2,1011,0_s); A(0_s,1011)*$	22	34
3130	$2020 + 1110$	32	35
3131	$2020 + 1111$	22	29
3303	$I(2,1101,0_s); A(0_s,1101)*$	22	31

* A function of control input Q in an inhibit represents the realization of function itself. The output of that is used as control of the inhibit and as an input of the adder.

** The unused output Q_3 of the fixed overflow in the realization of a function is used as an input of the adder.

Session 4B
Switching Theory

SYNTHESIS METHOD FOR TERNARY LOGIC FUNCTION
BASED ON NAND-TYPE POLYPHECK

Michiaki Yanagita, Naohiro Fukuda, Yoshiaki Miyoshi,
Kyoichi Nakashima and Kazuharu Yamato

Department of Electronics, Himeji Institute of Technology
Himeji, 671-22 JAPAN

Abstract

This paper studies the synthesis of ternary logic functions based on a NAND-type polycheck. The size of term is the arithmetic sum of its truth values over all assignments of variable values. It serves as a measure of complexity.

Introduction

Multiple-valued logic, especially the ternary one, has the following advantages over the binary logic.

- (1) data capacity per line,
- (2) simplicity of line formation,
- (3) speed of data processing,
- (4) efficiency of data conveyance.

Some papers about the functional completeness have been reported^{1,2,3}. Polycheck is a function which

is functionally complete by itself⁴. From both practical and theoretical viewpoints it is interesting to develop a synthesis method based on single devices. In this paper the ternary logic and its utility based on NAND-type polycheck is discussed. The proposed method could serve for the design of ternary logic circuits.

Notation and Definitions

The variables x and y range over the set of truth values $L=(0, 1, 2)$. The logical sum \vee and logical product \cdot are defined by

$$x \vee y = \max(x, y), \quad x \cdot y = \min(x, y)$$

We introduce a set of 6 prime operators, called literals, on one variable such shown in Table 1 where \overrightarrow{x} , \overleftarrow{x} are called cyclic, inverse cyclic, respectively. And every ternary logic function has product-of-sum form:

Table 1 A set of 6 prime operators

x	\overrightarrow{x}	\overleftarrow{x}	$\beta_0(x)$	$\beta_1(x)$	$\beta_2(x)$
0	1	2	0	2	2
1	2	0	2	0	2
2	0	1	2	2	0

Table 2 expansion of unary functions

	x			expansion
	0	1	2	
	0	0	0	0
	0	0	1	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overrightarrow{x}$
	0	0	2	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overleftarrow{x}$
	0	1	0	$x \cdot s$
	0	1	1	$x \cdot (x \cdot x \vee x)$
	0	1	2	x
	0	2	0	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overrightarrow{x}$
	0	2	1	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot (x \cdot x \vee x)$
	0	2	2	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overleftarrow{x}$
	1	0	0	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot s$
	1	0	1	$s \cdot (x \cdot x \vee x)$
	1	0	2	$(x \cdot x \vee x) \cdot x \cdot x$
	1	1	0	$x \cdot (x \cdot x \vee x)$
$f(x)$	1	1	1	1
	1	1	2	$(x \cdot x \vee x) \cdot (x \cdot x \vee x)$
	1	2	0	x
	1	2	1	$(x \cdot x \vee x) \cdot (x \cdot x \vee x)$
	1	2	2	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overleftarrow{x}$
	2	0	0	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overrightarrow{x}$
	2	0	1	\overrightarrow{x}
	2	0	2	$\overrightarrow{x} \cdot x$
	2	1	0	$(\overrightarrow{x} \cdot x \vee x) \cdot x \cdot \overrightarrow{x}$
	2	1	1	$(x \cdot x \vee x) \cdot (x \cdot x \vee x)$
	2	1	2	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot x$
	2	2	0	$\overrightarrow{x} \cdot \overrightarrow{x}$
	2	2	1	$\overrightarrow{x} \cdot \overrightarrow{x} \cdot \overleftarrow{x}$
	2	2	2	2

$$f(x_1, \dots, x_n) = \prod_{(a_1, \dots, a_n)} \{ f(a_1, \dots, a_n) \vee x_1^{a_1} \vee \beta_1^{a_1}(x_1) \vee \dots \vee x_n^{a_n} \vee \beta_n^{a_n}(x_n) \} \quad (1)$$

where $x^0 = x$, $x^1 = \overrightarrow{x}$, $x^2 = \overleftarrow{x}$ and $\overleftarrow{\overleftarrow{a}} = a$ and $\overleftarrow{\overrightarrow{a}} = 2 - a$.

The three 0-consensus functions $\beta^0(x)$, $\beta^1(x)$,

$\beta^2(x)$ are represented as follows.

$$\beta^0(x) = \overleftarrow{x \cdot x}, \beta^1(x) = \overleftarrow{x \cdot x}, \beta^2(x) = \overleftarrow{x \cdot x}$$

Only Eq.(1) is the form which includes all 6 prime operators. The unary functions are expanded as in Table 2.

Definition 1: The logical sum $E(\underline{x})$, $(\underline{x}) = (x_1, x_2,$

$\dots, x_n)$, which often abbreviated as E , of some distinct literals is a term of the order denoted by $O(E)$ which is the number of literals included in E . The total number of literals in $f(\underline{x})$, which often abbreviated as f is said to be the degree of f and denoted by $D(f)$.

Definition 2: We also treat constants "0", "1", "2" as terms, and define

$$O(0) = 0, \quad O(2) = 2n+1$$

We do not define the order of constant "1" because it can be represented by the product-of-sum form of at most $2n$ -order terms.

Size of Term

Definition 3: The size $S(E)$ of a term E is defined as the pair $(a+2b)[b]$ where a and b are the number of truth values of E , 1 and 2.

Lemma 1: Consider the size of $E = x^a \vee x^b \cdot x^c (a, b, c \in L)$.

(i) If $a = b = c$, $E = x^a$. Then,

$$S(E) = 3[1]$$

(ii) If $a \neq b = c$, $E = x^a \vee x^b$. Then,

$$S(E) = 5[2]$$

(iii) In other cases,

$$S(E) = \begin{cases} 6[3] & \text{if } a \oplus b \oplus c = 0 \quad (2) \\ 4[2] & \text{if } a \oplus b \oplus c = 1 \quad (3) \\ 5[2] & \text{if } a \oplus b \oplus c = 2 \quad (4) \end{cases}$$

where \oplus denotes the mod.3 sum.

From Eq.(1), any term E can be represented as follows.

$$E = \overleftarrow{x_1^{a_1} \vee x_1^{a_2} \cdot x_1^{a_3} \vee x_2^{a_4} \vee x_2^{a_5} \cdot x_2^{a_6} \dots} \\ \dots \vee \overleftarrow{x_n^{a_{3n-2}} \vee x_n^{a_{3n-1}} \cdot x_n^{a_{3n}}} \\ a_{3i-2}, a_{3i-1}, a_{3i} \in L, 1 \leq i \leq n \quad (5)$$

and define the parameter vector P as follows.

$$P = (a_1 \oplus a_2 \oplus a_3, a_4 \oplus a_5 \oplus a_6, \dots, a_{3n-2} \oplus a_{3n-1} \oplus a_{3n})$$

Lemma 2: Consider the size of $2n$ -order term E given by Eq.(5) where $a_{3i-1} \neq a_{3i}$ ($1 \leq i \leq n$). Then,

$$S(E) = \begin{cases} (2 \times 3^n)[3^n] & \text{if } p \neq 0, p+q+r=n \\ (2 \times 3^{n-1})[3^{n-1}] & \text{if } p=0, r \neq 0, q+r=n \end{cases}$$

$$\left\{ \begin{array}{l} 2 \times (3^n - 1) \\ \{ 3^n - 1 \} \end{array} \right.$$

if $p = n=0, q=n$

where p, q, r are the numbers of element "0", "1", "2", respectively, in P .

Proof: Define the following term E_1 .

$$E = \overleftarrow{x_1^{a_{3(1)+2}} \vee x_1^{a_{3(1)+1}} \cdot x_1^{a_{3(1)+1}} \vee \dots} \\ \dots \vee \overleftarrow{x_n^{a_{3n}} \vee x_n^{a_{3n-1}} \cdot x_n^{a_{3n}}}$$

1) If $P = (2, 2, \dots, 2)$, then

$$S(E) = S(x_1^{a_1} \vee x_1^{a_2} \cdot x_1^{a_3} \vee E_1) \\ = S(2 \vee E_1) + S(2 \vee E_1) + S(1 \vee E_1) \\ \text{(from Eq.(4))} \\ = 2 \times 3^{n-1} + 2 \times 3^{n-1} + S(1 \vee E_1) \\ = 2 \times 3^n - 1$$

where $+$ denotes the arithmetic sum. In this case, it is clear from the process of this proof

that this term E takes 3^{n-1} truth values "2". Therefore, from the Definition 3, $S(E) = 2 \times 3^{n-1} [3^{n-1}]$.

2) If $P = (1, 1, \dots, 1)$, then from Eq.(3),

$$S(E) = \{ 2 \times (3^n - 1) \} [3^{n-1}]$$

3) If $P = (0, 0, \dots, 0)$, then from Eq.(2),

$$S(E) = (2 \times 3^n) [3^n]$$

4) If $r_i \in \{1, 2\}$ for all i ($q \neq n, r \neq n, q+r=n$), then

$$E = \hat{E}_q \vee E_q$$

where suffix numbers of x, \vee are renumbered such that the mod.3 sum of the superscripts of each

variable in \hat{E}_q is 1 and that in E_q is 2, i.e.,

$$a_1 \oplus a_2 \oplus a_3 = a_4 \oplus a_5 \oplus a_6 = \dots \\ \dots = a_{3q-2} \oplus a_{3q-1} \oplus a_{3q} = 1 \\ a_{3q+1} \oplus a_{3q+2} \oplus a_{3q+3} = a_{3q+4} \oplus a_{3q+5} \oplus a_{3q+6} = \dots \\ \dots = a_{3n-2} \oplus a_{3n-1} \oplus a_{3n} = 2$$

$$\hat{E}_q = \overleftarrow{x_1^{a_1} \vee x_1^{a_2} \cdot x_1^{a_3} \vee x_2^{a_4} \vee x_2^{a_5} \cdot x_2^{a_6} \dots}$$

$$\dots \vee \overleftarrow{x_q^{a_{3q-2}} \vee x_q^{a_{3q-1}} \cdot x_q^{a_{3q}}}$$

$$E_q = \overleftarrow{x_{q+1}^{a_{3(q+1)+2}} \vee x_{q+1}^{a_{3(q+1)+1}} \cdot x_{q+1}^{a_{3(q+1)+1}} \vee \dots}$$

$$\dots \vee \overleftarrow{x_n^{a_{3n-2}} \vee x_n^{a_{3n-1}} \cdot x_n^{a_{3n}}}$$

Therefore,

$$S(E) = S(x_1^{a_1} \vee x_1^{a_2} \cdot x_1^{a_3} \vee E_1) \\ = S(2 \vee E_1) + S(2 \vee E_1) + S(0 \vee E_1) \\ \text{(from Eq.(3))}$$

$$\begin{aligned}
&= 2^2 \times (3^{n-1} + 3^{n-2} + \dots + 3^{n-q+1} + 3^{n-q}) + S(E_q) \\
&= 2^2 \times (3^{n-1} + 3^{n-2} + \dots + 3^{n-q+1} + 3^{n-q}) \\
&\quad + S(2 \vee E_{q+1}) + S(2 \vee E_{q+1}) + S(1 \vee E_{q+1}) \\
&\hspace{15em} (\text{from Eq. (4)}) \\
&= 2 \times 3^n - 1 [3^n - 1]
\end{aligned}$$

- 5) If $P_i \in \{0, 1\}$ for all i ($P \neq 0, P+q=n$), then
 $S(E) = 2 \times 3^n [3^n]$
- 6) If $p_i \in \{0, 2\}$ for all i ($p \neq 0, p+r=n$), then
 $S(E) = 2 \times 3^n [3^n]$
- 7) If $P_i \in \{0, 1, 2\}$ for all i ($P \neq 0, P+q+r=n$), then

$$S(E) = 2 \times 3^n [3^n]$$

This concludes the proof.

Lemma 3: Consider the size of $(2n-j)$ -order term E' which is an n -variable function ($1 \leq j \leq n$). There are two forms of E' . One is the form which consists of literals of n variables. Another is the form which consists of literals of $(n-1)$ variables ($1 \leq i \leq n, i \leq j$). In the former case, E' can be represented as follows.

$$\begin{aligned}
E' = & \overleftarrow{a_3} x_1 \vee \overleftarrow{a_6} x_2 \vee \dots \vee \overleftarrow{a_{3i}} x_i \vee \overleftarrow{a_{3(i+1)-1}} x_{i+1} \vee \dots \vee \overleftarrow{a_{3(i+j)-1}} x_{i+j} \vee E_j \\
& \dots \vee \overleftarrow{a_{3j-1}} x_j \vee E_j
\end{aligned}$$

where $a_{3k-1} \neq a_{3k}$ ($i+1 \leq k \leq n, 0 \leq i \leq j$). The parameter vector P' of E' is that of E_j . Then,

$$S(E') = \begin{cases} (2 \times 3^n) [3^n] & \text{if } p' \neq 0, p' + q' + r' = n-j \\ (2 \times 3^{n-2} i) [3^{n-2} i] & \text{if } p' = 0, r' \neq 0, q' + r' = n-j \\ (2 \times 3^{n-2} i - 1) [3^{n-2} i - 1] & \text{if } p' = r' = 0, q' = n-j \end{cases}$$

where p', q', r' are the number of element "0", "1", "2", respectively, in P' .

In the latter case, E' can be represented as follows.

$$\begin{aligned}
E' = & \overleftarrow{a_{3(i+1)}} x_{i+1} \vee \overleftarrow{a_{3(i+2)}} x_{i+2} \vee \dots \vee \overleftarrow{a_{3l}} x_l \vee \overleftarrow{a_{3(l+1)-1}} x_{l+1} \vee \dots \vee \overleftarrow{a_{3(j-1)-1}} x_{j-1} \vee E_{j-1}
\end{aligned}$$

where $a_{3k-1} \neq a_{3k}$ ($l+1 \leq k \leq n, 1 \leq l \leq j-1$). The parameter vector P' of E' is that of E_{j-1} . Then,

$$S(E') = \begin{cases} (2 \times 3^n) [3^n] & \\ 3^l \times (2 \times 3^{n-1-2} l - 1) [3^l \times (3^{n-1-2} l - 1)] & \text{if } p' \neq 0, p' + q' + r' = n-j \\ 3^l \times (2 \times 3^{n-1-2} l - 1) [3^l \times (3^{n-1-2} l - 1)] & \text{if } p' = 0, r' \neq 0, q' + r' = n-j \\ 3^l \times (2 \times 3^{n-1-2} l - 1) [3^l \times (3^{n-1-2} l - 1)] & \text{if } p' = r' = 0, q' = n-j \end{cases}$$

where p', q', r' are the number of element "0", "1", "2", respectively, in P' .

From Lemmas 2 and 3, we can find out that the size of a term in a canonical form tends to decrease with the decrease of its order.

Subterm and Implicant

Definition 4: The ternary n -variable function f implies the ternary n -variable function g (notation: $f \subseteq g$) if for every (a_1, a_2, \dots, a_n)

$$f(a_1, a_2, \dots, a_n) \subseteq g(a_1, a_2, \dots, a_n)$$

If f doesn't imply g , then it is denoted as $f \not\subseteq g$.

Definition 5: A term e is said to be the subterm of a term E if e is the remainder after the removal of at least one literal from E .

Lemma 4: If e is the subterm of E , then the order of e is lower than that of E , i.e. $O(e) < O(E)$ and e implies E , $e \subseteq E$. From Definition 2 constants "0", "1", "2" also satisfy this lemma.

Definition 6: A term E is said to be the implicant of a ternary logic function f if E satisfies the following two conditions.

- 1) $E \subseteq f$ (6)
- 2) $e \not\subseteq f$ for any subterm e of E . (7)

Definition 7: A simplest form of a given n ternary logic function is a form minimizing the degree of the function.

Lemma 5: If a product-of-sum form of f is simplest, then every term is an implicant of f and each term is equal to $f < 2$ for at least one assignment of variable values.

Proof: Assume that the simplest form of f is

$$f = E_1 \cdot E_2 \cdot \dots \cdot E_k \quad (8)$$

Clearly Eq.(6) is satisfied. Suppose, for a subterm e_1 of E_1

$$e_1 \subseteq f$$

Then,

$$\begin{aligned}
f &= E_1 \cdot E_2 \cdot \dots \cdot E_k \\
&\supseteq e_1 \cdot E_2 \cdot \dots \cdot E_k \\
&\supseteq f \cdot f \cdot \dots \cdot f = f
\end{aligned}$$

Therefore,

$$f = e_1 \cdot E_2 \cdot \dots \cdot E_k \quad (9)$$

The degree of (9) is lower than that of (8). This contradicts the assumption. This completes the proof of the first half. The latter half is self-evident. This finished the proof.

Definition 8: Let the terms E_1, E_2, \dots, E_k be all implicants of f . If an implicant E_i satisfies the following equation,

$$E_i \supseteq E_1 \cdot E_2 \cdot \dots \cdot E_{i-1} \cdot E_{i+1} \cdot \dots \cdot E_k \quad (10)$$

then f can be realized without E_i . An implicant which doesn't satisfy the Eq.(10) is called an essential implicant.

Simplification Algorithm

Algorithm for Determination of Implicant

If $2n$ -order term F is an implicant, then for its $(2n-1)$ -order subterm e , $E \supseteq e \cdot f$, and its $(2n-k)$ -order subterm e' is also the subterm of $(2n-k+1)$ -order term f' , $2 \leq k \leq 2n$. Then, $2n-1 \geq 2n-k+1 \geq 1$. Therefore, when we want to check if a term F whose order takes from 1 to $2n$ is an implicant, we only examine the conditions of the implicant for the subterms with the order by one lower than F . A term is expressed as the logical sum of several literals. Therefore, the algorithm for the determination of implicants is as follows.

Step 1: Make a term E by taking one by one out of $2n$ sets $\{\overrightarrow{x_k}, \overleftarrow{x_k}, \overleftarrow{\overleftarrow{x_k}}, 0\}$, $\{\overrightarrow{x_k}, \overleftarrow{x_k}, \overleftarrow{\overleftarrow{x_k}}, \overleftarrow{\overleftarrow{\overleftarrow{x_k}}}, \overleftarrow{\overleftarrow{\overleftarrow{\overleftarrow{x_k}}}}\}$, $k=1, 2, \dots, n$, and combine them by logical sum.

Step 2: Examine whether or not the term E satisfies the following condition.

$$E \supseteq f$$

where the equality must hold for at least one assignment of variable values for which $f = 0$ or 1. If not, return to step 1 and make a new term. If satisfied, proceed to step 3.

Step 3: Examine whether or not the following condition is satisfied for the subterms e with the order by one lower than E .

$$e \cdot f$$

If not, return to step 1 and make a new term. If satisfied, proceed to step 4.

Step 4: The term obtained in above steps is an implicant. So write it out. Repeat above steps until no more combination of literals is found. Then this algorithm is terminated.

Simplification Algorithm

Assume that all implicants of f have been obtained.

Step 1: Construct a table relating the truth values of f to the truth values of each implicant such as Table 3.

Step 2: Encircle the point at where $f = f < 2$.

Step 3: Determine essential implicants.

Step 4: Determine the implicants which realize some truth values "0" of f that are not realized by the product-of-sum form of essential implicants from lower order terms.

Step 5: Determine the implicants which realize the remaining truth values of f from lower order terms.

The product-of-sum form of implicants obtained in above steps is the simplest.

Synthesis Algorithm

We start the synthesis algorithm with the simplest form of a function f . Assume that the simplest form of f consists of k implicants, E_1, E_2, \dots, E_k .

Step 1: Operate cyclic or inverse cyclic operator upon each term and determine their sizes $S(E_1^i)$,

$a \in L (1 \leq i \leq k)$.

Step 2: For the term $E_1^{i^*}$, $a^* \in L$, having the smallest size (in the case having two or three terms with the smallest size, for the one which has the greater number of truth value "0"), determine its implicants. If both the size and the number of truth value "0" are the same, then determine the implicants of $\overleftarrow{E_1^i}$.

Step 3: Determine the simplest form of $E_1^{a^*}$.

Step 4: Assume that the simplest form of $E_1^{a^*}$ is as follows.

$$E_1^{a^*} = I_1 \cdot I_2 \cdot \dots \cdot I_m$$

Then,

$$E_1 = \left\{ (I_1 \cdot I_2 \cdot \dots \cdot I_m)^{i^*} \right\}^{i^*}$$

Repeat above steps for E_i , $1 \leq i \leq m$, until every implicant can be expressed as the logical product of some literals.

From above steps, any ternary logic function can be synthesized based on NAND-type polycheck.

Example: Consider the function $f(x, y)$, ternary half-adder, given in Table 3. First from the algorithm for the determination of implicant, we have 15 implicants as shown in Table 3. From the simplification algorithm, the simplest form of $f(x, y)$ is

$$f(x, y) = (\overleftarrow{\overleftarrow{x}} \vee \overleftarrow{\overleftarrow{y}}) \cdot (\overleftarrow{\overleftarrow{x}} \vee \overleftarrow{\overleftarrow{y}}) \cdot (\overleftarrow{\overleftarrow{x}} \vee \overleftarrow{\overleftarrow{y}}) \\ = (\overleftarrow{\overleftarrow{\overleftarrow{x}}} \vee \overleftarrow{\overleftarrow{\overleftarrow{y}}}) \cdot (\overleftarrow{\overleftarrow{\overleftarrow{x}}} \vee \overleftarrow{\overleftarrow{\overleftarrow{y}}}) \cdot (\overleftarrow{\overleftarrow{\overleftarrow{x}}} \vee \overleftarrow{\overleftarrow{\overleftarrow{y}}})$$

Consider the former case. Define the following terms.

$$E_1 = \overleftarrow{\overleftarrow{\overleftarrow{x}}} \vee \overleftarrow{\overleftarrow{\overleftarrow{y}}}, E_2 = \overleftarrow{\overleftarrow{\overleftarrow{x}}} \vee \overleftarrow{\overleftarrow{\overleftarrow{y}}}, E_3 = \overleftarrow{\overleftarrow{\overleftarrow{x}}} \vee \overleftarrow{\overleftarrow{\overleftarrow{y}}}$$

From step 1 in the synthesis algorithm,

$$S(E_1) = 15 [7], S(\overleftarrow{E_1}) = 3 [1], S(\overleftarrow{\overleftarrow{E_1}}) = 9 [1]$$

$$S(E_2) = 15 [7], S(\overleftarrow{E_2}) = 3 [1], S(\overleftarrow{\overleftarrow{E_2}}) = 9 [1]$$

$$S(E_3) = 15 [7], S(\overleftarrow{E_3}) = 3 [1], S(\overleftarrow{\overleftarrow{E_3}}) = 9 [1]$$

Therefore, determine the implicants of $\overleftarrow{E_1}, \overleftarrow{E_2}, \overleftarrow{E_3}$. We have 6 implicants of $\overleftarrow{E_1}, \overleftarrow{E_2}, \overleftarrow{E_3}$, respectively. The simplest form of them are

$$\overleftarrow{E_1} = \overleftarrow{\overleftarrow{x}} \cdot \overleftarrow{\overleftarrow{y}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{y}}} \\ \overleftarrow{E_2} = \overleftarrow{\overleftarrow{x}} \cdot \overleftarrow{\overleftarrow{y}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{x}}} \\ \overleftarrow{E_3} = \overleftarrow{\overleftarrow{x}} \cdot \overleftarrow{\overleftarrow{y}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{x}}}$$

Therefore,

$$f(x, y) = \overleftarrow{\overleftarrow{\overleftarrow{x}}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{y}}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{\overleftarrow{y}}}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{x}}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{y}}} \cdot \overleftarrow{\overleftarrow{\overleftarrow{\overleftarrow{x}}}}$$

Table 3 Implicants of $f(x, y)$

x	0	0	0	1	1	1	2	2	2
y	0	1	2	0	1	2	0	1	2
$f(x, y)$	0	1	2	1	2	0	2	0	1
$x \vee x \vee y$	1	1	2	2	2	2	2	2	2
$x \vee x \vee \bar{y}$	2	2	2	1	2	1	2	2	2
$x \vee \bar{y} \cdot y$	0	2	2	1	2	2	2	2	2
$x \vee x \vee y$	2	2	2	2	2	2	2	1	1
$x \vee y \vee y$	2	1	2	2	2	2	2	1	2
$x \vee \bar{y} \cdot y$	2	1	2	2	2	2	2	0	2
$x \vee y \vee y$	2	2	2	2	2	1	2	2	1
$x \vee y \cdot \bar{y}$	2	2	2	2	2	0	2	2	1
$x \cdot x \vee y$	0	1	2	2	2	2	2	2	2
$x \cdot x \vee \bar{y} \cdot y$	0	2	2	2	2	2	2	2	2
$x \cdot x \vee y$	2	2	2	2	2	2	2	0	1
$x \cdot x \vee \bar{y} \cdot y$	2	2	2	2	2	2	2	0	2
$x \cdot x \vee y$	2	2	2	1	2	0	2	2	2
$x \cdot x \vee \bar{y} \cdot y$	2	2	2	2	2	0	2	2	2
$x \vee y \vee y$	1	2	2	1	2	2	2	2	2

This function requires 13 NAND-type gates to implement the function as shown in Fig. 1. If we apply the synthesis method to E_1, E_2, E_3 , then $f(x, y)$ requires 28 NAND-type gates. The original function requires 82 NAND-type gates.




Fig.1 diagram of $f(x, y)$

Utility of NAND-type polycheck

Definition 9: A function is linear whose modular expansion form contains less than first order terms. A function is symmetric if $f(x, y) = f(y, x)$. $f(x, x)$ is denoted by $F(x)$. A 2-variable ternary polycheck $f(x, y)$ is called LSP if $f(x, y)$ is symmetric and $F(x)$ is linear.

Lemma 6: $f(x, y)$ is LSP if and only if its modular expansion form

$$f(x, y) = \alpha_0 \oplus \alpha_1 x \oplus \alpha_2 y \oplus \alpha_3 xy \oplus \alpha_4 x^2 \oplus \alpha_5 y^2 \oplus \alpha_6 x^2 y \oplus \alpha_7 xy^2 \oplus \alpha_8 x^2 y^2$$

satisfies the following conditions.

$$\alpha_1 = \alpha_2, \alpha_4 = \alpha_5, \alpha_6 = \alpha_7$$

$$\alpha_3 \oplus 2\alpha_4 \oplus \alpha_8 = 0$$

$$\alpha_0 = 1 \text{ or } 2, \alpha_1 \oplus \alpha_6 = 2 \quad (\alpha_i \in L, 0 \leq i \leq 8)$$

The proof of this lemma is omitted.

From lemma 6, there are 54 LSPs. Out of these 54 LSPs, we select polycheck suitable for the product-of-sum form. Then, we set following condition.

It is easy to generate 0-consensus functions and logical product from the polycheck.

We try to synthesize these functions with the polycheck $f(x, y)$ within the limits of 4 stages. The result is shown in Table 4 where

$$f_1(x, y) = 1 \oplus xy \oplus 2x^2y \oplus 2xy^2 \oplus 2x^2y^2 = x \cdot y$$

$$f_2(x, y) = 2 \oplus xy \oplus 2x^2y \oplus 2xy^2 \oplus 2x^2y^2 = x \cdot y$$

Other 52 LSPs cannot generate all four functions, $\beta^1(x)$ and logical product within the limits. We prefer $f_2(x, y)$ to $f_1(x, y)$ because $f_2(x, y)$ requires less gates to generate $\beta^0(x)$ and $\beta^2(x)$.

Table 4 selection of polycheck

	1 stage	2 stages	3 stages	4 stages
$\beta^0(x)$			f_2	f_1
$\beta^1(x)$			f_1 f_2	
$\beta^2(x)$		f_2		f_1
logical product			f_1 f_2	

Conclusion

The proposed method is simple, systematic and familiar to us because the simplification method is similar to that in binary logic. It is also easy to apply many variables. In this sense, the proposed method is the best.

Reference

- (1) E.L. Post, "Introduction to a general theory of elementary propositions", Amer. J. Math., 43, p.163 (1921).
- (2) N.M. Martin, "The Sheffer function of 3-valued logic", The Journal of Symbolic logic, 19, p.45 (March 1954).
- (3) D.L. Webb, "Generation of any n-valued logic by one binary operation", Proc. Nat. Acad. Sci., 21, p.252 (1935).
- (4) Tanaka, S. and Tahara, M., "Functional completeness and polychecks in 3-valued logic", (in Japanese), Trans., IECE Japan, 53-C,2,p.111 (1970-02).
- (5) Nozaki, A., "Switching theory" (in Japanese), Kyoritsu Syuppan.

VECTOR EXPANSION TRANSFORMATION OF LOGIC ALGEBRA

by Liu Zhimo and Yuan Youguang

Wanzhong Machinery Plant, Sichuan, China
 Wuhan Digital Engineering Institute, Hubei, China

Abstract

We analyse the mathematical structure of the vector expression of star algorithm here, where the concept of vector expansion transformation is presented. We also describe this transformation which can be generalized to the general Boolean algebra as well as other logic systems. Virtually we demonstrate that the operation problems of general logic value can be transformed into those of binary Boolean expression and advance calculation formulas of transformation under various situations. It is proved that this method is of certain significance in switching theory and in practical applications.

Introduction

In the fault diagnosis of logic networks, the multivalued logic method is widely used^(1,2), which, starting from different point of view, considered the compatibility with logic variable valuing, as a result of those achievements the calculation process is simplified. Especially in [1] the vector expression is presented, which with obvious advantages transforms the four-valued logic calculation problems into those of binary Boolean expression. In this paper we are going to start from the analysis of star algorithm in [1] to explicit the essence of the vector expression and generalize this method into more general situations. It is proved that the result of this paper is more concrete both in theory and application.

Vector Expansion Transformation of Four-Valued Boolean Algebra

In [1] the vector calculation problem of four-valued Boolean algebra $B_4=B_2 \times B_2$ has been studied. In this section let us first list some of the results in [1] and then make further discussion theoretically.

Let the elements set of B_4 be $\{\theta, I, D, \bar{D}\}$, as shown in Fig. 1(a), where $\theta = (0,0)$ being minimal element, $I = (1,1)$ being maximal element, $D = (1,0)$, $\bar{D} = (0,1)$ being respectively their atoms.

Theorem 1. For any variable x in B_4 , to be corresponding to which, choose four proposition variables x^0, x^1, x^*, \bar{x}^* in B_2 such that

$$\begin{aligned} x = \theta & \text{ iff } x^0 = 1 \text{ and } x^1 = x^* = \bar{x}^* = 0, \\ x = I & \text{ iff } x^1 = 1 \text{ and } x^0 = x^* = \bar{x}^* = 0, \\ x = D & \text{ iff } x^* = 1 \text{ and } x^0 = x^1 = \bar{x}^* = 0, \\ x = \bar{D} & \text{ iff } \bar{x}^* = 1 \text{ and } x^0 = x^1 = x^* = 0, \end{aligned} \quad (1)$$

then

$$x = x^0 \cdot \theta + x^1 \cdot I + x^* \cdot D + \bar{x}^* \cdot \bar{D} \quad (2)$$

satisfies,

$$x^0 + x^1 + x^* + \bar{x}^* = 1 \quad (3)$$

$$x^i \cdot x^j = 0 \quad i, j \in \{0, 1, *, -*\}, i \neq j \quad (4)$$

Eq.(2) is said to be the vector expression of x and x is called vector. So x^0, x^1, x^*, \bar{x}^* are called components of x .

Definition 1. Set the vector expression of $x \in B_4$ be

$$x = a \cdot \theta + b \cdot I + c \cdot D + d \cdot \bar{D}, \quad a, b, c, d \in B_2$$

if a, b, c, d satisfy Eqs.(3) and (4), then we call this vector expression standardized vector expression.

Lemma 1. Set any vector expression x be

$$x = a \cdot \theta + b \cdot I + c \cdot D + d \cdot \bar{D}, \quad a, b, c, d \in B_2$$

then this one can be transformed into the standardized vector expression

$$x = x^0 \cdot \theta + x^1 \cdot I + x^* \cdot D + \bar{x}^* \cdot \bar{D},$$

and there exists

$$\begin{aligned} x^0 &= \overline{bcd}, \quad x^1 = b + cd, \\ x^* &= bcd, \quad \bar{x}^* = \overline{bcd}. \end{aligned} \quad (5)$$

Let

$$x = x^0 \cdot \theta + x^1 \cdot I + x^* \cdot D + \bar{x}^* \cdot \bar{D},$$

$$y = y^0 \cdot \theta + y^1 \cdot I + y^* \cdot D + \bar{y}^* \cdot \bar{D}$$

be the standardized vector expressions of x, y , the following recurrence formulas of basic logic operation is obtained in [1]:

$$(\bar{x})^0 = x^1, \quad (\bar{x})^1 = x^0, \quad (6)$$

$$(\bar{x})^* = \bar{x}^*, \quad (\bar{x})^{\bar{*}} = x^*,$$

$$(x \cdot y)^0 = x^0 \cdot y^0 + x^* \cdot \bar{y}^* + \bar{x}^* \cdot y^*, \quad (x \cdot y)^1 = x^1 \cdot y^1$$

$$(x \cdot y)^* = x^* \cdot y^1 + x^1 \cdot y^* + x^* \cdot y^*, \quad (7)$$

$$(\overline{x \cdot y})^* = \bar{x}^* \cdot y^1 + x^1 \cdot \bar{y}^* + \bar{x}^* \cdot \bar{y}^*$$

$$\begin{aligned}
 (x+y)^0 &= x^0 y^0, (x+y)^1 = x^1 y^1 + x^* \bar{y}^* + \bar{x}^* y^* \\
 (x+y)^* &= x^* y^0 + x^0 y^* + x^* y^*, \\
 (\bar{x} + \bar{y})^* &= \bar{x}^* y^0 + x^0 \bar{y}^* + \bar{x}^* \bar{y}^*
 \end{aligned}
 \tag{8}$$

Eqs. (6), (7) and (8) are called component recurrence formulas of four-valued variables, they show the combination situation when logic gate output is taken by certain definite value, its input may also take value.

Theorem 2. Let $F(x_1, \dots, x_n)$ be any Boolean function of $B_4^n \rightarrow B_4$, then F can be expressed by the vector expression, and its components can be calculated recurrently gate by gate according to Eqs. (6), (7) and (8) and structure rule of the function.

In the fault diagnosis of logic networks, by the stipulation of θ, I, D, \bar{D} , we could make comprehensive analysis of fault-free circuit and faulty circuit, the component F^* and $F^{\bar{*}}$ expansion of F , therefore, could be used to generate the tests, and F^0, F^1 can be used to analyse the problems of fault-tolerance, etc. In [1] the recurrent calculation method according to Eqs. (6), (7) and (8) is called star algorithm.

Definition 2. Let $x \in B_4$, define $\underline{x} = x^1 + x^*$, $\bar{x} = x^1 + \bar{x}^*$ is called the anterior component of x , and \bar{x} is called the posterior component of x . Obviously

$$\underline{\bar{x}} = (\underline{x})^0 = x^0 + \bar{x}^*, \quad \bar{\bar{x}} = (\bar{x})^0 = x^0 + x^*.$$

Theorem 3. Let $F = F(x_1, \dots, x_n)$, then $\underline{F} = F(\underline{x}_1, \dots, \underline{x}_n)$, $\bar{F} = F(\bar{x}_1, \dots, \bar{x}_n)$. (9)

Theorem 4. Let $x = x_1 \dots x_{i-1} x_{i+1} \dots x_m$, then

$$x^* = \sum_{i=1}^m (x_i^* \prod_{j=1, j \neq i}^m x_j) \quad \bar{x}^* = \sum_{i=1}^m (\bar{x}_i^* \prod_{j=1, j \neq i}^m x_j)$$

It is not difficult to generalize this into other types of gates.

Since \underline{x}, \bar{x} show the aspect of compatibility with values line, therefore after introducing anterior and posterior components, the star algorithm can be corresponding to the calculation results in (2), (3), (4) when calculation of a given fault tests is under its way.

After the introduction of both anterior and posterior components, the value fields of variable x is expanded, that is, x is not only taking its value from set $B_4 = \{\theta, I, D, \bar{D}\}$, but also taking its value from power set $\mathcal{P}(B_4)$ of B_4 . Fig. 1(b) has shown that the power set $\mathcal{P}(B_4)$ consists in a 16-valued Boolean algebra for the logic operation of "·", "+", and "-", where elements $\{\theta\}, \{I\}, \{D\}, \{\bar{D}\}$ are its atoms.

From Theorem 1, variable x can be com-

pletely defined by its components when x takes its value on B_4 , for those components are all orthogonal, therefore, x can be expressed by those components' Boolean sum when x takes its value on $\mathcal{P}(B_4)$.

Hence with x^0, x^1, x^*, \bar{x}^* as its atoms, another 16-valued Boolean algebra isomorphic to $\mathcal{P}(B_4)$ can be constructed (shown

as Fig. 1(c)). In this way, by the transformation of Theorem 1, Lemma 1 and Eqs. (6), (7) and (8), the star algorithm expands the previous four-valued problem into 16-valued problem. We call this treatment the expansion transformation of Boolean algebra.

Definition 3. The star algorithm is an expansion transformation of Boolean algebra $*$: $B_4 \rightarrow B_{2^4}$, the transformation $*$ is only defined by Theorem 1, Lemma 1 and Eqs. (6), (7) and (8).

By expansion transformation, the range of the variable's taking value is expanded, in practical application, the compatibility of variable's taking value can be considered. At the same time, four-valued Boolean operation becomes binary Boolean operation, which greatly simplify the calculation. In the generation of logic networks test, especially in the treatment of sequential circuit, there emerges wide application. It is easy to prove the following theorem.

Theorem 5. Under the transformation $*$: $B_4 \rightarrow B_{2^4}$, the operation properties of the element on B_4 are retained by Eqs. (6), (7) and (8).

Vector Expansion Transformation of General Boolean Algebra

Lemma 2. Let B_n be a non-degenerate Boolean algebra, there should exist a positive integer m , which makes the number of B_n 's element be 2^m , namely $n = 2^m$ (6).

Let the element set of Boolean algebra B_n be $B_n = \{E_0 = \theta, E_1 = I, E_2, \dots, E_{n-1}\}$, $B_n' = \{E_2, \dots, E_{n-1}\}$, where θ is the minimal element and I , the maximal element. Suppose $N = \{0, 1, 2, \dots, n-1\}$, $N' = \{2, 3, \dots, n-1\}$.

Corollary 1. Suppose $|B_n| > 2$, then $\forall E_i \in B_n'$, there should exist a unique complementary element $E_j \in B_n'$, that is,

$$E_i + E_j = I, E_i \cdot E_j = \theta.$$

Theorem 6. Let $x \in B_n$. Taking value of every x in B_n , we choose n variables $x^0, x^1, x^2, \dots, x^{n-1}$ in B_2 corresponding to it, such that

$$\left. \begin{aligned}
 x = \theta & \text{ iff } x^0 = 1 \text{ and } x^i = 0, i \in N, i \neq 0 \\
 x = I & \text{ iff } x^1 = 1 \text{ and } x^i = 0, i \in N, i \neq 1 \\
 x = E_j & \text{ iff } x^j = 1 \text{ and } x^i = 0, i \in N, i \neq j
 \end{aligned} \right\} \tag{10}$$

then

$$x = \sum_{i \in N} x^i E_i \quad (11)$$

satisfies

$$\sum_{i \in N} x^i = 1 \quad (12)$$

$$x^i \cdot x^j = 0, \quad i, j \in N, \quad i \neq j \quad (13)$$

Eq.(11) is called standardized vector expression of x . And x is called vector and every $x^i, i \in N$ is called the components of x .

Theorem 7. Let

$$x = a_0 \cdot \theta + a_1 \cdot I + a_2 \cdot E_2 + \dots + a_{n-1} E_{n-1}$$

be any vector expression of x , where $a_i \in B_2, i \in N$, then this vector expression can be turned into the standardized vector expression shown as Eq.(11), and

$$x^0 = \bar{a}_1 \cdot \bar{a}_2 \dots \bar{a}_{n-1} = \prod_{i \in N'} \bar{a}_i$$

$$x^1 = a_1 + \sum_{i, j \in N'} a_i a_j \cdot E_i \cdot E_j \text{ complementary} \quad (14)$$

$$x^i = \bar{a}_1 a_i \bar{a}_j, \quad i, j \in N', \quad E_i E_j \text{ complementary}$$

Proof. First it is necessary to prove

$$\sum_{i \in N} x^i E_i = \sum_{i \in N} a_i E_i.$$

By the supposition we know $\sum_{i \in N} a_i = 1$.

If $a_0 \cdot (a_1 + a_2 + \dots + a_{n-1}) \neq 0$

then let

$$a_0 = a_0 (a_1 + a_2 + \dots + a_{n-1}) + a_0 (a_1 + a_2 + \dots + a_{n-1})'$$

because $E_0 + E_i = E_i \quad \forall i \in N$ hold, then follows

$$\sum_{i \in N} a_i E_i = a_0' \cdot E_0 + \sum_{i=1}^{n-1} a_i E_i,$$

where

$$a_0' = a_0 (a_1 + a_2 + \dots + a_{n-1})'$$

and

$$a_0' + a_1 + a_2 + \dots + a_{n-1} = 1,$$

$$a_0' \cdot (a_1 + a_2 + \dots + a_{n-1}) = 0.$$

Let $x^0 = a_0'$, we get $x^0 = a_0' = \bar{a}_1 \cdot \bar{a}_2 \dots \bar{a}_{n-1}$.

Notice: Here we have treated every a_i and every E_i as independent logic transformation.

In the following we should prove

$$a_1 \cdot I + \sum_{i, j \in N} a_i a_j I + \sum_{i, j \in N} \bar{a}_1 a_i \bar{a}_j E_i$$

$$= \sum_{i=1}^{n-1} a_i E_i, \quad E_i, E_j \text{ complementary} \quad (15)$$

Let $a_h \in B_n'$, by Corollary 1, there should be $E_k \in B_n'$, which makes $E_h = E_k$ then from the first term of Eq.(15) we have

$$a_1 \cdot I = a_1 \cdot I + a_1 \cdot E_h + a_1 \cdot E_k.$$

Therefore factor \bar{a}_1 in the third term can be eliminated. And for any element a_n in the second term, there should be a_k, n we have

$$a_n a_k \cdot I = a_n \cdot a_k \cdot E_h + a_n a_k \cdot E_k, \quad E_h = E_k.$$

Simultaneously there should be the corresponding term in the third term

$$a_n \bar{a}_k E_h + \bar{a}_n a_k E_k \text{ (having eliminated factor } \bar{a}_1)$$

Adding up the two, we have

$$a_n \cdot a_k \cdot I + a_n \cdot \bar{a}_k \cdot E_h + \bar{a}_n a_k E_k = a_n E_h + a_k E_k.$$

Hence the first part proof is immediate. It is not difficult to prove

$$\sum_{i \in N} x^i = 1, \quad x^i \cdot x^j = 0, \quad i, j \in N, \quad i \neq j$$

that is, every $x^i (i \in N)$ satisfies the requirement of standardization. The proof is complete.

Theorem 8. Suppose $x, y \in B_n, x =$

$$\sum_{i \in N} x^i E_i, \quad y = \sum_{i \in N} y^i E_i$$

be the standardized vector expression, then for the operation $\cdot, +, -$, on B_n their components' recurrence formulas will be

$$(\bar{x})^i = x^j, \quad i, j \in N, \quad E_i, E_j \text{ complementary} \quad (16)$$

$$(x \cdot y)^0 = x^0 \cdot y^0 +$$

$$\sum_{i, j \in N'} x^i \cdot y^j, \quad E_i, E_j \text{ complementary} \quad (17)$$

$$(x \cdot y)^1 = x^1 y^1$$

$$(x \cdot y)^k = x^1 y^k + x^k y^1 + x^k y^k, \quad k \in N'$$

$$(x+y)^0 = x^0 y^0$$

$$(x+y)^1 = x^1 y^1 + \sum_{i, j \in N'} x^i y^j, \quad E_i, E_j \text{ complementary} \quad (18)$$

$$(x+y)^k = x^0 y^k + x^k y^0 + x^k y^k, \quad k \in N'$$

Corollary 2. Suppose $F(x_1, \dots, x_m)$ be

any Boolean function of $B_n^m \rightarrow B_n$, then F can be given out by the vector expression, and its components can be recurrently calculated gate by gate according to Eqs. (16), (17) and (18) and the structural law of the function.

Let the power set of B_n be $\rho(B_n)$,

then we have

Lemma 3. Algebraic system $\rho(B_n) = \langle \rho(B_n)$

".", "+", "-", ϕ , B_n is a 2^n -valued Boolean algebra.

By Theorem 6, variable x can be completely defined by its components x^0, x^1, \dots, x^{n-1} when it takes its value on B_n , since every component is orthogonal, then x can be expressed by each component's Boolean sum when it takes its value on $\rho(B_n)$. Let $W_n = \{x^0, x^1, \dots, x^{n-1}\}$, $\rho(W_n)$ is the power set of W_n , we have

Lemma 4. Algebraic system $\rho(W_n) = \langle \rho(W_n), \cdot, +, -, 0, 1 \rangle$ is a Boolean algebra isomorphic to $\rho(B_n)$.

Theorem 9. There exists an expansion transformation of Boolean algebra as follows: $T: B_n \rightarrow B_{2n}$, T is uniquely defined by Theorems 6, 7 and 8.

Corollary 3. Under transformation T , the operation properties of the element on B_n are retained by Eqs. (16), (17) and (18).

From the above results we could see that the vector expansion transformation $*$ of four-valued Boolean algebra is only a special case of transformation T . The essential of this transformation is through vector's form expanding the study of Boolean algebra B_n to the study of the power set that consists of B_n element, and the approach of study we adopted is the form of vector expression (i.e. the form of binary Boolean expression), the logic operation properties on B_n can be shown by these component expressions. Therefore, a new analytic method of Boolean algebra appears.

Example 1. Consider the vector transformation of $B_2 = \{\theta, I, \cdot, +, -\} \rightarrow B_{2^2}$, there exist

$$\begin{aligned} x^0 = 1 \leftrightarrow x = \theta, \quad x^1 = 1 \leftrightarrow x = I, \quad x = x^0 \cdot \theta + x^1 \cdot I, \\ y = y^0 \cdot \theta + y^1 \cdot I, \quad (\bar{x})^0 = x^1, \quad (\bar{x})^1 = x^0; \\ (x \cdot y)^0 = x^0 \cdot y^0, \quad (x \cdot y)^1 = x^1 \cdot y^1; \\ (x + y)^0 = x^0 \cdot y^0, \quad (x + y)^1 = x^1 \cdot y^1. \end{aligned}$$

Virtually this is a general calculation problem of binary Boolean function.

Three-Valued Logic Vector Expansion Transformation

Consider the three-valued logic L_3 shown in Table 1, the relation diagram of which is shown as Fig. 2(a).

Theorem 10. Let logic variable $x \in L_3$, when \bar{x} takes its value on L_3 , we choose three proposition variables x^0, x^u, x^1 to be correspondent to it in B_2 such that

$$\begin{aligned} x = \theta \text{ iff } x^0 = 1 \text{ and } x^u = x^1 = 0, \\ x = I \text{ iff } x^1 = 1 \text{ and } x^0 = x^u = 0, \\ x = U \text{ iff } x^u = 1 \text{ and } x^0 = x^1 = 0, \end{aligned} \quad (19)$$

$$\text{then } x = x^0 \cdot \theta + x^1 \cdot I + x^u \cdot U \quad (20)$$

satisfies

$$x^0 + x^u + x^1 = 1 \quad (21)$$

$$x^0 \cdot x^u = x^u \cdot x^1 = x^0 \cdot x^1 = 0 \quad (22)$$

Eq.(20) is called the vector expression of x , and its components are x^0, x^1, x^u .

Theorem 11. Let $x = a \cdot \theta + b \cdot I + c \cdot U$ be any vector expression, then the following formulas can be turned into the standardized vector expression as Eq.(20).

$$x^0 = \bar{b}c, \quad x^1 = 0, \quad x^u = \bar{b}c \quad (23)$$

Theorem 12. Let

$$x, y \in L_3, \quad x = x^0 \cdot \theta + x^1 \cdot I + x^u \cdot U,$$

$$y = y^0 \cdot \theta + y^1 \cdot I + y^u \cdot U$$

be standardized vector expression, the basic component calculation formulas of operations $\bar{\cdot}, \cdot, +$ of x and y on L_3 are

$$(\bar{x})^0 = x^1, \quad (\bar{x})^1 = x^0, \quad (\bar{x})^u = x^u, \quad (24)$$

$$(x \cdot y)^0 = x^0 \cdot y^0, \quad (x \cdot y)^1 = x^1 \cdot y^1, \quad (25)$$

$$(x \cdot y)^u = x^1 \cdot y^u + x^u \cdot y^1 + x^u \cdot y^u,$$

$$(x + y)^0 = x^0 \cdot y^0, \quad (x + y)^1 = x^1 \cdot y^1, \quad (26)$$

$$(x + y)^u = x^0 \cdot y^u + x^u \cdot y^0 + x^u \cdot y^u,$$

Due to the expansion produced by the transformation, it is possible for us to handle the compatibility on L_3 when the

variable takes its value. In Fig. 2(c) $\bar{x}^0, \bar{x}^u, \bar{x}^1$ show us the compatible characteristics of taking value, where

$$\bar{x}^0 = x^u + x^1, \quad \bar{x}^u = x^0 + x^1, \quad \bar{x}^1 = x^0 + x^u.$$

It is easy to prove the correctness of the following formulas:

$$(x \cdot y)^u = x^0 \cdot y^u + x^u \cdot y^0, \quad (25)'$$

$$(x + y)^u = x^1 \cdot y^u + x^u \cdot y^1, \quad (26)'$$

$$(x \oplus y)^0 = x^1 \cdot y^1 + x^0 \cdot y^0, \quad (27)$$

$$(x \oplus y)^1 = x^1 \cdot y^0 + x^0 \cdot y^1, \quad (27)$$

$$(x \oplus y)^u = x^u + y^u, \quad (28)$$

$$(\bar{x})^0 = x^1, \quad (\bar{x})^1 = x^0, \quad (\bar{x})^u = x^u \quad (28)$$

$$(x \cdot y)^0 = x^0 \cdot y^0, \quad (x \cdot y)^1 = x^1 \cdot y^1 \quad (29)$$

$$(x \cdot y)^u = x^1 \cdot y^1 + x^0 \cdot y^0 = x^1 \cdot y^u + x^0 \cdot y^0 =$$

$$x^u \cdot y^1 + x^0 \cdot y^0 = x^u \cdot y^u + x^0 \cdot y^0 =$$

$$(x + y)^0 = x^0 \cdot y^0, \quad (x + y)^1 = x^1 \cdot y^1$$

$$(x + y)^u = x^0 \cdot y^0 + x^1 \cdot y^1 = x^0 \cdot y^u + x^1 \cdot y^1 =$$

$$x^u \cdot y^0 + x^1 \cdot y^1 = x^u \cdot y^u + x^1 \cdot y^1. \quad (30)$$

Example 2. consider the reset problem of synchronous R-S flip-flop^[5]. When $\beta = \bar{\beta} = 1$, under the action of synchronous pulse at end A, R-S flip-flop will be reset. But by the direct use of three-valued logic simulation we cannot make the decision. Now let us analyze this by means of

our method. In order to be simple, we assumed the delay only occurs outside the feedline.

$$\begin{aligned}
 T_i^0 &= (C_i + F_i)^1 = C_i^1 + F_i^1 = A_i^1 R_i^1 + D_i^0 T_{i-1}^0 \\
 &= A_i^1 B_i^1 T_{i-1}^1 + (A_i^0 + S_i^0) T_{i-1}^0 \\
 &= A_i^1 B_i^1 S_i^0 (T_{i-1}^1 + T_{i-1}^0) + A_i^1 B_i^1 T_{i-1}^1 + A_i^0 T_{i-1}^0 \\
 &= A_i^1 B_i^1 S_i^0 \overline{T_{i-1}^1} + A_i^1 B_i^1 T_{i-1}^1 + A_i^0 T_{i-1}^0 + S_i^1 T_{i-1}^0
 \end{aligned}$$

where the first term $A_i^1 B_i^1 S_i^0 \overline{T_{i-1}^1}$ shows that when $A=B=S=1$, no matter what the previous state of R-S flip-flop is (actually it only takes the definite state values 0,1), it can be synchronized to the state of $T=0$. Hence we see that T^u and T^l is different in meaning. This means a new simulation method can be adopted, i.e. add up another state 0/1, or handle the simulation problem by means of component $\overline{x^u}$.

Conclusion

We have discussed the mathematical structure of the star algorithm and generalized the vector expression into the general logic system. It is worthwhile to point out that this expression is available to any logic algebraic system which defined operation $\cdot, +, -$. It is only when the operation in these systems satisfy the bidirectional distribution law, de Morgan law that we can use the component formula to calculate recurrently.

Because the compatibility can be dealt with the method developed, it brings the simplification of the calculation on one hand and on the other the function of describing the problem is also strengthened. In addition, due to the strictness of our method, the recurrence formula established could completely show out the rule of logic operation. It is easy to make comprehensive consideration to the problem, therefore, it can be used to test the correctness of a new calculation process. Finally, by the use of the vector transformation we can deal with those general multiple-valued logic problems. Therefore, its prospect of application is promising.

Fig.1. Four-valued Boolean algebra B_4 and its expansion transformation





Fig.1(b)

power set algebra constructed by element B_4





Fig.1(c)

16-valued Boolean algebra B_{16} constructed by the components of variable x in the vector expression of B_4

Table 1. Three-valued logic operation rule


(a)	(b)	(c)																																								
<table border="1"> <tr><td>·</td><td>θ</td><td>I</td><td>U</td></tr> <tr><td>θ</td><td>θ</td><td>θ</td><td>θ</td></tr> <tr><td>I</td><td>θ</td><td>I</td><td>U</td></tr> <tr><td>U</td><td>θ</td><td>U</td><td>U</td></tr> </table>	·	θ	I	U	θ	θ	θ	θ	I	θ	I	U	U	θ	U	U	<table border="1"> <tr><td>+</td><td>θ</td><td>I</td><td>U</td></tr> <tr><td>θ</td><td>θ</td><td>I</td><td>U</td></tr> <tr><td>I</td><td>I</td><td>I</td><td>I</td></tr> <tr><td>U</td><td>U</td><td>U</td><td>U</td></tr> </table>	+	θ	I	U	θ	θ	I	U	I	I	I	I	U	U	U	U	<table border="1"> <tr><td>x</td><td>x-bar</td></tr> <tr><td>θ</td><td>I</td></tr> <tr><td>I</td><td>θ</td></tr> <tr><td>U</td><td>U</td></tr> </table>	x	x-bar	θ	I	I	θ	U	U
·	θ	I	U																																							
θ	θ	θ	θ																																							
I	θ	I	U																																							
U	θ	U	U																																							
+	θ	I	U																																							
θ	θ	I	U																																							
I	I	I	I																																							
U	U	U	U																																							
x	x-bar																																									
θ	I																																									
I	θ																																									
U	U																																									

Fig.2. Transformation of three-valued logic L_3 to B_8



- (a) relation diagram of L_3
- (b) power set algebra constructed by $A = \{, I, U$
- (c) 8-valued Boolean algebra B_8 constructed by the components of variable x in the vector expression of L_3

Fig.3. Reset of synchronous R-S flip-flop



References

- 1 Chen Tinghuai, Four-valued logic and star algorithm, Chinese Journal of Computer, Vol. 2, No. 4, 10(1979), 243-264.
- 2 S. B. Akers, Jr., A logic system for fault test generation, IEEE Trans. Comput., Vol. C-25(1976), 620-630.
- 3 P. Muth, A nine-valued circuit model for test generation, IEEE Trans. Comput., Vol. C-25(1976), 630-636.
- 4 C. W. Cha, et al, Nine-valued algorithm for test pattern generation of combinational digital circuits, IEEE Trans. Comput., Vol. C-27(1978), 193-200.
- 5 M. A. Breuer, A note on three-valued logic simulation, IEEE Trans. Comput., Vol. C-21(1972), 399-402.
- 6 Yuan Youguang, Chen Tinghuai, The dynamic testing of combinational logic networks, FTCS-12, Santa Monica, 1982, 173-180.

ROOTS OF N - VALUED SWITCHING FUNCTIONS*

Corina Reischer* and Dan A. Simvici**

*Departement de Mathematiques
 Universite du Quebec a Trois-Rivieres
 Trois-Rivieres Q.J. 9A1 500, Que., Canada G9A 5H7

**Department of Mathematics
 University of Massachusetts at Boston
 Harbor Campus, Boston, MA 02125, USA

Abstract

A root of order u of a transformation f of a finite set is a transformation of this set which iterated for u times gives f . The existence of such roots is discussed. The paper offers a new insight on the existence of square roots of Boolean functions as well as an algorithm for extracting the roots of q -ary, p -valued switching functions.

I. Introduction

In a previous paper [3] we have established certain iteration properties of multivalued switching functions. Let $\langle p \rangle$ be the set $\{0, \dots, p-1\}$. It was proved [3] that for any p -valued, q -ary switching function $F : \langle p \rangle^q \rightarrow \langle p \rangle^q$ we have $F^k = F^l$ iff $k \equiv l \pmod{p^q - 1}$ and $k \equiv l \pmod{\nu(p^q)}$, where $\nu(p^q)$ is the least common multiple of the numbers $1, \dots, k$.

The aim of this paper is to study the existence of u -ary roots of p -valued switching functions.

Let $f : \langle m \rangle \rightarrow \langle m \rangle$ be a transformation of the set $\langle m \rangle$.

Definition 1. A function $g : \langle m \rangle \rightarrow \langle m \rangle$ is a u -ary root of the function $f : \langle m \rangle \rightarrow \langle m \rangle$ if $g^u = f$. The powers are considered here with respect to the iteration of functions.

If $F : \langle p \rangle^q \rightarrow \langle p \rangle^q$ is a q -ary, p -valued switching function we shall encode it as a function $f : \langle m \rangle \rightarrow \langle m \rangle$ (see the IVth Section) and reduce the existence of roots of such functions

to the previous problem.

We shall recapture and explain from a new point of view our previous results from [3], regarding the existence of square roots of binary (Boolean) switching functions. In view of the aforementioned result of [3] it makes sense to study roots of order up to $p^q - 2 + \nu(p^q)$ for a function $F : \langle p \rangle^q \rightarrow \langle p \rangle^q$.

II. Simple Functions and the Spectrum of a Function

Let $f : \langle m \rangle \rightarrow \langle m \rangle$ be a function and let us consider the directed graph $G_f = (\langle m \rangle, E_f)$, having $\langle m \rangle$ as set of vertices; the set of edges is $E_f = \{(x, f(x)) \mid x \in \langle m \rangle\}$. Since the out-degree of each vertex $x \in \langle m \rangle$ is 1 it is clear that G_f consists of oriented cycles to which trees may be attached by their roots. When f is a permutation, the graph G_f consists only from cycles.

For instance, the graph of the function $f(x) = 2x$, given by

x	1	2	3	4	5	6
$f(x)$	2	4	6	1	4	4

is represented in Fig. 1.





Fig. 1

*The authors wish to acknowledge financial support from the Natural Sciences and Engineering Research Council (NSERC) of Canada under grant A4168.



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

Definition 2. A simple function is a function $h : \langle m \rangle \rightarrow \langle m \rangle$, $h \neq 1_m$, whose graph G_h contains an cycle C such that every vertex $x \in \langle m \rangle$ satisfies one of the following conditions:

- i) either x is a fixed point of h (i.e. $h(x) = x$) or
- ii) there exists $b \in \mathbb{N}$ such that $h^b(x) \in C$.

We have denoted by 1_m the identity mapping on the set $\langle m \rangle$.

Theorem 1. For every function $f : \langle m \rangle \rightarrow \langle m \rangle$, $f \neq 1_m$, there exists a family of simple functions $\{h_1, \dots, h_\ell\}$ such that $f = h_1 \circ \dots \circ h_\ell$ and $h_i \circ h_j = h_j \circ h_i$, for $1 \leq i, j \leq \ell$. We shall refer the functions h_1, \dots, h_ℓ , as the components of the function f .

Proof Let $\{C_1, \dots, C_\ell\}$ be the set of cycles of the graph G_f and let D_i be the set of vertices belonging to the cycle C_i or to one of the trees attached to it, for $1 \leq i \leq \ell$. Clearly, $D_i \cap D_j = \emptyset$, for $1 \leq i, j \leq \ell$, $i \neq j$. We remark also that $x \in D_i$ implies $f(x) \in D_i$.

The simple functions $\{h_i \mid 1 \leq i \leq \ell\}$ are given by

$$h_i(x) = \begin{cases} f(x), & \text{if } x \in D_i, \\ x, & \text{otherwise,} \end{cases}$$

for $1 \leq i \leq \ell$.

Based on the previous remarks, the reader can easily verify that $h_i \circ h_j = h_j \circ h_i$. Moreover, if $x \in D_i$, we have

$$\begin{aligned} (h_1 \circ \dots \circ h_{i-1} \circ h_i \circ h_{i+1} \circ \dots \circ h_\ell)(x) &= \\ = (h_1 \circ \dots \circ h_{i-1} \circ h_i)(x) &= \\ = (h_1 \circ \dots \circ h_{i-1})(h_i(x)) &= \\ = f(x). \end{aligned}$$

Definition 2. The spectrum of a function $f : \langle m \rangle \rightarrow \langle m \rangle$, $f \neq 1_m$, is a sequence of natural numbers.

$$\text{Spec}(f) = (s_1, s_2, \dots, s_n, \dots),$$

where s_n is the number of simple functions, components of f , whose unique cycle has length n ; $\text{Spec}(1_m) = (m, 0, 0, \dots)$.

Clearly, since f is a transformation of a finite set, only a finite number of initial components of $\text{Spec}(f)$ are non-null. If $v = (v_1, \dots, v_\ell, \dots)$ is a sequence of numbers for which $\sum \ell v_\ell \leq m$ there exist at least

$$\frac{m!}{(1!)^{v_1} \dots (\ell!)^{v_\ell} \dots}$$

transformations of the set $\langle m \rangle$ having the spectrum v .

Example 1. For the transformation f whose graph is given in Fig. 1, we have $\text{Spec}(f) = (0, 2, 0, \dots)$. The graphs of the components of f are given in Fig. 2a and Fig. 2b.




Fig. 2a




Fig. 2b

III. Roots of Permutations

If $\{h_1, \dots, h_\ell\}$ is the set of components of the function $f : \langle m \rangle \rightarrow \langle m \rangle$, then for every $u \in \mathbb{N}$, $f^u = h_1^u \circ \dots \circ h_\ell^u$. However, we remark that if $h : \langle m \rangle \rightarrow \langle m \rangle$ is a simple function whose graph G_h contains a cycle of length i then its iteration h^u is not, in general, a simple function because G_{h^u} will contain (i, u) cycles of length $i/(i, u)$. Here (i, u) stands for the greatest common divisor of i and u .

Let $A_{u,\ell}$ be the set

$$A_{u,\ell} = \{i \mid i \in \mathbb{N}, i/(i,u) = \ell\},$$

for $u, \ell \in \mathbb{N}$. Assume that

$$u = p_1^{\beta_1} \dots p_k^{\beta_k} \quad \text{and} \quad \ell = p_1^{\alpha_1} \dots p_k^{\alpha_k},$$

where p_1, \dots, p_n, \dots is the sequence of primes.

If $i = p_1^{\gamma_1} \dots p_k^{\gamma_k}$ then we have

$$\gamma_j - \min(\beta_j, \alpha_j) = \alpha_j, \text{ for } 1 \leq j \leq k.$$

We obtain two cases:

i) $\alpha_j = 0$, which allows γ_j to run from 0 to β_j and

ii) $\alpha_j \neq 0$; in this case $\gamma_j = \alpha_j + \beta_j$.

Therefore, $A_{u,\ell}$ contains

$$\prod \{(1 + \beta_j) \mid 1 \leq j \leq k, \alpha_j = 0\}$$

elements.

Let us consider the transformations f, g :

$\langle m \rangle \rightarrow \langle m \rangle$, such that $f = g^u$, $\text{Spec}(f) = (t_1, \dots, t_\ell, \dots)$ and $\text{Spec}(g) = (s_1, \dots, s_n, \dots)$.

In view of the above discussion, a cycle of length ℓ of G_f can arise from splitting a cycle of length i of G_g into (i,u) cycles $i/(i,u) = \ell$. Therefore,

$$t_\ell = \sum \{(i,u)s_i \mid i \in A_{u,\ell}\}, \quad (1.1)$$

for $\ell > 1$. We have proved that the existence of a root of order u of f implies the solvability of the system (1.1) in natural numbers, for s_1, \dots, s_n, \dots

Theorem 2. Let $f : \langle m \rangle \rightarrow \langle m \rangle$ be a permutation of $\langle m \rangle$ and let u be a prime number. This function has a root of order u iff $\ell \equiv 0 \pmod{u}$ implies $t_\ell \equiv 0 \pmod{u}$, where $\text{Spec}(f) = (t_1, \dots, t_\ell, \dots)$.

Proof. Since u is prime, $u = p_d$, we have

$\beta_d = 1$ and $\beta_j = 0$, for $1 \leq j \leq k, j \neq d$. Therefore, $A_{u,\ell} = \{\ell, \ell u\}$ if $\alpha_d = 0$ (i.e. if ℓ is not a multiple of $u = p_d$); otherwise, $A_{u,\ell} = \{\ell u\}$.

The system (1.1) can be rewritten as

$$t_\ell = s_\ell + u s_{\ell u}, \quad \text{if } \ell \not\equiv 0 \pmod{u}$$

$$t_\ell = u s_{\ell u}, \quad \text{if } \ell \equiv 0 \pmod{u}$$

and this clearly implies that $t_\ell \equiv 0 \pmod{u}$ if $\ell \equiv 0 \pmod{u}$, which proves the necessity of the condition of the Theorem.

It is clear that the previous condition is sufficient because it implies that (1.1) is consistent. Moreover, under the conditions of the Theorem, the system (1.1) has $\prod \{t_\ell/u \mid \ell \not\equiv 0 \pmod{u}\}$ solutions.***

Example 2. Let us consider the permutation $f : \langle 7 \rangle \rightarrow \langle 7 \rangle$ defined by the following Table

x	0	1	2	3	4	5	6
f(x)	5	2	1	4	3	6	0

whose graph is given in Fig. 3.




Fig. 3

The spectrum of f is $\text{Spec}(f) = (0, 2, 1, 0, \dots)$, hence it is clear that it is possible to extract the square root of the 7-valued function. The spectrum of the root can be obtained from the following system:

$$0 = s_1 + 2s_2$$

$$2 = 2s_4$$

$$1 = s_3 + 2s_6$$

Therefore, the spectrum of the root can be only $(0, 0, 1, 1, 0, \dots)$ and there are at least $7!(3!4!) = 35$ functions having this spectrum.

To find a root we have to join the two cycles of length 2 into a cycle of length four; the cycle of length three comes from a cycle having the same length. The graph of one of the roots is given in Fig. 4




Fig. 4

In general, we can find the roots of order u of a permutation $f : \langle m \rangle \rightarrow \langle m \rangle$, where u is a prime, by applying the following algorithm:

- i) Verify if $\text{Spec}(f)$ satisfies the conditions from Theorem 2.
- ii) If yes, proceed to step ii); otherwise stop.
 - ii) Determine those components s_n of the spectrum of the root for which $n \equiv 0 \pmod{u^2}$ by $s_n = t_{n/u}/u$. If $n \not\equiv 0 \pmod{u^2}$ but $n \equiv 0 \pmod{u}$ choose $s_n \leq \lceil t_{n/u}/u \rceil$; $s_{n/u}$ is given in this case by $s_{n/u} = t_{n/u} - us_n$.
- iii) After choosing the spectrum of the root among different possible spectra, assuming that $\ell \not\equiv 0 \pmod{u}$ and $t_\ell = s_\ell + us_{\ell u}$ we shall "aggregate" u cycles of length ℓ of the graph G_f into a cycle of length ℓu by using the following procedure. If these cycles are C_1, \dots, C_u and x_1, \dots, x_u are arbitrary vertices on these cycles, respectively, we shall consider the edges $(x_1, x_2), (x_2, x_3), \dots, (x_{u-1}, x_u)$. The vertex x_u will be joined to vertex x_1' following x_1 on the cycle C_1 ; x_1' will be joined with x_2' , the successor of x_2 on C_2 , etc.

The number of distinct cycles of length ℓu , which can be obtained from a set of u cycles of length ℓ , is dependent on the number of ways in which we join the cycles of length ℓ (modulo circular permutations of selected joining orders) and on the number of choices of the initial vertex in every cycle of length ℓ (modulo these choices determined by the initial choice). Thus, we obtain $(u-1)!\ell^{u-1}$ modalities of generating a cycle of length ℓu from a set of u cycles length ℓ ; there are $(u-1)!\ell^{u-1} \binom{us_{\ell u}}{u}$ distinct cycles of length ℓu .

Example 3. Let $f : \langle 32 \rangle \rightarrow \langle 32 \rangle$ be the permutation whose graph is given in Fig. 5. Its spectrum is $\text{Spec}(f) = (0, 7, 6, 0, 0, \dots)$.





Fig. 5

The equations (1.1) give

$$t_2 = s_2 + 3s_6$$

$$t_3 = 3s_9$$

By choosing $s_6 = 2$ we obtain the following spectrum for the cubic root :

$$\text{Spec}(g) = (0, 1, 0, 0, 0, 2, 0, 0, 2, 0, \dots)$$

and the following graph:




Fig. 6

It is clear that if there exists a number $l \equiv 0 \pmod{u}$ such that the l -th component of the spectrum of the function $f : \langle m \rangle \rightarrow \langle m \rangle$ is not a multiple of u (i.e. $t_l \not\equiv 0 \pmod{u}$) then f does not have any root of order u .

For instance, there is no square root of the function considered in Example 3, because $t_2 = 7 \not\equiv 0 \pmod{2}$.

IV. Miscellaneous Aspects of Extracting Roots

Let $f, g : \langle 2 \rangle^n \rightarrow \langle 2 \rangle$ be two Boolean functions of n variables. In our previous paper [2] we have considered the special product " \circ_1 ", where $f \circ_1 g(x_1, \dots, x_n) = f(x_1, \dots, x_{i-1}, g(x_1, \dots, x_n), x_{i+1}, \dots, x_n)$. By regarding $x_1, \dots, x_{i-1}, x_{i+1}, \dots, x_n$ as parameters this operation is essentially a superposition of one variable function.

Assume that the Shannon's decomposition of f is

$$f(X) = x_i h(X') + \bar{x}_i k(X'),$$

where $X = (x_1, \dots, x_{i-1}, x_{i+1}, \dots, x_n)$ and $X' = (x_1, \dots, x_{i-1}, x_{i+1}, \dots, x_n)$ and let us fix the $(n-1)$ -tuple X' . According to the values assumed by h and k we can have four different aspects of the function $\psi_{X'} : \langle 2 \rangle \rightarrow \langle 2 \rangle$, where $\psi_{X'}(x_i) = x_i h(X') + \bar{x}_i k(X')$ (see Fig. 7).




Fig. 7

It is evident that no square root exists in the case when $\psi_{X'}(x_i) = \bar{x}_i$, i.e. when $\psi_{X'}$ is negative in x_i . We retrieved the necessity of the positivity of f in x_i established in [2].

Let now $F : \langle p \rangle^q \rightarrow \langle p \rangle^q$ be a q -ary, p -valued switching function. We can apply our previous arguments to the function F by encoding each q -tuple (a_1, \dots, a_q) as a number in the basis p , via the bijection $\phi : \langle p \rangle^q \rightarrow \langle p^q \rangle$. The function $f : \langle p^q \rangle \rightarrow \langle p^q \rangle$ is given by $f(n) = \phi(F(\phi^{-1}(n)))$. If there exists a root g of order u of f then the function $G(a_1, \dots, a_q) = \phi^{-1}(g(\phi(a_1, \dots, a_q)))$, for $(a_1, \dots, a_q) \in \langle p \rangle^q$ is a root of the function F and every such root can be obtained by the above mechanism.

Example 4. Let us consider the 3-valued, 2-ary function $F : \langle 3 \rangle^2 \rightarrow \langle 3 \rangle^2$ given by Table 1.

Table 1

x_1	x_2	$F_1(x_1, x_2)$	$F_2(x_1, x_2)$
0	0	0	1
0	1	1	2
0	2	1	0
1	0	2	1
1	1	0	0
1	2	1	1
2	0	0	2
2	1	2	0
2	2	2	2

Table 2

x_1	x_2	$G_1(x_1, x_2)$	$G_2(x_1, x_2)$
0	0	0	2
0	1	1	0
0	2	0	1
1	0	1	2
1	1	2	0
1	2	2	1
2	0	0	0
2	1	1	1
2	2	2	2

Table 1'

m	$f(m)$
0	1
1	5
2	3
3	7
4	0
5	4
6	2
7	6
8	8

Table 1' contains the encoded version of Table 1; the graph of f is given in Fig 8.




Fig. 8

and $\text{Spec}(f) = (1, 0, 0, 2, 0, \dots)$. It is clear that it is possible to extract a square root from f ; The Tables 2' and 2 contain the definition of one of the square roots in its encoded and decoded form, respectively.

Table 2'

m	$g(m)$
0	2
1	3
2	1
3	5
4	6
5	7
6	0
7	4
8	8

References

- [1]. M. Davio, J.-P. Deschamps, A. Thayse, "Discrete and Switching Functions", McGraw-Hill International Book Company New York, 1978.
- [2]. C. Reischer, D. A. Simovici, "Associative Algebraic Structures in the Set of Boolean Functions and some applications in Automata Theory", IEEE Trans. Computers, vol C-20, (1971), pp. 298-303.
- [3]. C. Reischer, D. A. Simovici, "Several Remarks on Iteration Properties of Switching Functions", Proceedings of the Twelfth International Symposium on Multiple-Valued Logic, May 1982, Paris, France, pp. 244-247.
- [4]. S. Rudeanu, "Square Roots and Functional Decomposition of Boolean Functions", IEEE Trans. Computers, vol. C-25, (1976), pp. 528-532.

Session 5A
Circuit and Technology II

A QUATERNARY LOGIC ENCODER-DECODER CIRCUIT DESIGN USING CMOS*

David A. Freitas and K. Wayne Current
 Integrated Circuits Laboratory
 Department of Electrical and Computer Engineering
 University of California, Davis
 Davis, California 95616

ABSTRACT

A binary-to-quaternary encoder and quaternary-to-binary decoder circuit pair is described as designed in a 5-volt CMOS technology. These circuits communicate with logical currents. Using model parameter values for a standard 5-micron polysilicon gate process technology and 10 microamp logical currents, we have simulated propagation delays of about 20 ns from binary encoder input to binary decoder output. With the encoder using scaled-up logical currents and driving a 100 pF load on the decoder input to simulate communication between chips, we observe simulated worst-case delays of about 35ns.

INTRODUCTION

Much of the recent research in multiple-valued logic (MVL) circuits has dealt with performing arithmetic and logical operations with quaternary logical signals on-chip where the noise environment is considered less severe. Advantages claimed are reduced signal interconnect lines, fewer devices, and reduced chip area at the expense of increased delay times. The advantage of reduced signal lines may also be important in easing some of the packaging pin-out limitations of LSI and VLSI circuits. Rather than multiplexing signals on one pin, we can encode two digits of binary data simultaneously on one pin as a quaternary logical signal for delivery off-chip. This quaternary signal is decoded into its two binary digits by the input stage of the receiving chip. Depending upon the application, the delay penalty for this method of data transmission may be easier to tolerate than the additional complexity of multiplexing circuitry. However, the quaternary logical system we might define must allow for reduced noise margins when we put twice as many logical voltage levels in the same total voltage swing available for binary signals. Transmission and decoding of quaternary-valued logical currents will not be directly limited by the power supply voltage. Traditional noise margin concepts will still apply when the currents are converted to voltages, but we may be able to take advantage of the analog summing of logical currents at a node to provide improved performance or additional logical functions before conversion to voltage. Current outputs have the

disadvantage that they cannot be bussed to multiple loads. However, in some digital signal processing and interfacing applications single loads are expected and in these applications current outputs should function well.

The trend in LSI and VLSI circuit design and process development seems to be toward two technologies, ECL and silicon-gate CMOS, that will dominate new chip developments. ECL speeds and chip densities are improving each year. Only GaAs can seriously challenge the overall performance of ECL, but GaAs gate densities are still very low. Silicon-gate CMOS processes are being developed and refined to the point that CMOS LSI circuits can in general out-perform most TTL-based circuits. Gate counts and chip sizes of VLSI CMOS far exceed those of VLSI LSTTL chips. Thus, we see ECL and silicon-gate CMOS dominating VLSI chip designs in the near future. For that reason, we have turned our attention to some MVL circuits for realization in CMOS.

Over the past 10 years, a substantial amount of work has been published on MOS MVL circuits; see, for example, [1-23]. In this paper, we describe the design and operation of a CMOS binary voltage-to-quaternary current encoder circuit and a CMOS quaternary current-to-binary voltage decoder circuit that are input-output compatible. These current-mode circuits are designed for use in a standard 5-volt CMOS technology and all binary voltages are completely compatible with standard CMOS logic. Thus, the encoder-decoder combination described is completely realizable in present CMOS processes.

CIRCUIT DESCRIPTION AND OPERATION

The encoder-decoder circuit combination to be described is designed to serve both on-chip and off-chip interface functions. With proper scaling of device areas the encoder circuit can drive larger capacitive loads with reduced propagation delays and the decoder can maintain its high degree of logical discrimination.

Any two binary signals can be assumed to represent a binary weighted number. That two-digit number can then be encoded into a single-digit base-four equivalent number. Thus, it is well known that we can reduce the number of signal lines required to transfer this information from one location to another to half that required for

(*Research supported in part by Data General Corporation under a State of California MICRO program grant.)

binary signals. With fewer signal lines containing more information, some of the difficult pin-out limiting problems in LSI design may be alleviated. In an effort to provide this quaternary-to-binary encoding and binary-to-quaternary decoding, we have examined several schemes using logical voltage signals and logical current signals in enhancement NMOS, enhancement-depletion NMOS, and CMOS technologies. The encoder circuit shown in Figure 1 and the decoder circuit shown in Figure 2 are one realization of these functions that we have developed for CMOS.

A simplified schematic of the encoder circuit is shown in Figure 1. A reference current is established and duplicated by transistors T1-T4. Notice that the current in T4 is twice as large as that in T3. The binary signals to be encoded are input to the pass transistors T5 and T6, where the signal assigned the most significance is applied to the gate of T6 which will pass the doubly weighted current. The pass transistor sources are tied together to form the analog sum of the currents. The binary inputs are derived from CMOS logic gates that swing the full power supply voltage, 5 volts. The summed source currents, I_0 , is the four-valued encoded output current.

The encoder's four-valued output current is connected either on-chip or off-chip to the compatible current comparator section of the decoder circuit shown in a simplified schematic in Figure 2a. The four-valued current is applied to the drain of the decoder's input transistor T7. T7 develops a gate-to-source voltage that then drives three current comparators made up of transistor pairs T8-T9, T10-T11, and T12-T13. The common drain connection of each current comparator transistor pair is labeled A, B, and C, respectively. Voltages A, B, and C will remain HIGH as long as the input current is less than one-half the logical output current increment, I . For an input current greater than $.5I$, A will go LOW, while voltages B and C remain HIGH. For an input current greater than $1.5I$, B will also go LOW and C will remain HIGH. Input currents greater than $2.5I$ will drive C to the LOW state and all three comparators will be LOW. The three CMOS-compatible logical voltages A, B, and C then drive the standard CMOS decoding logic gates shown in Figure 2b. The decoding logic recreates the two binary logical voltages in the same order of significance that they were applied.

In the next section, we examine in more detail the performance of the current comparators. Input-output characteristics of the encoder-decoder combination are also presented and evaluated in the sections that follow.

EVALUATION OF THE CURRENT COMPARATORS

The operation of the current comparators [24] must be examined to evaluate the decoder's ability to discriminate between the different input current levels. Since the three current comparators differ only in their threshold currents, we will analyze the operation of the C output comparator and then list the specifics of each comparator used in the

decoder circuit. The three current comparators used in the decoder exhibit the DC input-output transfer characteristic shown in Figure 3. Referring to Figure 2a, the decoder input current, I_{IN} , is applied to the drain of the diode-connected

N-channel transistor T7 where it generates V_{GS7} . Since we want the voltage C to fall to a LOW value when its comparator threshold current is exceeded, transistor T12 will be operating in the linear region. For T7 in the saturation region,

$$I_{IN} = K_7(W/L)_7(V_{GS7} - V_{TH7})^2,$$

and for T12 in the linear region,

$$I_{D12} = K_{12}(W/L)_{12}(2(V_{GS12} - V_{T12})V_{DS12} - V_{DS12}^2).$$

The identical NMOS transistors (with identical width-to-length ratios) are assumed to have identical K's, and threshold voltages. For ease of this discussion we will use $K=1E-5$ and a 1 volt threshold. We must force V_{DS12} to be low enough to

turn off the gate that it will be driving. For this calculation, we set the maximum allowable LOW logic level of C to be about one-third the NMOS threshold voltage, or about (1/3) volt for this discussion. All that remains to be specified is the relationship between the input current and the threshold current. Let us assume for now that the LOW C output occurs when the I_{IN} current is 1.1

times as large as the I_{THC} current. Thus, when C is LOW,

$$I_{IN} = 1.1 I_{THC}.$$

Using the two drain current equations and the relationship between drain currents we have selected, we can solve for the V_{GS} required to satisfy all these relationships. A value $V_{GS} \cong 1.5$ volts results. Given this V_{GS} value and the value

of the input current to be detected, we can solve for the width-to-length ratio of the transistors T7 and T12. Transistors T14 and T15 in Figure 2a establish a reference current, $2I$, that is mirrored and amplified by factors .25, .75, and 1.25 by transistors T9, T11, and T13, respectively, to establish the three threshold currents. For the A logical output, the threshold current I_{THA} is $.5I$.

For B and C outputs, the threshold currents are $I_{THB} = 1.5I$, and $I_{THC} = 2.5I$, respectively. In the simplified encoder-decoder shown in the figures, we are using logical levels of 0, 10, 20, and 30 microamps. Current comparator C is to provide a

HIGH output voltage for input currents less than 25 microamps and a logical LOW voltage for input currents greater than 25 microamps. Thus, the threshold current for current comparator C is 25 microamps. For the data used in this example, width-to-length ratio of 10 is required to provide the necessary voltage swing.

Greatest comparator discrimination is obtained by using maximum comparator gain. This current comparator configuration converts the input current to a voltage, V_{GS} , that drives a common source

amplifier with active, current source, loading. Another way to describe the operation of this circuit is to consider it a current mirror that reproduces I_{IN} as I_D , and I_D drives a high-

impedance active, current source, load to convert the current difference to a voltage. Either way, we can analyze the comparator and find the transresistance amplifier gain, R_0 , to be the parallel combination of the output resistances of the n-channel driver and p-channel load devices;

$$R_0 (V_C/I_{IN}) = r_{op} || r_{on} = (I_{Dp} \lambda_p)^{-1} || (I_{Dn} \lambda_n)^{-1},$$

$$R_0 = (I_D (\lambda_p + \lambda_n))^{-1},$$

for the active load connection, where λ represents the channel length modulation effects and has units of V^{-1} . A large gain is desired to provide a sharp comparator transition and greater noise margin. Lower I_{TH} values will increase the gain at the

expense of greater comparator delay times. One can increase the interface driving current, I_{IN} , by,

for example, an order of magnitude to provide increased capacitive loading drive capability independently of the threshold currents and still maintain the same comparator current levels and gain by appropriately designing the width-to-length ratios of transistors T7 and transistors T8, T10, and T12. The comparators and decoder performance will be unchanged. For example, using $10I_{IN}$

instead of I_{IN} for interfacing, we will need to

increase the width of T7 by a factor of 10. This feature allows considerable design flexibility. We could apply the same technique to each comparator to give them all the same low quantity of drain current and, thus, the same high value of gain and still detect the same three input current levels selected previously. The trade-off here is the reduced load driving current available in the scaled-down current comparators. These scaled-down threshold currents are not used in the circuits discussed in this paper.

One potential problem we should point out with this circuit as shown in the figure is its sensitivity to input voltage noise. Although we are transmitting logical currents, the high

impedance decoder input will also respond to voltage noise signals with a high gain. To reduce sensitivity to input voltage noise, we can replace the Widlar-type current mirror circuits with circuits that have a common-gate buffered input, such as the commonly-used cascode- and Wilson-type current mirrors.

In the next section, results of encoder-decoder simulations under on-chip and off-chip interface loading conditions are presented and discussed.

ENCODER-DECODER PERFORMANCE -- SIMULATIONS

The decoder current comparators' current-input--voltage-output DC transfer characteristics are shown in Figure 3. These and all simulation results presented in this paper are obtained using HSPICE [25] and the model parameters shown in Figure 4 [26]. The model parameter values are for a silicon-gate process that yields 2ns inverter propagation delays for the center inverter in a cascade of three inverters. In Figure 3, we see the current comparators switching at the appropriate threshold current levels with gain that decreases at higher threshold current levels, as we expected. Transmission of binary data through the encoder-decoder combination is illustrated in Figure 5 where we see on top the 2° input, below it the 2° output, then the 2' input, followed by the 2' output, and finally the transmitted encoder output current. Transient "glitches" are observed on output waveforms when a change in the input combination is greater than one and thus requires the decoder to temporarily decode the intermediate state. Worst-case propagation delay, when the encoder output current changes three full units of logical current, is simulated to be about 50ns using logical current increments of 10 microamps. The total encoder-decoder power supply current during this transition reaches a maximum of 120 microamps. This delay can be reduced to about 20ns by biasing the encoder and decoder circuits with a small idling current.

By adding a 100pf load capacitance to the line connecting encoder and decoder, we attempted to simulate the environment of chip-to-chip interface through a PC board. Obviously, the small geometry, low current encoder-decoder will operate very slowly under these conditions. Just as in standard CMOS logic design, we need to scale-up the area of off-chip driver devices. Using a four hundred scale factor to develop about 3mA logical currents, worst-case propagation delays were simulated to be about 45ns. With a small idling current biasing the encoder and decoder, this propagation delay can be reduced to about 35ns. One may vary the speed performance of this circuit pair drastically with variations in the logical currents. Since this design uses constant current source circuits, static power dissipation will increase and be proportional to the logical value of the output signal.

SUMMARY AND CONCLUSION

Compatible CMOS binary-voltage--to--quaternary-current encoder and quaternary-current--to--binary-voltage decoder circuits have been described and simulated performance discussed. Encoder current outputs are easily and reliably generated and can be analog summed to perform that arithmetic operation with reduced hardware requirements, but they do suffer from the inability to drive multiple loads. However, in some digital signal processing and interfacing applications single loads are used and current outputs should function well in these applications. Our simulations of this encoder-decoder circuit pair indicate a wide range of propagation delays are available that vary inversely with the magnitude of the logical currents used. The decoder comparators show good discrimination and their thresholds are easily set. Overall, this encoder-decoder pair works well and shows promise. Further development and refinement of these techniques are under investigation.

Given the reduced noise margins of the quaternary logical signals, a well-behaved noise environment would be necessary to minimize transmission errors due to spurious voltage noise. Nevertheless, communication between VLSI chips with quaternary logic signals could provide important new options for pin-limited chip architectures. Use of the two "extra" states in quaternary logic for testing and diagnosis could also be valuable. Continued investigation into alternatives to binary signal processing, such as MVL, is necessary to be able to take full advantage of the rapidly evolving IC fabrication technologies in the future. Quaternary logic's potential has been widely acknowledged; reduction to practice remains a slow process. These studies attempt to carry the practical consideration of MVL closer to viability.

REFERENCES

1. Mouftah, H.T. and Jordan, I.B., "Integrated Circuits for Ternary Logic," Proc. of the 1974 Intern. Symp. on Multivalued-Logic, pp. 285-302.
2. Vranesic, Z.G., Smith, K.C. and Druzeta, A., "Electronic Implementation of Multi-Valued Logic Networks," Proc. 4th Intern. Symp. on Multiple-Valued Logic, pp. 59-77.
3. Vranesic, Z. and Smith, K.C., "Engineering Aspects of Multiple-Valued Logic Systems," Computer, Vol. 7, No. 9, pp. 34-41, September 1974.
4. Mouftah, H.T. and Jordan, I.B., "Implementation of 3-Valued Logic with C.O.S. M.O.S. Integrated Circuits," Electronics Letters, October 17, 1974, Vol. 10, No. 21, pp. 441-442.
5. Smith, K.C., "Circuits for Multiple Valued Logic: A Tutorial and Appreciation," Proc. 6th Intern. Symp. on Multiple-Valued Logic, May 25-28, 1976, pp. 30-43.
6. Mouftah, H.T. and Jordan, I.B., "Design of Ternary COS/MOS Memory and Sequential Circuits," IEEE Trans. on Computers, pp. 281-288, March 1977.
7. Etienneble, D. and Israel, M., "Implementation of Ternary Circuits with Binary Integrated Circuits," Proc. 7th Intern. Symp. on Multiple-Valued Logic, 1977, pp. 125-132.
8. Liu, T., "Synthesis of Multivalued Feed-Forward MOS Networks," IEEE Trans. on Computers, Vol. C-25, No. 6, pp. 581-588, June 1977.
9. Carmona, J., Huertas, J. and Acha, J., "Realisation of Three-Valued C.M.O.S. Cycling Gates," Electronics Letters, Vol. 14, No. 9, pp. 288-290, April 27, 1978.
10. Koanantakool, H., "Implementation of Ternary Identity Cells using C.M.O.S. Integrated Circuits," Electronics Letters, Vol. 14, No. 15, pp. 462-464, July 20, 1978.
11. Huertas, J., Acha, J. and Carmona, J., "A Note on the Implementation of Three-Valued Unary Operators with CMOS Integrated Circuits," Intern. Journal of Electronics, Vol. 46, No. 2, pp. 205-208, February 1979.
12. Huertas, J.L. and Carmona, J.M., "Low Power Ternary C-MOS Circuits," Proc. 9th Intern. Symp. on MVL, 1979, pp. 170-174.
13. Israel, M. and Etienneble, D., "Some New Results for Ternary Circuits," Proc. 9th Intern. Symp. on Multiple-Valued Logic, 1979, pp. 167-169.
14. Lloris, A., Prieto, A. and Velasco, J., "C.M.O.S. Circuit for Implementation of Unary Operators in Ternary Logic," Electronics Letters, February 28, 1980, Vol. 16, No. 5, pp. 161-162.
15. Etienneble, D. and Israel, M., "On the Realization of Multiple-Valued Flip-Flops," Proc. 10th Intern. Symp. on Multiple-Valued Logic, 1980, pp. 16-23.
16. McClusky, E.J., "Logic Design of MOS Ternary Logic," Proc. 10th Intern. Symp. on MVL, 1980, pp. 1-5.
17. Watanabe, J., Mirua, J., Kurachi, T. and Suetsugut, I., "Seven Value Logic Simulation for MOS LSI Circuits," IEEE Conference on Circuits and Computers, 1980, pp. 941-944.
18. Doa, T.T., "Recent Multi-Valued Circuits," COMPCON Proceedings, February 23-26, 1981, pp. 194-203.
19. Stark, M., "Two Bits per cell ROM," COMPCON Proceedings, pp. 209-212, Spring 1981, San Francisco, CA.
20. Kameyama, M. and Higuchi, T., "Signed-Digit Arithmetic Circuits Based on Multiple-Valued Logic and its Application," Proc. of 1981 Intern. Symp. on Multiple-Valued Logic, pp. 41-53, May 1981.

21. Tront, J.G. and Thakar, A.V., "An Analysis of FET Based Multiple-Valued Logic Circuits," Proc. 12th Intern. Symp. on MVL, 1982, pp. 69-76.

22. Chiang, K.W. and Vranesic, Z., "Fault Detection in Ternary NMOS and CMOS Circuits," Proc. of 1982 Intern. Symp. on Multiple-Valued Logic, pp. 129-138, May 1982.

23. K.W. Current, et al., "VLSI Chip Interfaces with Quaternary Logic," Proc. 1983 Intern. Symp. on Circuits and Systems, May 1983.

24. David A. Freitas and K. Wayne Current, "A CMOS Current Comparator Circuit," IEEE Proceedings, submitted.

25. Hewlett-Packard, "HSPICE Users Guide," 1982.

26. Les Gehman, et al., "Final Report on 'Modeling for Cellular IC Design'," UCDICL report, October 1982.




Figure 2a




FIGURE 1




Figure 2b




Figure 3

NMOS

VTO = .7V, RD = RS = 7 Ω , UO = 550 (CM²/V-S), LAMBDA = 1E - 7M/V,
 XJ = 1.2E-6M, NSUB = 3E15CM⁻³, LD = 1E - 6M, TPS = 1, NGATE = 1E20CM⁻³,
 PB = .75, CGS = CGD = 4E - 11 F/M, CGB = 2E - 10 F/M,
 CBD = CBS = 2E - 4 F/M²

PMOS

VTO = -.8V, RD = RS = 36 Ω , UO = 230 (CM²/V-S), LAMBDA = 1E - 7 M/V,
 XJ = .8E - 6M, NSUB = 1.5E15 CM⁻³, LD = 6.5E - 7M, TPS = 1,
 NGATE = 1E20CM⁻³, PB = .63, CGS = CGD = 4E - 11 F/M, CGB = 2E - 10 F/M,
 CBD = CBS = 2E - 4 F/M²

FIGURE 4
 SPICE MODEL PARAMETERS





Figure 5



REALIZATION AND ANALYSIS OF A MASK-PROGRAMMABLE I^2L
MULTIVALUED LOGIC CIRCUIT

Kazutaka Taniguchi*, Takahiro Inoue** and Fumio Ueno**

*Department of Information and Electronic Engineering,
Yatsushiro Technical College, Kumamoto 866, Japan

**Department of Information Engineering, Faculty of Engineering,
Kumamoto University, Kumamoto 860, Japan

Abstract

This paper presents a new mask-programmable I^2L multivalued logic circuit. The proposed logic circuit is a variable operational circuit using the ROM structure. The sensitivity analysis is given for this logic circuit assuming equal current gain error for all multicollector transistors and equal current error for all threshold current sources. The limitations on the number of the truth values and on that of the input variables are discussed using the results of the sensitivity analysis. The operation of the proposed circuit is confirmed by the breadboard testing.

1. Introduction

This paper presents a new mask-programmable I^2L multivalued logic circuit. Multivalued logic circuits have been constructed by the voltage-mode bipolar or CMOS circuits in the past [1]-[3]. But these circuits required large number of elements and were not suitable for high integration.

Recently, I^2L technique has been recognized as a promising method for implementing multivalued logic circuits [4]-[5]. For implementing multifunctions in the form of the I^2L circuits, the present authors have been proposed a MIN/MAX circuit, a Literal/Successor circuit, a D latch circuit and etc [6]-[8]. In this paper an I^2L multivalued universal operational circuit using the ROM structure is proposed. The proposed multivalued operational circuit can provide both the multivalued arithmetic and logic operations by mask-programming the ROM's. Further it has two output terminals, and at each output terminal a different output can be obtained simultaneously. The features of this circuit can be summarized as follows:

- (1) high flexibility.
- (2) low cost as a result of standardization.
- (3) suitability for high integration.

By the sensitivity analysis of the proposed circuit the limitations on the number of the truth values and on that of the input variables are discussed.

2. I^2L Multivalued Operational Circuit

Fig.1 shows the general scheme of an I^2L multivalued operational circuit using the ROM structure. Logic circuit A is shown in Fig.2. Logic circuits C for the MAX/MIN and the multiplication operation are shown




Fig.1 Circuit configuration.




Fig.2 Logic circuit A.




Fig.3 Logic circuit C (MAX/MIN circuit).




Fig. 4 Unit cell (two-input case).




Fig. 5 Logic circuit C (Multiplication circuit).

in Figs. 3 and 5, respectively. In the logic circuit A of Fig. 2, the output for each input I_x is given as follows:

$$\begin{aligned}
 (f_0, f_1, \dots, f_{n-1}) &= (1, 0, \dots, 0) \quad (\text{for } I_x=0) \\
 (f_0, f_1, \dots, f_{n-1}) &= (0, 1, \dots, 0) \\
 &\dots \\
 (f_0, f_1, \dots, f_{n-1}) &= (0, 0, \dots, 1) \quad (\text{for } I_x=n-1).
 \end{aligned}
 \tag{1}$$

Thus the logic circuit A performs as the logic circuit with one input I_x and n outputs f_i 's ($i = 0 \sim n - 1$). From Eq. (1), f_i can be given as

$$f_i = \begin{cases} 1 & \dots \max(0, i-0.5) \leq I_x < i + 0.5 \\ 0 & \dots \text{elsewhere} \end{cases}
 \tag{2}$$

where $\max(a, b)$ is defined by

$$\begin{aligned}
 \max(a, b) &= a & \text{if } a \geq b \\
 \max(a, b) &= b & \text{if } a < b.
 \end{aligned}$$

Evidently from Eq. (1), a following property can be obtained;

$$\sum_{i=0}^{n-1} f_i = 1.
 \tag{3}$$

As shown in Figs. 3 and 5, the logic circuit C of Fig. 1 is a current switch array composed of multicollector transistors. Fig. 4 shows the unit cell for the crosspoint which is denoted by the circle in Figs. 3 and 5. The numerals in each circle denote the magnitudes of the current sources. In Figs. 3 and 5, let us name $Tr1 \sim Tr3$ as X-axis multicollector transistors and $Tr4 \sim Tr6$ as Y-axis

multicollector transistors. From Figs. 3, 4, and 5, it is clear that the value written in the unit cell can be read out only when the X-axis and Y-axis multicollector transistors corresponding to the crosspoint of interest are both in the on-state. The outputs of unit cells in the other crosspoints are zero according to the property of the logic circuit A given by Eq. (3). Then the output of the logic circuit C is obtained by taking "OR" of the outputs of all unit cells. Now if the arithmetic operation with two variables is symmetrical with respect to two variables in logic circuit C, the




Fig. 6 Input/output waveforms of MAX/MIN circuit.




Fig. 7 Input/output waveforms of multiplication circuit.

Table 1 Truth value table

		MAX			MIN			Multipli- cation			Carry				
		Input I _x			Input I _x			Input I _x			Input I _x				
		0	1	2	0	1	2	0	1	2	0	1	2		
Input I _y	0	0	0	1	2	0	0	0	0	0	0	0	0	0	0
	1	1	1	1	2	0	1	1	0	1	2	0	0	0	0
	2	2	2	2	2	0	1	2	0	2	1	0	0	0	1

required number of the unit cells in the $n \times n$ current switch array can be reduced to $(n^2 - n)/2 + n$.

In comparison with the two-valued ROM's, the circuit in Fig.1 can reduce the number of the input and output terminals as well as the number of the unit cells. Further the function of the circuit can be mask-programmed and two different outputs can be obtained simultaneously. Since the logic circuit A in Fig.2 is not so simple, further simplification is still in study.

Figs.6 and 7 show the input-output waveforms of the MAX/MIN circuit and of the multiplication circuit. In the experiment the three-valued MAX/MIN and multiplication circuits were tested. The current values 0, 1, 2 mA were chosen to the respective truth values 0, 1, 2. A truth table is given in Table 1.

3. Sensitivity Analysis

3.1 Preliminaries

Let us consider the general I²L arithmetic circuit composed of the current mirrors and the threshold current sources. Let I_x, I_y, \dots denote the input currents or the threshold currents. The symbol δ_β is the gain error of the current mirror defined by

$$\delta_\beta \triangleq \frac{I_{in} - I_{out}}{I_{in}} \quad (4)$$

where I_{in}, I_{out} are the input and output currents of the current mirror, respectively. The symbol δ_J is the normalized threshold error of the constant current source defined by

$$\delta_J \triangleq \frac{J - J'}{J} \quad (5)$$

where J and J' are the design value and the effective value of the constant current source, respectively. Then the output or the effective threshold current of the arithmetic circuit can be expressed as the function of $I_x, I_y, \dots, \delta_\beta$, and δ_J , which will be denoted by $f(I_x, I_y, \dots, \delta_\beta, \delta_J)$. Further in the following equations, let us assume $\delta_\beta \geq 0$ and δ_J can take positive or negative value. For convenience, the abbreviated forms

$$f(I, \delta) \triangleq f(I_x, I_y, \dots, \delta_\beta, \delta_J) \quad (6)$$

$$f(I, 0) \triangleq f(I_x, I_y, \dots, \delta_\beta, \delta_J) \Big|_{\delta_\beta, \delta_J \rightarrow 0} \quad (7)$$

will be used in the following. In the arithmetic circuits, let us further assume the following two conditions:

1. Gain errors of all multicollector transistors are equal to δ_β .
 2. Normalized threshold errors of all current sources are equal to δ_J .
- The input currents can be assumed to have no errors without loss of generality. If the value of $f(I, 0)$ corresponding to the truth value 1 is denoted by f_0 , the relative error M of $f(I, \delta)$ with respect to $f(I, 0)$ is defined by

$$M \triangleq \frac{f(I, \delta) - f(I, 0)}{f_0} \quad (8)$$

3.2 Analysis on the Arithmetic Circuit

For the current source J_{1-k} in Fig.2, let us denote the designed threshold value and the deviated threshold value by J_k and $J_k(1 - \delta_J)$, respectively. For the input value kI_0 of the logic circuit A, let us denote the deviated input value by $kI_0(1 - \delta_\beta)$, where I_0 is an output current corresponding to the truth value 1.

The logic circuit A operates correctly if the following condition is satisfied:

$$J_{k+1}(1 - \delta_J) > kI_0(1 - \delta_\beta) \geq J_k(1 - \delta_J) \quad k=1 \sim n-1 \quad (9)$$

where $J_k \equiv (k - 0.5)I_0$.

The relative error of the effective threshold values (the right or the left side of Eq.(9)) must be less than a constant d_1 given by the specification. Then the sufficient condition for this is

$$(\delta_\beta + |\delta_J|) \hat{J}_n < d_1 \quad (10)$$

where $J_n > J_{n+1} > J_n$, $\delta_\beta \geq 0$, $|\delta_\beta - \delta_J| \leq \delta_\beta + |\delta_J|$, and $\hat{J}_n \triangleq J_n/I_0 = n - 0.5$ were used.

Since the logic circuit C is a current switch array composed of multicollector transistors, the error in the output currents is directly due to the errors in the values of the current sources or the current mirrors. Hence, the relative error M_c at the output terminal is given as follows:

$$M_c = \hat{J} - \hat{J}(1 - \delta_J)(1 - \delta_\beta)^2 \\ \approx \hat{J}(2\delta_\beta + \delta_J) \quad (11)$$

where $\delta_\beta, |\delta_\gamma| \ll 1$, $\hat{J} \triangleq J/I_0$ and J is the current value of the unit cell in Fig.4. $|M_c|$ is restricted by the condition

$$|M_c| < d_2 \quad (12)$$

where d_2 is a constant provided by the specification, and must satisfy $d_2 \leq 0.5$. From Eq.(12), Eq.(13) can be obtained

$$\hat{J} (2\delta_\beta + |\delta_\gamma|) < d_2 \quad (13)$$

using $|2\delta_\beta + \delta_\gamma| \leq 2\delta_\beta + |\delta_\gamma|$.

As mentioned above, it is necessary Eqs.(10) and (13) are to be satisfied simultaneously.

Numerical Example

As a numerical example, let us consider the three-valued ($n = 3$) two-input case:

$$d_1 = d_2 = 0.5, \quad |\delta_\gamma| = 0.05, \quad \hat{J}_n = 2.5 \text{ and } \hat{J} = 2.$$

Then we obtain

$$\delta_\beta < 0.15 \quad \text{from Eq.(10)}. \quad (14)$$

$$\delta_\beta < 0.1 \quad \text{from Eq.(13)}. \quad (15)$$

From Eqs.(14) and (15), we obtain

$$\delta_\beta < 0.1. \quad (16)$$

Therefore, the current mirror with the common base current gain more than 0.9 should be used.

3.3 Limitations

The limitations on the number of the truth values can be obtained by Eqs.(10) and (13).

As a numerical example, let us consider the case with $\delta_\beta = 0.05$, $d_1 = d_2 = 0.5$ and $|\delta_\gamma| = 0.05$.

From Eqs.(10) and (13), we obtain

$$n < 5.5 \quad (17)$$

$$\text{and } n < 4.3, \quad (18)$$

respectively.

From Eqs.(17) and (18), the maximum number of the truth values is four. Further this circuit configuration can be extended to the multivariable case. In this case the number of the input variables will be limited by the area of the chip, the complexity of the layout pattern and etc.

Fig.8 shows the scheme of the three-valued four-input operational circuit. The symbol S in Fig.8 denotes the current switch in Fig.9. The symbol C' in Fig.8 denotes the circuit obtained from the logic circuit C by removing the transistors $Tr7$ and $Tr8$.

4. Conclusion




Fig.8 Three-valued four-input operational circuit.




Fig.9 Current switch.

In this paper an I²L multivalued universal operational circuit using the ROM structure is proposed. The proposed multivalued operational circuit can provide both the multivalued arithmetic and logic operations by mask-programming the ROM's. At two output terminals, different outputs can be obtained simultaneously.

By the sensitivity analysis, the relationship among the tolerances of the multicollector transistors, the number of the truth values and that of the input variables are made clear.

The experiment was carried out using the current mirrors constructed by discrete elements. The performance of the circuit was confirmed up to about 500 kHz. The signal level was set to mA orders.

The problems such as operating speed and power consumption are not treated in this paper. More work is needed on these problems.

References

- [1] K.W.Current and D.A.Mow, "Implementing parallel counters with four-valued threshold logic", IEEE Trans. Comput., vol. C-28, pp.200-204, March 1979.
- [2] N.Muranaka and S.Imanishi, "Constructions of ternary flip-flop circuits using CMOS-ICs", Trans. IECE, J64-D, pp.445-446, May 1981.

- [3] C.Zukeran, G.Hachimine and M.Shinzato, "Construction of quaternary logic circuits", Paper of Technical Group IECE Japan, CAS81-98, pp.25-30, Feb. 1982.
- [4] T.T.Dao, "Threshold I²L and its applications to binary symmetric functions and multivalued logic", IEEE J.Solid-State Circuits, vol. SC-12, pp.463-472, Oct. 1977.
- [5] J.H.Pugsley and C.B.Sillo, Jr., "Some I²L circuits for multiple-valued logic", Proc. 8th Int. Symp. on Multiple-Valued Logic, pp.23-31, 1978.
- [6] F.Ueno, T.Inoue, K.Taniguchi and Y.Shirai, "A new multivalued multifunctional MIN/MAX circuit using I²L", Trans. IECE, J62-C, pp.589-591, Aug. 1979.
- [7] F.Ueno, T.Inoue and K.Taniguchi, "A new multivalued multifunctional Literal/Successor circuit using I²L", Trans. IECE, J63-C, pp.199-200, March 1980.
- [8] F.Ueno, T.Inoue and K.Taniguchi, "New multivalued D latch/D flip-flop circuits using I²L", Trans. IECE, J63-C, pp.312-314, May 1980.
- [9] M.Stark, "Two bits per cell ROM", Proc. of COMPCON Spring, pp.209-216, Feb. 1981.
- [10] C.B.Sillo, "Application of multiple-valued logic to microprogrammed processors", Proc. of the 1981 ISMVL, pp.79-80, May 1981.
- [11] K.C.Smith, "The prospects for multivalued logic: A technology and applications view", IEEE Trans. Comput., vol. C-30, pp.619-634, Sept. 1981.

Logic-type Schmitt circuit using multi-valued gates

by Fumio WAKUI and Masaichi TANAKA

Department of Electronic Engineering, Faculty of Science & Technology, Nihon University, Funabashi City, Chiba, Japan

Abstract

Logic-type Schmitt circuits (LTSCs) proposed in this paper by author's proposal are a new detector for a multi-valued multi-threshold logic circuit, and it realizes the high resolution with a little hysteresis or the high noise margin. The detector consists of the combinations of the multi-valued gates (MVGs) and a positive reaction device (PRD), and each circuit can be realized by the conventional circuit elements.

This paper shows their practical circuits, and describes the regions and the conditions for their operation.

1. Introduction

It is well known that Schmitt circuits detect an analog input levels and obtain a digital output with the waveform-sharpening under the high resolution or the high noise margin conditions. The positive feedback circuits corresponding to their circuits are used as the logic circuits with the high noise margin in digital systems. However, it is difficult to realize the large logic circuits because of the circuit and logic analyses for it. But, the LTSCs will realize a larger circuit than them.

As the input-output characteristics of the LTSCs depend directly on the graphical presentation which is shown by a transformation of a logic function [1], [2], they have transfer characteristics with prospects for less circuits and logic analyses etc. by comparison with the conventional ones.

The construction methods by the practical circuits of the LTSCs use a combination of the MVGs realized by the conventional elements with a reference terminal and a PRD [3] with a special response in regard to the current inputs. As the LTSCs in this way are constructed by the simple couplings of the MVGs and a PRD, the sufficient temperature stability and the permissible error for the elements can be provided with a few considerations. Further, the minimum gate-current and the operational region for the LTSCs are described and investigated by the comparison with the experimental circuits in this paper. As the future problems, when the LTSCs shall be attempted for the practical applications [4]-[6], then LTSCs will gain their position so that they are required for the binary logic or multi-valued logic circuits.

2. Physical meanings and Definitions

2.1 Physical meanings

A r-valued v-threshold logic function is known with the interesting contents by [1], [2], in which it realizes a single output for the many inputs. Analogic input vector $X(x_1, \dots, x_n)$ of it generates an excitation "e" by a transformation of a logic function with a proper weight vector $W(w_1, \dots, w_n)$. The "w" is chosen according to Eqn.(1) so that the "e" shall be taken the different values for different truth values. And the "e" produce a logic output "y"

$$e = W \cdot X \quad (1)$$

classified by a multi-threshold detector with a threshold vector $T(t_1, \dots, t_v)$. Here, the "y" against the "X" can be presented by a value vector $Y(y_1, \dots, y_v, \dots, y_{v+1})$ of the logic values according to the transformation, so that it is defined by the following equation.

$$y \ni y_k \quad (2)$$

$$k = 1, 2, \dots, v+1$$

$$y = (0, 1, 2, \dots, r-1)$$

2.2 Definitions and operation for the LTSCs

This paper describes about the construction




Fig. 1 Practical models of the LTSCs




Fig. 2 Input-output characteristics of the MVGs and the PRD

methods of the LTSCs based on the preceding physical meanings. And it is almost expended by the descriptions in which a new detector is realized.

For constructing the practical models by our proposal in Fig.1, the following symbols are used.

- (1) A voltage signal e_v and current signal j_o are defined as the circuit symbols corresponding to the "e" and "y".
- (2) The currents $(J_1, \dots, J_k, \dots, J_{v+1})$ corresponding to the vector "Y" are defined.
- (3) A excitation voltage ϕ_u with a minimum unit is defined as a minimum distance between the each thresholds.
- (4) The gate-currents (J_{gk}, \bar{J}_{gk}) which are presented by the polarities and a magnitude of the $(J_{k+1} - J_k)$ are defined.
- (5) A $(\phi_w)_{gk}$ with a magnitude of the (J_{gk}, \bar{J}_{gk}) is defined as a magnitude of the differential voltage in regard to the e_v with the hysteresis.
- (6) A DC voltage E_{rk} which corresponds to a value of the threshold "tk", and the reference signals (e_{rk}, \bar{e}_{rk}) in which the E_{rk} and the two signals $(\Delta e_R, \Delta \bar{e}_R)$ corresponded to a variation of the e_v are included, are defined.
- (7) A DC voltage E_R from which the E_{rk} is supplied, and the response signals (e_R, \bar{e}_R) from which the levels of the (e_{rk}, \bar{e}_{rk}) are shifted, are defined.
- (8) The $(\Delta e_R, \Delta \bar{e}_R)$ are defined as the maximum voltages of the $(\Delta e_R, \Delta \bar{e}_R)$, and a signal ΔJ_p corresponded to the $(\Delta e_R, \Delta \bar{e}_R)$ is determined.

In Fig.1(a) the e_v of the detector with an analog or a multi-valued input becomes an input-current




Fig. 3 Mutual operation between the MVGs and the PRD

signal j_p of a PRD by a wired summation of the currents (J_G, \bar{J}_G) judged by the multi-reference voltages of the MVGs. As a PRD has an alteration quantity Δj_p of the j_p . The response signals (e_R, \bar{e}_R) generate the varieties $(\Delta e_R, \Delta \bar{e}_R)$ corresponding to them. And the (e_R, \bar{e}_R) are distributed the multi-reference signals (e_{rk}, \bar{e}_{rk}) by the level shifts in the MVGs, so that they supply as the positive feed backs for the reference voltages.

In Fig.1(b), A special connection between the j_G and the e_v ensures to operate at smaller gate-currents than another. They are designed so that, during the operations of the LTSCs, the $(\Delta e_R, \Delta \bar{e}_R)$ of a PRD can be ignored against a DC voltage E_R in Fig.2 (b). But their conditions for the LTSCs with a binary output can be excluded. Accordingly, in Fig.2 (a), when the E_R is used as the reference voltages of the MVGs, the J_G can be shown against the j_G . And at the time of the perfect cut-over of the (J_{gk}, \bar{J}_{gk}) of the MVGs, the e_w is required for the e_v .

In Fig.2(b), the linearity and stability of a output signal j_o and the (e_R, \bar{e}_R) corresponded to a variation of the input signal $(j_p$ or $j_{p+}, j_{p-})$ of a PRD are required.

Fig.3 shows the j_o of the LTSCs obtained by the mutual operation between the MVGs and a PRD. Now, when a input terminal of the detector by the MVGs has the e_v , the j_o can be shown with a general form as a dotted line at the right of the same figure. And at the left of the same figure, a PRD against the e_v generates an output and the (e_R, \bar{e}_R) corresponded to the points shown in the j_o .

Next, as a loop current gain at the all regions of the transitions of the LTSCs is 1 or more, they have a hysteresis characteristic in proportion to the J_{gk} at the points (k and v) shown as a sample. And, near the point (k), when the j_o of the LTSCs changes from the J_{k+1} to the J_k by increase of the e_v , then in order that the e_R is kept to the point $(k)_+$, the holding are executed so that the e_R against the E_{rk} is too large by the $\phi_w(J_{k+1} - J_k)/2$. Here the ϕ_w is a quantity corresponded to hysteresis with a unit current. While the restraints with the inverted holding are applied at the time of decrease, so that a hysteresis corresponded to the $\phi_w(J_{k+1} - J_k)$ in the same figure is caused. In the same way, inverted hysteresis is caused near the (v).




Fig. 4 Practical circuit for the MVGs




Fig. 5 Graphical presentation as example of the MVGs




Fig. 6 Special operation of the MVGs

3. Practical circuit and operation conditions

The LTSCs shown in Fig.1 consist of an weight circuit with no feed back and a multi-threshold circuit which has the positive feed back loops from a PRD to the MVGs. And, the LTSCs execute some logic functions by the set of the resourceful weights against the inputs (x_1, \dots, x_n) and with the several thresholds, in which the multi-threshold circuit consist of the MVGs obtained by the vertical-cascade connections and a PRD with a common base connection at the terminal of the j_p , so that it will have a high speed characteristic.

To ensure the stable operation for a realization by the circuits, a circuit design under a consideration of temperature characteristics is important. The LTSCs are constructed according to the following conditions.

- (1) The logic inputs (x_1, \dots, x_n) shall consist of the currents with the sufficient stability, the all currents shall be supplied from a multi-current source.
- (2) All internal reference voltages of the MVGs shall be decided by the resistors ($R_2, \dots, R_k, \dots, R_v$) and the current sources ($J_{g1}, \dots, J_{gk}, \dots, J_{gv}$).
- (3) The signals (e_R, \bar{e}_R) shall have DC voltage component E_R with the sufficient stability.

Fig.4 shows a practical circuit for the MVGs. When the e_R is supplied to the (-) terminal, one of the MVGs decides the many internal reference voltages ($E_{r1}, \dots, E_{rk}, \dots, E_{rv}$) by the voltage drop from the resistances ($R_2, \dots, R_k, \dots, R_v$) and the currents ($J_{g1}, \dots, J_{gk}, \dots, J_{gv}$). Here, the R_k is decided by the J_{gk} and the differential voltage ($E_{rk-1} - E_{rk}$).

For example, now we are planning to design for the realization of a graphical presentation shown in Fig.5. And as the circuit conditions, when a value of the Φ_u and a minimum gate-current ($J_{gk})_{min}$ are given by 0.6V and 1mA, one of the MVGs has the resistances ($R_2 = R_4 = 0.6k, R_3 = 1.2k$) when the switch S_1 is on. For another the resistances





Fig. 7 Practical circuits for a PRD




Fig. 8 Voltage and current sources

are $R_2 = 0.6k, R_3 = 0.9k$ when the S_2 is off, because, the current J_{gk} in this MVGs can use the quantity (2mA) with the $2(J_{gk})_{min}$ in the same figure. Further, as a special operation, when the E_R is supplied to (+) terminal, the MVGs operate by the levelshifts of the e_v , and the E_R is adjusted to the E_{rv} . At this time, a relation of the complementary outputs (J_G & \bar{J}_G) inverts, and an unshown resistance R_1 must be used between the MVGs and the PRD so that the differential voltage ($(e_v)_{max} - E_{r1}$) can be gained by the R_1 and a constant current J_B . For example, the R_1 for the MVGs with the $(e_v)_{max} = V_s = 6V$, and $J_B = (J_{gk})_{min}$ against the J_G becomes $(0.6(6-1) + 0.3) / 1 = 3.3k$ when the S_2 is on in Fig.6. Fig.7 shows two types of the practical PRD. The type in Fig.7(a) puts out the response signals (e_R, \bar{e}_R) corresponding to the E_R and the e_R and the level of the (e_R, \bar{e}_R) is shifted by the (J_{v+1}, J_{v+2}) the j_p , and resistances. Here, in the same figure, a small resistance R_p must be chosen according to the $R_p \cdot J_{v+1}, R_p \cdot J_{v+2} \ll \Phi_u$ so that the PRD can be satis-




Fig. 9 Presentation of the LTSCs for the loop gain

fied the condition of the unsaturation for the MVGs. And, when the ΔE_R and the ΔJ_P were given as the operation range of a PRD, the $R_B \cdot R_P \cdot J_{V+1} / (2e_w)$ must be designed to become the ratio $(\Delta E_R / \Delta J_P)$.

For example, at the $(\Delta J_P = 5 \text{ mA}, \Delta E_R = 0.6 \text{ V}, e_w = 0.15 \text{ V}, \text{ and } J_{V+1} = J_{V+2} = 1 \text{ mA})$, the $R_B \cdot R_P$ becomes 0.036 k , so that at the R_B at the $R_P = 0.5 \text{ k}$ must use 0.072 k . Fig. 7(b) shows a circuit with a loose coupling condition for the MVGs. For a PRD in this case, it is necessary that the R_G in same figure shall be chosen by the $(\Delta E_R / \Delta J_P)$, and no other conditions are necessary in order to operate in the wide range of the j_p .

Fig. 8 shows a voltage source and a current source used for the LTSCs. The voltage source shown in Fig. 8(a) can supply V_{S1}, V_{S2} with a negative temperature coefficient and the V_S with the sufficient stability in regard to the temperature. With $\Delta K_{\beta t} = 1 + \Delta \beta t / \beta t$ and $\Delta K_{\phi t} = 1 - \Delta \phi t / \phi t$ as the coefficients of temperature variations for the transistor current amplification factor βt and the forward voltage ϕt , a constant $m = \Delta K_{\phi t} / \Delta K_{\beta t}$ can be established as an approximation over a wide range. Using these, the stability condition for the V_S can be expressed as follows;

$$2m \frac{V_{Bto}}{V_C} \phi_0 \left(\frac{R_{V3}}{R_{V4}} \right)^2 + V_{SC} \left(\frac{R_{V3}}{R_{V4}} \right) + V_{SC} - 2m \frac{V_{Bto}}{V_C} \phi_0 - V_C = 0$$

At this time, the V_S is obtained by Eqn.(3).

$$V_S = V_{SC} + 2m \left(\frac{R_{V3}}{R_{V4}} - 1 \right) \frac{V_{Bto}}{V_C} \phi_0 \quad (3)$$

with B_0, ϕ_0 : βt and ϕ_0 at room temperature.

$$V_{Bto} = \frac{R_{V1} // R_{V2}}{B_0 R_1} V_C, \quad V_{SC} = \frac{R_{V1} // R_{V2}}{R_{V1}} V_C$$

3.1. Loop gain and basic design of the LTSCs

The LTSCs are designed so that a loop gain between the MVGs and a PRD becomes 1 or more. The following definitions are made from the MVGs and a PRD characteristics of Fig. 2. Next, a positive feedback

$$\text{Definitins; } \alpha_R = de_R / dj_p, \quad (\alpha_C)_k = de_V / dj_{gk}$$

model for the LTSCs is shown in Fig. 8. According to Fig. 9, the circuit loop gain G can be shown by Eqn.(4). The G for a PRD of Fig. 7(a) is obtained in the same way, and it corresponds to the case of $Z_B \rightarrow \infty$

$$G = \frac{j_{gk}(e_R) + e_R((j_p)_k) / Z_B}{(j_p)_k} = \alpha_R / (\alpha_C)_k + \alpha_R / Z_B \quad (4)$$

$$\text{with } e_R((j_p)_k) = \alpha_R (j_p)_k, \quad j_{gk}(e_R) = e_R((j_p)_k) / (\alpha_C)_k = \alpha_R (j_p)_k / (\alpha_C)_k$$

in Eqn.(4). The LTSCs for the small current of the MVGs can be designed with the large α_R or the small Z_B from the definition and Eqn.(4), but our objects





Fig. 10 Specification of the PRD and the MVGs for the LTSCs

are not to choose a best method.

When the LTSCs in Fig. 1(a) are applied to the realization of an r -valued logic function, the magnitude of the ΔJ_P shows with the $(j_{gk})_{\min}$ and the " r " by Eqn.(5). Accordingly, $\alpha_R \cdot \Delta J_P$ is required for the ΔE_R .

For example, now the LTSCs are used in order to realize a quaternary logic function, and when the conditions of the construction and the operation are shown by the $(G=1.5, (j_{gk})_{\min}=1 \text{ mA}, e_w=0.15 \text{ V}, Z_B=1 \text{ k})$, then the α_R according to Eqn.(4) becomes 0.196 k . Accordingly, a PRD must be designed so that the ΔJ_P and the E_R have 3.73 mA and 0.73 V .

$$\Delta J_P = (r-1)(j_{gk})_{\min} = (r-1)Z_B(j_{gk})_{\min} / (Z_B - \alpha_R) \quad (5)$$

$$\text{With } (j_{gk})_{\min} = (1 + (\alpha_R/Z_B) + (\alpha_R/Z_B)^2 + \dots + (\alpha_R/Z_B)^{r-1})(j_{gk})_{\min}$$

$$Z_B > \alpha_R$$

For the LTSCs, the magnitude of Eqn.(6) can be expected for the $(\phi_w)_{gk}$ from the definition and Eqn.(4). For designing some logic circuit by the LTSCs shown in Fig. 1(b), the ΔJ_P and the ΔE_R with the large values for a PRD can be expected and their magnitudes can be obtained by Eqn.(5) and a value of the logic levels in the detector in which it shall be decided by the number of the threshold and the shape of the step-slope in Fig. 3. Next, when a condition

$$(\phi_w)_{gk} = \frac{Z_B \cdot e_w \cdot G}{Z_B - (G-1)\alpha_C} \quad (6)$$




Fig. 11 Magnitudes of the Hysteresis under the conditions




Fig. 12 Operational region of the LTSCs with binary output

with the $\Delta J_p \leq (J_{gk})_{\min}$ is included as the conditions for the design, then they generate only a binary output. Eqn.(6) isn't effective, and the $(\Phi_w)_{gk}$ can not be presented for their LTSCs. Accordingly, it is necessary to present their relations so that their conditions are fulfilled only for the application from the binary to LTSCs. And, from the fol-

$$(K)_J = (J_{gk})_{\min} / \Delta J_p \quad (K)_H = (\Phi_u + \Delta E_R) / 2\Phi_u$$

$$(K)_H = \frac{1}{2} \left(\frac{e_w}{\Phi_u (K)_J} G + 1 \right) \quad (7)$$

lowing definition and Eqn.(4), the hysteresis characteristics can be presented by Eqn.(7). Eqn.(7) is effective for the $(K)_J$ with the all regions, but when the $(K)_J$ is 1 or less, the $(\Phi_w)_{gk}$ for their LTSCs can be led from a multiplication of the $(K)_J$ and the ΔE_R shown in the definition $(K)_H$.

The results obtained from a few analyses for the preceding LTSCs are shown in Fig.10 to Fig.12. Fig. 10 shows the LTSCs constructed by a PRD which all fulfill Eqn.(4), and the G is 1.5. Fig.10(a) shows the specifications for a PRD, and the design of the α_R under the loose conditions by Z_B is shown. Fig.10 (b) shows the reduction of the $(J_{gk})_{\min} (= e_w / \alpha_c k)$ of the MVGs by Z_B with the α_R as parameter and the minimum value. Fig.11 shows the variation change of the $(\Phi_w)_{gk}$ obtained by Eqn.(6). From the precedence, the multi-valued response in the range of $\Delta J_p >$




Fig. 13 The hysteresis and the decrease of the current as experimental result




Fig. 14 Decrease of the practical value for the $(\Phi_w)_{gk}$ by the r_H

$J_{gk})_{\min}$ requires the operation of the LTSCs for a still smaller $(J_{gk})_{\min}$, and at this time, a linear increase for the α_R of a PRD or decrease of Z_B is required. In regard to the latter decrease of Z_B , a slight increase of the $(\Phi_w)_{gk}$ can be expected.

Fig.12 shows that a circuit construction with a unique characteristic and a wide operation range in regard to the binary response of the LTSCs can be realized. For example, when the LTSCs are designed with the $(\Phi_w)_{gk} = 0.3V$ against the $\Phi_u = 0.6V$, the choice of the region shown on the dotted line in same figure can be permitted, because the $(\Phi_w)_{gk}$ at the $(K)_J \leq 1$ can be shown by Eqn.(6), and the $(\Phi_w)_{gk}$ is constant at the range of the $G \geq 2$ against the $(K)_J \geq 1$.

In regard to either response, the minimum hysteresis is limited by the e_w of the MVGs, and a realization of the circuit with a still smaller $(\Phi_w)_{gk}$ can be reached by insertion of a small resistance r_H at the ECL emitter couplings of the MVGs.

3.2 Experimental results

The many experimental circuits based on the preceding analyses for the LTSCs have been investigated, and here, some results of them are shown.

When the LTSCs have been tested so that the G are keeping to 1.5 as a theoretical value, the variations of the $(\Phi_w)_{gk}$ against the Z_B and the J_{gk} are shown as the experimental results in Fig.13. By comparison with the theoretical $(\Phi_w)_{gk}$ in Fig.11, the $(\Phi_w)_{gk}$ at




Fig. 15 Independence property of the threshold voltages from temperature




Fig. 16 Waveform of a Schmitt circuit for the symmetric signal by the LTSCs

the $Z_B = 1k$ have the larger values than the other. Because, the theoretical $(\Phi_w)_{gk}$ near here generate the larger variations and the practical $(\Phi_w)_{gk}$ are generated by the parameters with the permissible errors.

Next, at the $G=1.5$ with $Z_B=1k$ and $J_{gk}=1mA$ in Eqn.(4). the effect for the $(\Phi_w)_{gk}$ against the r_H have been investigated, and their results are shown as the decrease of the $(\Phi_w)_{gk}$ in Fig.14. Further, it shows that the r_H can be chosen so that the $(\Phi_w)_{gk}$ becomes few values from the same figure.

Next, the temperature independency is for the multi-threshold voltage of the LTSCs have been investigated. The voltage source and the current source in Fig.8 have been tested so that a 2-valued 8-threshold circuit was constructed by the MVGs and a PRD in Fig.7(a). The temperature characteristic for the V_S of the voltage source with the ($R_{V1}=3.3k$, $R_{V2}=10k$, $R_{V3}=R_{V4}=1.5k$) in Fig.8(a) has been presented by $1.0mV/^\circ C$ against the voltage supply V_C from 7V to 12V. And the temperature coefficient of the multi-current source with the ($R=0.75k$, $R_{J1}=10.6k$, $R_{J2}=0.68k$) in Fig.8(b) has been presented by $390ppm/^\circ C$.

For a 2-valued 8-threshold circuit constructed by them, A maximum variation against the temperature in the threshold voltages has been obtained by the lowest threshold voltage, and the magnitude has been presented by $1.5mV/^\circ C$ in Fig.15.

At the first, a schmitt circuit has been constructed so that it executed the detection and the waveform-shaping for a input with a symmetrical signal against the ground. And the input-output

waveform is shown in Fig.16.

4. Conclusion

It has been shown that the LTSCs can be realized easily by a simple principle in case of the MVGs constructed by the elements (ECL,SCL) with a reference terminal. The stable operation of the threshold voltages and the logic output levels of the LTSCs over a wide temperature range have been confirmed.

The LTSCs will advance the increase of the noise margin or the resolution for the detector of a multi-valued multi-threshold logic circuit, and the new circuit realization for an application with the different region in regard to the conventional region will be expected. And in this paper as an investigation for the integrated circuits of the LTSCs, the LTSCs have been constructed so that the decrease of the gate-current and the large or small quantity of the $(\Phi_w)_{gk}$ were attempted to the circuits for the practical applications. And, by the analyses and the experimental circuit, the reasons stopping their attempts could not be found.

In regard to the practical investigation for the packing density, the operation speed, and the noise margin etc. When the LTSCs for the applications in the regions with the gate effects will be used, their magnitudes must be investigated as the practical values.

ACKNOWLEDGEMENT

The authors wish to thank Prof.U.Takahashi and assist.Prof.Y.Sekine for many helpful discussions.

REFERENCES

- (1) O.Ishizuka:"Synthesis of multi-valued multi-threshold network",IECEJTD,J60-D,6,pp459, (June.1977)
- (2) A.Druzeta,Z.Z.Vranesic and A.S.Sedra:"Application of multi-threshold elements in the realization of many-valued logic networks",IEEE TC, C-23,11,pp1194,(Nov.1974)
- (3) F.Wakui and M.Tanaka:"Constitution of arbitrary multi-valued Schmitt circuit",IECE,J65-C ,2,pp130,(Feb.1982)
- (4) M.Kameyama and T.Higuchi:"Signed-digit arithmetic circuits based on multiple-valued logic and its applications",proc.ISMVL,pp41,(1981)
- (5) K.W.Current:"A simultaneous analog to quaternary converter",IEEE.Trans on comput and system, vol CAS-26, No.11,(Nov.1979)
- (6) M.Briman,D.Etiemble,J.L.Oursel, and P.Tatareau : "A 4-valued ECL encoder and decoder circuit", IEEE J.of solid-state circuit,vol.SC-17,No.3, pp547,(June 1982)

Session 5B
Philosophy II

A GENERAL METHOD FOR THE EVALUATION OF DEGREE OF COMPLETENESS

by Alan Rose

Department of Mathematics, University of Nottingham, England

Abstract

Substitution rule type formalisations of propositional calculi without constants are derived from existing axiom scheme type formalisations. The degree of completeness is evaluated in the case where the variable functors take values in the set $\{C, C'\}$ of Łukasiewicz m -valued or N_0 -valued implication and its converse. A generalised result is obtained for the cases where the degrees of completeness of the corresponding formalisations of conventional m -valued and N_0 -valued propositional calculi are known. A method for the evaluation of these latter degrees of completeness in a wide class of cases is also given.

We shall consider first m -valued ($m=2, 3, \dots$) and N_0 -valued propositional calculi whose only primitive symbols are propositional variables p, q, r, \dots and binary variable functors $\delta, \epsilon, \lambda, \dots$ having values in the set $\{C, C'\}$, where C denotes the implication functor of Łukasiewicz [3] and C' denotes the corresponding converse implication functor. The syntactical variables $P, Q, \dots; \Delta, \Omega, \dots$ will be used to denote formulae and variable functors respectively. These calculi have been formalised by the author [4] and Jones [1] by means of a finite number of axiom schemes and the following rule of modus ponens, where

$$C_{\Delta}PQ =_{\tau} \Delta \Delta P \Delta Q$$

(so that $C_{\Delta}PC =_{\tau} C$):

R1 If P and $C_{\Delta}PQ$ are correct formulae then Q is a correct formula.

We may obviously obtain new weakly complete and plausible formalisations $\mathcal{F}_m (m=2, 3, \dots), \mathcal{F}_{N_0}$, using only finitely many axioms, if we replace the syntactical variables $P, Q, R, \Delta, \Omega, \lambda$ of the axiom schemes (but not of R1) by $p, q, r, \delta, \epsilon, \lambda$ respectively (so that, for example, the axiom scheme A1 of the author's previous paper becomes the axiom $C_{\delta}p\delta q\delta p$, i.e. $\delta\delta\delta p\delta\delta q\delta p\delta\delta p\delta\delta q\delta p$) and adjoin the two following primitive rules of procedure:

R2 If δ is a propositional variable occurring in the formula P and the result of replacing all occurrences of δ in P by the formula Q is δ then, if P is a correct formula, δ is a correct formula.

R3 If Δ is a variable functor occurring in P and the result of replacing all occurrences of Δ in P by the variable functor λ is δ then, if P is a correct formula, δ is a correct formula.

R1 may be replaced by the following rule R1A, since R1 follows from R1A and R3:

R1A If P and $C_{\delta}PQ$ are correct formulae then Q is a correct formula.

(Let P' be the result of replacing all occurrences of δ in P by a variable functor λ which does not occur in $C_{\delta}PQ$ and let P^* be the result of replacing all occurrences of Δ in P' by δ . Let Q', Q^* be defined similarly. Thus $P, C_{\delta}PQ \vdash P', C_{\delta}P'Q'$ and $P', C_{\delta}P'Q' \vdash P^*, C_{\delta}P^*Q^*$ by R3. Using R1A and R3 we then infer Q^*, Q' and Q .)

The question of the values of the ordinal ω degrees of completeness of the new formalisations then arises and we shall establish a theorem for a class of formalisations which includes $\mathcal{F}_m (m=2, 3, \dots)$ and \mathcal{F}_{N_0} . We shall then consider, in a more general way, the relationship between the degree of completeness of a formalisation of a propositional calculus without constants and the degree of completeness of the related conventional formalisations. Finally we shall give a method for the evaluation of these latter degrees of completeness which applies to a wide class of cases.

Theorem. If formalisations of an m -valued ($m=2, 3, \dots$) and an N_0 -valued propositional calculus without constants corresponding to the set $\{C, C'\}$ are weakly complete and plausible and the only primitive rules of procedure are the rules R1A, R3, R3 then the formalisations have degrees of completeness $3m-2$ and ω respectively.

We note first that, in the m -valued case, using the notation of a previous paper of the author [5] concerning the corresponding problem where there are no variable functors and

C is the only primitive functor,

$$\xi(\text{CC}(\text{Cp})^{k-1} \text{Cp}) = k \quad (k=1, \dots, m)$$

and the formula $\text{C}'\text{C}'(\text{C}'\text{p})^{k-1} \text{C}'\text{p}$ takes the same truth-value as CpCpCp or as CpCpCpCp according as k is even or odd. Thus the formula

$\delta\delta(\delta\text{p})^{k-1} \text{pp}$ takes the same truth-value as a formula P_k for which $\xi(\text{P}_k) = k$ when δ takes the value C and it always takes the truth-value 1 when δ takes the value C'. It follows at once that, for the formula $\delta\text{p}\delta\text{p}\delta^{k-1} \text{p} \dots \text{p}$, the rôles of C and C' are interchanged. Let us abbreviate the latter formula and its counterpart by Y_k, X_k respectively. We note also that if Z_k denotes the formula

$$\delta\delta\delta\text{pp}\delta(\delta\text{p})^{k-1} \text{pp}\delta\text{pp}$$

then Z_k takes the truth-value 1 unless δ, ϵ take the values C, C' respectively, in which case it takes the same truth-value as a formula P_k ($=\text{CCCPp}(\text{Cp})^{k-1} \text{pC}'\text{pCp}=\text{CC}(\text{Cp})^{k-1} \text{Cp}$) for which $\xi(\text{P}_k) = k$. Let P', P'' be the formulae obtained from an arbitrary formula P by replacing all occurrences of variable functors by C, C' respectively and let $\text{P}''', \dots, \text{P}^{(\alpha)}$ be the remaining formulae obtained by replacing all occurrences of variable functors by C and C', each occurrence of the same variable functor being replaced by the same constant functor, where α is the number of distinct variable functors occurring in P. Let

$$\Omega(\text{P}) = \min(\xi(\text{P}'), \dots, \xi(\text{P}^{(\alpha)}), \\ \Xi(\text{P}) = (\xi(\text{P}'), \xi(\text{P}''), \Omega(\text{P})).$$

We partially order the ordered triples $\Xi(\text{P})$ by requiring that

$$\Xi(\text{P}) \preceq \Xi(\text{Q})$$

if and only if

$$\xi(\text{P}') \leq \xi(\text{Q}'), \xi(\text{P}'') \leq \xi(\text{Q}'') \text{ and } \Omega(\text{P}) \leq \Omega(\text{Q}).$$

We then define the relation " \prec " in the obvious way.

Lemma. If $\Xi(\text{P}_i) = (a_i, b_i, c_i)$ ($i=1, \dots, n$), $A = \min(a_1, \dots, a_n)$, B, C being defined similarly, a necessary and sufficient condition that $\text{P}_1, \dots, \text{P}_n \vdash \text{Q}$ is $(A, B, C) \preceq \Xi(\text{Q})$.

Proof of necessity. Let l denote the total number of applications of $\text{R}1\text{A}$ in the derivation of Q. We shall prove the result by strong induction on l. If $l=0$ then Q is an axiom, in which case $\Xi(\text{Q}) = (m, m, m)$, or Q is one of

$\text{P}_1, \dots, \text{P}_n$ in which case, for some $i \in \{1, \dots, n\}$, $\Xi(\text{Q}) = (a_i, b_i, c_i)$ and $a_i \geq A$,

$b_i \geq B, c_i \geq C$. In both cases the result follows at once.

We now assume the result for $0, \dots, l-1$ and deduce it for l. If the last step in the derivation of Q is an application of $\text{R}1\text{A}$ to two formulae R, $\text{C}'\text{R}$ and, under a particular assignment of values to the variable functors of R, the formulae R, $\text{C}'\text{R}$ take the same truth-values as formulae $\text{R}', \text{C}'\text{R}'$ respectively, then

$$\xi(\text{R}'), \xi(\text{C}'\text{R}') \geq C$$

so that $\xi(\text{Q}') \geq C$. Thus the last member of the ordered triple $\Xi(\text{Q})$ is at least C. If all variable functors are assigned the value C (C') then

$$\xi(\text{R}'), \xi(\text{C}'\text{R}') \geq A(B),$$

so that $\xi(\text{Q}') \geq A(B)$ and the first (second) member of the ordered triple $\Xi(\text{Q})$ is at least A(B). Hence $(A, B, C) \preceq \Xi(\text{Q})$.

If the last step is an application of $\text{R}2$ to a formula R then, using the notation of the last paragraph, $\xi(\text{R}') \geq C$ and, since C' is obtainable from R' by substituting for a propositional variable, $\xi(\text{Q}') \geq C$. In the two special cases it follows similarly that $\xi(\text{Q}') \geq A(B)$ and the result follows at once.

If the last step in the derivation of Q is an application of $\text{R}3$ to a formula R and $2^{a(\text{Q})} = \beta$, $2^{a(\text{R})} = \gamma$ then

$$\{\text{R}', \dots, \text{R}^{(\beta)}\} \supseteq \{\text{C}', \dots, \text{C}^{(\beta)}\},$$

so $\xi(\text{R}') = \xi(\text{R}''), \Omega(\text{Q}) \geq \Omega(\text{R})$ and the result follows at once.

Proof of sufficiency. We may suppose that, without assuming λ, μ, ν distinct, the first, second and third members of the ordered triples $\Xi(\text{P}_i)$ are least

for $\text{P}_1, \text{P}_2, \text{P}_3$ respectively. Let \mathcal{K} be chosen from the set $\{1, \dots, 2^{a(\text{P}_3)}\}$ in such a way that $\xi(\text{P}_3^{(\mathcal{K})})$ is least. It will be convenient to define (cf. [1]) the summation operators Γ, δ^Γ with respect to C, C' respectively. We may, as in [5], infer from $\text{P}_1, \dots, \text{P}_n$ and the classical rule of substitution for propositional variables, formulae $\text{P}_{2+1}, \dots, \text{P}_2$ such that the formula

$$\Gamma_{i=1}^d \text{P}_i \text{Q}'$$

always takes the truth-value 1. (The formulae $\text{P}_{2+1}, \dots, \text{P}_2$ may not be distinct, but it will not always be necessary to repeat each formula $m-1$

times, corresponding to the definition of a standard condition implication functor by $(m-1)$ -fold iteration of the functor C , cf. [8].) Thus, if Δ is a variable functor of Q and P^*_i is obtained from P_i by replacing all occurrences of C by Δ ($i=n+1, \dots, d$), the formula

$$\delta \prod_{i=n+1}^d P^*_i Q$$

will take the truth-value 1 whenever all variable functors of Q take the value C . Similarly we may construct a formula

$$\delta \prod_{i=d+1}^e P^*_i Q$$

corresponding to the case where they all take the value C' (using P^*_i in place of P_i).

If $\gamma \in \{1, 2, \dots, 2^{a(\alpha)}\}$ we may similarly, since $(A, B, C) \leq \Xi(Q)$, infer from $P_\gamma^{(k)}$ and the classical rule of substitution for propositional variables, formulae $P_{e+1, \gamma}, \dots, P_{f, \gamma}$ such that the formula $\prod_{i=e+1}^f P_{i, \gamma} Q^{(\gamma)}$ always takes the truth-value 1. Since $\gamma \neq 1, 2$ we may choose variable functors $\Delta_\gamma, \Lambda_\gamma$ which are replaced by C, C' respectively in the construction of $Q^{(\gamma)}$ from Q . Thus if $P^*_{i, \gamma}$ is obtained from $P_{i, \gamma}$ by replacing all occurrences of C, C' by $\Delta_\gamma, \Lambda_\gamma$ respectively ($i=e+1, \dots, f$), the formula

$$\delta \prod_{i=e+1}^f P^*_{i, \gamma} Q$$

will take the truth-value 1 whenever all variable functors of Q take values corresponding to the construction of $Q^{(\gamma)}$.

It then follows at once that if the formulae $P^*_{n+1}, \dots, P^*_e, P^*_{e+1, 3}, \dots, P^*_{f, 3}, \dots, P^*_{e+1, 2^{a(\alpha)}}, \dots, P^*_{f, 2^{a(\alpha)}}$ are re-named S_1, \dots, S_η respectively, then the formula

$$\delta \prod_{i=1}^\eta S_i Q$$

always takes the truth-value 1 and is, by the weak completeness, provable. If, in the hypothetical deduction (using the classical substitution rule)

$$R_\lambda \vdash P_{n+1}, \dots, P_d,$$

we replace all occurrences of C by Δ we obtain, in our present formalisation, the hypothetical deduction

$$P^\dagger_\lambda \vdash P^*_{n+1}, \dots, P^*_d,$$

where P^\dagger_λ is obtained from R_λ (using R') by replacing all occurrences of variable functors by Δ . Hence

$$R_\lambda \vdash P^*_{n+1}, \dots, P^*_d.$$

Similarly

$$P_\mu \vdash P^*_{d+1}, \dots, P^*_e.$$

If, in the hypothetical deduction

$$P_\gamma^{(k)} \vdash P_{e+1, \gamma}, \dots, P_{f, \gamma},$$

we replace all occurrences of C, C' by $\Delta_\gamma, \Lambda_\gamma$ respectively, we obtain, in our present formalisation, the hypothetical deduction

$$P^\dagger_{\gamma, \gamma} \vdash P^*_{e+1, \gamma}, \dots, P^*_{f, \gamma},$$

where $P^\dagger_{\gamma, \gamma}$ is obtained from P_γ (using R') by replacing those variable functors which were replaced by C in the construction of $Q^{(\gamma)}$ by Δ_γ and the others by Λ_γ . Thus

$$P_\gamma \vdash P^*_{e+1, \gamma}, \dots, P^*_{f, \gamma} \quad (\gamma=1, 2, \dots, 2^{a(\alpha)}).$$

Hence

$$P_\lambda, P_\mu, P_\gamma \vdash S_1, \dots, S_\eta$$

and, since

$$\vdash \delta \prod_{i=1}^\eta S_i Q,$$

$$P_\lambda, \dots, P_\mu \vdash Q.$$

Proof of the Main Theorem. We first re-name the formulae $P_{n+1}, \dots, P_d, P_{n+1}, \dots, P_{n-1}, \dots, P_1, X_{n-1}, \dots, X_1$ by V_1, \dots, V_{3m-3} respectively. It follows at once that, if A_i, B_i, C_i correspond to the set $\{V_1, \dots, V_{3m-3}\}$ ($i=1, \dots, 3m-3$) then not $(A_i, B_i, C_i) \leq \Xi(V_{i+1})$ ($i=1, \dots, 3m-4$). Thus, by the lemma, not $V_1, \dots, V_i \vdash V_{i+1}$ ($i=0, \dots, 3m-1$)

(since, by plausibility, not $\vdash V_i$) and, for all Q ,

$$X_1, V_1 \vdash Q.$$

The degree of completeness is therefore at least $3m-1$. Since the number of ordered triples $\Xi(Q)$ in a sequence ordered in such a way that $\Xi(P)$ precedes $\Xi(Q)$ whenever $\Xi(Q) < \Xi(P)$ is at most $3m-1$ the theorem now follows from the sufficiency result of the lemma. $((m, m, m)$ is, of course ignored, as are triples (A, B, C) for which $A < C$ of $B < C$.)

A strictly analogous argument, using general (cf. [6]) and the eliminability of negation (cf. [7]), proves that, in the \mathcal{N}_0 -valued case, the degree of completeness is ω . Corresponding arguments may also be used in cases related to the set $\{P_1, \dots, P_n\}$, where, in the \mathcal{N}_0 -related propositional calculi with constant functors forming non-empty subsets of the given set, the degree of completeness can be evaluated by the general method given later in this paper for finite-valued propositional calculi or by similar methods (cf. [6]) in the \mathcal{N}_0 -valued case. Strictly

analogous arguments show that, if the set possesses generalised functional completeness

[4, 9] and the $n-1$ related propositional calculi have degrees of completeness D_1, \dots, D_{n-1} , all of which are finite, then the present system has degree of completeness

$$D > 2^n + \sum_{i=1}^{n-1} D_i.$$

If any of the numbers D_1, \dots, D_{n-1} are infinite then the addition of these ordinals may not be commutative, and the degree of completeness will, by corresponding arguments, be the greatest value (as the ordering of the $n-1$ calculi varies) of the least ordinal α for which

$$\alpha > \sum_{i=1}^{n-1} \alpha_i,$$

whenever $\alpha_i < D_i$ ($i=1, \dots, n-1$), subject to the restriction that if α_i, α_k correspond to subsets $\mathcal{E}_i, \mathcal{E}_k$ of the set $\{P_1, \dots, P_n\}$ and $\mathcal{E}_i \subset \mathcal{E}_k$ then $k < j$.

As an example of the applicability of the above results we shall consider the case where $m \neq 1 \pmod{2}$, $SFC = CFC$, $n=3$ and $\{P_1, P_2, P_3\} = \{S, C', S'\}$. The functor S is a quasi Sheffer function for the m -valued Łukasiewicz propositional calculus [10] and generalised functional completeness holds [11] for the above set. The degrees of completeness corresponding to the subsets $\{S\}, \{C'\}, \{S'\}, \{S, C'\}, \{S, S'\}, \{C', S'\}, \{S, C', S'\}$ may then be evaluated in the required way (cf. [5] and [8]) as $m, m, 1+d(m-1), m, 1+d(m-1), 1+d(m-1), 1+d(m-1)$ respectively, so the required degree of completeness is $3m+4d(m-1)-2$.

The general applicability of the result would depend on the construction of an algorithm for the evaluation of the degree of completeness of a wide class of propositional calculi. This problem was raised by Rosser and Turquette [14] for a wide class of formalisations which they gave (though it would, of course, be necessary to replace their axiom schemes by the corresponding axioms and adjoin the usual substitution rule) and we shall consider a closely related class of formalisations. We shall make the following assumptions:

(i) The formalisation is weakly complete and plausible and relates to an m -valued propositional calculus with s designated truth-values ($1 \leq s \leq m-1, 1 \leq m < \aleph_0$).

(ii) In terms of the primitive functors, which we shall denote by F_1, \dots, F_k of n_1, \dots, n_k arguments respectively, we may define an implication functor I which satisfies the standard conditions of Rosser and Turquette [13]. (This condition is automatically satisfied if we

can define the implication functor of Łukasiewicz, in the case where $s=1$.)

(iii) The primitive rules of procedure are the rule of substitution for propositional variables and the rule of modus ponens with respect to I . (We shall use the operator Σ to denote summation by I with association to the right.)

We shall say that a subset \mathcal{E} of $\{P_1, \dots, P_n\}$ is closed if the truth-values of the formulae $F_i P_1 \dots P_{n_i}$ ($i=1, \dots, b$) belong to \mathcal{E} whenever the truth-values of P_1, \dots, P_n ($n = \max(n_1, \dots, n_b)$) belong to \mathcal{E} . Clearly there is an effective method of deciding whether a given subset is closed, so we may enumerate the closed subsets $\mathcal{E}_1, \dots, \mathcal{E}_N$. We note that $2 \leq N \leq 2^n$. The N subsets are, of course, partially ordered by inclusion and we shall extend this, in future, to a simple ordering in which $\mathcal{E}_i \subset \mathcal{E}_j$ whenever $i < j$ and whenever $\mathcal{E}_i \subset \mathcal{E}_j$ ($i, j \in \{1, \dots, N\}$). We shall say that a formula P is of class i if there is an assignment of truth-values in \mathcal{E}_i to its propositional variables under which P takes an undesignated truth-value, but there is no such assignment in any of $\mathcal{E}_1, \dots, \mathcal{E}_{i-1}$ which is a subset of \mathcal{E}_i . Thus, for example, if $m=5, N=9, \mathcal{E}_1 = \emptyset, \mathcal{E}_2 = \{1, 5\}, \mathcal{E}_3 = \{1, 2, 5\}, \mathcal{E}_4 = \{1, 3, 5\}, \mathcal{E}_5 = \{1, 4, 5\}, \mathcal{E}_6 = \{1, 2, 3, 5\}, \mathcal{E}_7 = \{1, 2, 4, 5\}, \mathcal{E}_8 = \{1, 3, 4, 5\}, \mathcal{E}_9 = \{1, \dots, 5\}$ and P takes undesignated truth-values when its two propositional variables take the truth-values 2, 3 respectively or 2, 4 respectively, but not in the remaining 23 cases, then P is of classes 6, 7 but not of classes 1, 2, 3, 4, 5, 8, 9.

Lemma 1. If $P_1, \dots, P_n; Q$ are of classes $i_1, \dots, i_n; j_1, \dots, j_n$ (only) respectively and $\mathcal{E}_i \subseteq \mathcal{E}_j$ for some $d (=d(c)) \in \{1, \dots, \alpha\}$ ($c=1, \dots, \beta$) then $P_1, \dots, P_n \vdash Q$.

Let us denote the propositional variables of P_c, Q by $P_{1c}, \dots, P_{nc}; Q_1, \dots, Q_h$ respectively ($c=1, \dots, A$). Let c take an undesignated truth-value when Q_1, \dots, Q_h take the truth-values y_{10}, \dots, y_{h0} respectively ($\theta=1, \dots, h$) but not otherwise. Let the assignment y_{10}, \dots, y_{h0} correspond to \mathcal{E}_τ ($1 \leq \tau \leq N$) but not to any proper subset \mathcal{E}_i ($1 \leq i \leq N$) of \mathcal{E}_τ and let c be an integer such that $\mathcal{E}_i \subseteq \mathcal{E}_\tau$ ($c=c(\theta)$) and let an assignment of truth-values to the variables P_{1c}, \dots, P_{nc} corresponding to $d(c)$ be x_{10c}, \dots, x_{n0c} (for a suitable value of c). By the minimality property of \mathcal{E}_τ , we may construct a formula $\Phi y_{10} \dots y_{h0} \in (Q_1, \dots, Q_h)$ which takes the truth-value c when Q_1, \dots, Q_h take the truth-values y_{10}, \dots, y_{h0} respectively provided that $c \in \mathcal{E}_\tau$. (Otherwise there would be a closed subset \mathcal{E}_μ containing y_{10}, \dots, y_{h0} but not

ϵ and $\epsilon_\mu \cap \epsilon_\gamma$ would be a closed proper subset of ϵ_γ .) Since $x_{10c}, \dots, x_{n0c} \in \epsilon_{1c} \subseteq \epsilon_c \subseteq \epsilon_\gamma$ we may construct the formulae $\mathcal{F}_{y_{10}, \dots, y_{n0}}(a_1, \dots, a_n)$ ($y=1, \dots, n_c$). If we substitute these for P_{1c}, \dots, P_{nc} respectively in P_c we infer a formula $\mathcal{F}_\theta(a_1, \dots, a_n)$ which takes an undesignated truth-value when a_1, \dots, a_n take the truth-values y_{10}, \dots, y_{n0} respectively ($\theta=1, \dots, h$). Hence, by the weak completeness,

$$\vdash \bigwedge_{\theta=1}^h \mathcal{F}_\theta(a_1, \dots, a_n)$$

Since we have established that

$$P \vdash \mathcal{F}_\theta(a_1, \dots, a_n) \quad (\theta=1, \dots, h)$$

the lemma now follows at once by h uses of modus ponens.

Lemma 2. If $P_1, \dots, P_n \vdash Q$ and Q is of class i then there exists an integer j such that $1 \leq j \leq n$, P_j is of class c_j and $\epsilon_{c_j} \in \epsilon_i$.

If no such integer j exists then P_1, \dots, P_n take designated truth-values whenever all their propositional variables take truth-values in ϵ_i .

It then follows easily, by strong induction on the length of the derivation of Q (cf. [B]) that the latter formula takes designated truth-values whenever all its propositional variables take truth-values in ϵ_i . Thus Q is not of class i and we have a contradiction.

It follows at once from Lemmas 1 and 2 that the longest sequence of formulae P_1, \dots, P_n such that

$$\text{not } P_1, \dots, P_{k-1} \vdash P_k \quad (k=1, \dots, n) \text{ and} \\ \text{for all } Q; P_1, \dots, P_n \vdash Q$$

is obtained by choosing P_k to be of class $N+1-k$ only, provided that these $N-1$ formulae all exist. In that case the degree of completeness is N and the existence requirement is met provided that, in terms of P_1, \dots, P_n , we can define functors J_1, \dots, J_n satisfying the standard conditions of Rosser and Turquette. We may then (cf. [13]) define standard condition negation ($\bar{}$) and conjunction (\wedge) functors, so we may choose P_k to be

$$NKJ_{a_1} P_1 KJ_{a_2} P_2 \dots KJ_{a_{k-1}} P_{k-1} J_{a_k} P_k$$

where $\epsilon_{N+1-k} = \{a_1, \dots, a_k\}$ ($k=1, \dots, N-1$).

In general, however, the existence requirement will not be met. (For example, if the only primitive functor is the m -valued implication functor of Łukasiewicz, then no formula is of the class corresponding to $\{1\}$ or, if $m > 2$, of the class corresponding to $\{1, m\}$ only.) We have, as a means of coping with this situation, an algorithm for deciding whether a formula of

classes i_1, \dots, i_r (only) ($\{i_1, \dots, i_r\} \in \mathcal{F}_1, \dots, \mathcal{F}_r$) exists. (This is given by slight extensions of the methods of Kalicki (see [K] and [12]). We may therefore construct the (finite) set \mathcal{F} of sets of classes. Each ordered subset of \mathcal{F} will then induce a corresponding sequence of formulae P_1, \dots, P_n (for some finite n) which may, by Lemmas 1 and 2, be tested to ascertain whether it has the properties of the sequence of the previous paragraph. (At least one acceptable sequence exists since not $\vdash p$ and $p \vdash \bar{q}$.) The successor of the length of the longest acceptable sequence is the required degree of completeness.

REFERENCES

- [1] J. Jones, "A formalisation of an \aleph_0 -valued propositional calculus with variable functors", Z. für Math. Logik, vol. 23 (1982), pp. 505-540.
- [2] J. Kalicki, "A test for the existence of tautologies in many-valued logics", J. Symbolic Logic, vol. 15 (1950), pp. 182-184.
- [3] J. Łukasiewicz and A. Tarski, "Untersuchungen über den Aussagenkalkül", Comptes rendus (Warsaw), Classe III, vol. 33 (1930), pp. 30-50. (For an English translation see [16].)
- [4] A. Rose, "Many-valued propositional calculi without constants", Proc. ISMVL, vol. 9 (1979), pp. 128-134.
- [5] A. Rose, "Le degré de saturation du calcul propositionnel implicatif à m valeurs de Łukasiewicz", Comptes rendus (Paris), vol. 240 (1955), pp. 2280-2281.
- [6] A. Rose, "The degree of completeness of the \aleph_0 -valued Łukasiewicz propositional calculus", J. London Math. Soc., vol. 28 (1953), pp. 176-184.
- [7] A. Rose, "Formalisation du calcul propositionnel implicatif à \aleph_0 valeurs de Łukasiewicz", Comptes rendus (Paris), vol. 243 (1956), pp. 1183-1185.
- [8] A. Rose, "The degree of completeness of the m -valued Łukasiewicz propositional calculus", J. London Math. Soc., vol. 27 (1952), pp. 92-102. (See also correction and addendum, *ibid.*, vol. 44 (1969), pp. 587-591.)
- [9] A. Rose, "A generalisation of the concept of functional completeness and applications to modus ponens", Z. für Math. Logik, vol. 28 (1982), pp. 317-322.
- [10] A. Rose, "Some generalised Sheffer functions", Proc. Cambridge Phil. Soc., vol. 48 (1952), pp. 369-373.
- [11] A. Rose, "Generalised functional completeness in Łukasiewicz propositional calculi", (submitted to JML).

- [12] A. Rose, Review of a paper by N. M. Martin, J. Symbolic Logic, vol. 16 (1951), pp. 275-276.
- [13] J. B. Rosser and A. R. Turquette, Many-valued logics, North Holland, 1952.
- [14] J. B. Rosser and A. R. Turquette, "Axiom schemes for m -valued propositional calculi, J. Symbolic Logic, vol. 10 (1945), pp. 61-82.
- [15] A. Tarski, "Über einige fundamentalen Begriffe der Metamathematik", Comptes rendus (Warsaw), Classe III, vol. 23 (1930), pp. 22-29. (For an English translation see [16].)
- [16] A. Tarski, Logic, semantics, metamathematics, Oxford University Press, 1956.

THREE-VALUED LOGIC AND ITS APPLICATION TO THE QUERY LANGUAGE OF INCOMPLETE INFORMATION

by Akira Nakamura

Department of Applied Mathematics, Hiroshima University
Higashi-Hiroshima, 724 Japan

ABSTRACT

Lipski has considered a mathematical model of incomplete information and discussed some problems related to it. Also, we introduced a second-order predicate logic corresponding to the query language and solved some interesting problems about the decidability of this language. This paper proposes a 3-valued $(\{1, 1/2, 0\})$ logic based on this model instead of the above second-order predicate logic. By the aid of this 3-valued logic we give an axiomatic system of this query language.

50 Introduction

In [1], Lipski proposed a mathematical model of incomplete information and discussed some problems related to it. According to his proposal, proposition which express queries to an information storage and retrieval system can be regarded as a special kind of formulas of the first-order predicate logic. So, in [2] he gave two ways (i.e., *external* and *internal*) of interpreting formulas of the predicate logic, by making use of models of incomplete information. In regard to this interpretation, some similarities to Kripke models for modal logic are known. In fact, some relationships to modal logic S4 were mentioned in [2].

In [3], we introduced a second-order predicate logic corresponding to this query language and solved some interesting problems about the decidability of this language. In this paper, we propose a 3-valued $(\{1, 1/2, 0\})$ logic based on this model instead of the above second-order predicate logic. Further, by the aid of this 3-valued logic we give an axiomatic system of this query language. That is, we give a translation of formulas of the query language, called *extended formulas*, into formulas of this 3-valued logic and show that an extended formula is true in every interpretation if and only if the corresponding formula of this 3-valued logic is valid. Then, by making use of this result we give a complete tableau method for the extended formulas. The problem of this axiomatization for the query language has been an open question proposed in [2].

The key ideas used to show results of this paper are as follows:

- (1) Incomplete information corresponds to the value $1/2$ of the 3-valued logic.
- (2) Formula of modal logic can be induced into the first-order predicate logic by introducing a new

sort of domain. This corresponds to the fact: For an element w of the new domain, it is possible to give an interpretation of extended formula at the world w .

51 Preliminaries

In this paper, we will use almost the same terminology and notations as in [2]. First, we will give a brief account of *internal interpretations* for a query language.

A first-order language L is a language which consists of a list of countable n -ary predicate symbols $P^n, Q^n, \dots, P_1^n, P_2^n, \dots$, for each $n \geq 1$, a list of countable individual variables $x, y, \dots, x_1, x_2, \dots$

the logical connectives \neg, \wedge , and the quantifier \forall . Other connectives $\vee, \supset, \equiv, \exists$ can be defined as abbreviations in the usual way. We suppose that L does not contain any function symbol and any individual or predicate constants. Then n denoting n -ary of predicate symbol is sometimes omitted.

First-order formulas of L are defined in the usual way. Next, we add a unary connective \square to L . The language thus obtained is denoted by L^* . (First-order) formulas of L^* are called *extended formulas*. In the following, formulas will be denoted by ϕ, ψ, \dots , or $\phi(x_1, \dots, x_n), \psi(x_1, \dots, x_n), \dots$. (Some of variables x_1, \dots, x_n may not occur in $\phi(x_1, \dots, x_n)$ and other variables may occur in it.)

Following Lipski [2], we will introduce internal interpretations of extended formulas.

Definition 1.1 An *incomplete model* (or a *model* for short) is a triple $M = \langle X, u, U \rangle$, where X is a non-empty set called the individual domain of M , and u and U are mappings which associate some subsets

$u(P) \subseteq U(P) \subseteq X^n$ for every n -ary predicate symbol P ($n \geq 1$).

If $u=U$ holds in a model $M = \langle X, u, U \rangle$, then M is said to be *complete*. Complete models are nothing but ordinary models for the first-order formulas, as explained later.

Definition 1.2 Given two models $M_1 = \langle X, u_1, U_1 \rangle$ and $M_2 = \langle X, u_2, U_2 \rangle$ with the same individual domain X , M_2 is an *extension* of M_1 ($M_1 \leq M_2$ or $M_2 \geq M_1$, in symbol) if and only if for every predicate symbol P $u_1(P) \subseteq u_2(P) \subseteq U_2(P) \subseteq U_1(P)$.

Let $\phi(x_1, \dots, x_n)$ be any extended formula with free individual variables x_1, \dots, x_n . For any model $M = \langle X, u, U \rangle$ and $a_1, \dots, a_n \in X$, we want to define the notation " $\phi(x_1, \dots, x_n)$ is satisfied in M when x_1, \dots, x_n are interpreted as a_1, \dots, a_n , respectively", in symbol

$$M \models \phi(a_1, \dots, a_n).$$

To do so, we first extend our language L^* by adding a new individual constant \bar{a} for each $a \in X$. (By abuse of symbol, we will use the same letter a for \bar{a} , in the following.) The language thus obtained is denoted by $L^*[M]$.

Definition 1.3 Let $M = \langle X, u, U \rangle$ be any model. For each closed extended formula ϕ of $L^*[M]$, define $M \models \phi$ recursively as follows:

- 1) $M \models P(a_1, \dots, a_n)$ iff $(a_1, \dots, a_n) \in u(P)$, where P is an n -ary predicate symbol,
- 2) $M \models \neg \psi$ iff not $M \models \psi$,
- 3) $M \models \psi \wedge \theta$ iff $M \models \psi$ and $M \models \theta$,
- 4) $M \models \forall x \psi(x)$ iff for every $a \in X$ $M \models \psi(a)$,
- 5) $M \models \Box \psi$ iff for every $M' \geq M$ $M' \models \psi$.

Next, let $\phi(x_1, \dots, x_n)$ be any extended formula of L^* with free individual variables x_1, \dots, x_n .

Then, define

$$M \models \phi(x_1, \dots, x_n) \text{ iff } M \models \forall x_1 \dots \forall x_n \phi(x_1, \dots, x_n).$$

Notice that $\forall x_1 \dots \forall x_n \phi(x_1, \dots, x_n)$ is a closed formula of $L^*[M]$, in the above definition. When M is a complete model, the definition of $M \models \phi$ coincides with the ordinary one, for every first-order formula ϕ .

Definition 1.4 Let ϕ and ψ be arbitrary extended formulas.

- 1) ϕ is *internally valid* if and only if $M \models \phi$ holds for every model M ,
- 2) ϕ and ψ are *internally equivalent* if and only if $\phi \equiv \psi$ is internally valid.

Here, we give the meaning of some notations.

$\forall x_1 \dots \forall x_n (P(x_1, \dots, x_n) \supset Q(x_1, \dots, x_n))$ is denoted by $P \leq Q$. Also, $P \leq Q \wedge Q \leq R$ is represented by $P \leq Q \leq R$.

§2 Three-valued predicate logic \mathcal{J}^L

We consider a 3-valued predicate logic \mathcal{J}^L . The symbols of this logic are the same as in the usual predicate logic except the logical symbols and the special individual symbols. Further, well-formed formulas (wff's) are defined in the following way:

- (1) The arguments of every n -ary predicate symbol $P(\dots, \dots)$ must be occupied by the special individual symbol w_i ($0 \leq i$) at the n -th argument.
- (2) Other construction rules except (1) are the same as in the usual one.

Logical symbols are $\wedge, \vee, \supset, \neg, \mathcal{J}_1, \mathcal{J}_{1/2}, \mathcal{J}_0$. \wedge, \vee , and \supset are duadic and $\mathcal{J}_1, \mathcal{J}_{1/2}, \mathcal{J}_0, \neg$ are monadic.

$\forall x_1 \dots \forall x_n (P(x_1, \dots, x_n, w_i) \supset Q(x_1, \dots, x_n, w_j))$ is denoted by $P(x_1, \dots, x_n, w_i) \leq Q(x_1, \dots, x_n, w_j)$ in the similar way to L^* .

The semantics of this logic is defined as follows:

First, the truth values are 1, 1/2, 0 and they mean *truth, unknown, false*, respectively. Domains of individual constants have two sorts X and W . X is the usual domain and W is the special domain, called the set of *worlds*. The ordinary individual variable ranges over X , but the special individual variable w_i over W . Let \mathcal{C} be a closed wff of \mathcal{J}^L . Then, $v(\mathcal{C})$ stands for a valuation v of \mathcal{C} . The truth value function of $\vee, \wedge, \supset, \neg, \mathcal{J}_1, \mathcal{J}_{1/2}, \mathcal{J}_0$ are

$$\begin{aligned} v(\mathcal{C} \vee \mathcal{D}) &= \max(v(\mathcal{C}), v(\mathcal{D})), \\ v(\mathcal{C} \wedge \mathcal{D}) &= \min(v(\mathcal{C}), v(\mathcal{D})), \\ v(\mathcal{C} \supset \mathcal{D}) &= \min(1, v(\mathcal{D}) - v(\mathcal{C}) + 1), \\ v(\neg \mathcal{C}) &= 1 - v(\mathcal{C}), \\ v(\mathcal{J}_i \mathcal{C}) &= 1 \text{ if } v(\mathcal{C}) = i \\ &= 0 \text{ otherwise.} \end{aligned}$$

Further, we use in the usual way the following definition for closed wff's $\forall x \mathcal{C}$ and $\forall w_i \mathcal{C}$. That is as follows:

$$\begin{aligned} \text{Let } x \text{ be an ordinary individual variable.} \\ v(\forall x \mathcal{C}(x)) &= 1 \text{ if for all } a \in X \ v(\mathcal{C}(a)) = 1, \\ &= 1/2 \text{ if for all } a \in X \ v(\mathcal{C}(a)) \geq 1/2 \text{ and} \\ &\quad \text{there exists } b \in X \text{ such that} \\ &\quad v(\mathcal{C}(b)) = 1/2, \\ &= 0 \text{ if there exists } a \in X \text{ such that} \\ &\quad v(\mathcal{C}(a)) = 0. \end{aligned}$$

Let w_i be a special individual variable.

$$\begin{aligned} v(\forall w_i \mathcal{C}(w_i)) &= 1 \text{ if for all } r \in W, \ v(\mathcal{C}(r)) = 1, \\ &= 1/2 \text{ if for all } r \in W, \ v(\mathcal{C}(r)) \geq 1/2 \\ &\quad \text{and there exists } s \in W \text{ such} \\ &\quad \text{that } v(\mathcal{C}(s)) = 1/2, \\ &= 0 \text{ if there exists } r \in W \text{ such that} \\ &\quad v(\mathcal{C}(r)) = 0. \end{aligned}$$

$\exists x \mathcal{C}$ and $\exists w_i \mathcal{C}$ are defined in the similar way.

The validity and satisfiability of wff \mathcal{C} of \mathcal{J}^L are also defined in the usual way.

§3 Embedding theorem

Let S_1 and S_2 be the sets of extended wff's and \mathcal{J}^L , respectively. Also, define a transformation τ on the set S_2 as follows:

$\tau(\mathcal{C})$ is a formula obtained from \mathcal{C} by replacing (irrespectively of *free* or *bounded*) $P(x_1, \dots, x_n, w_i)$ by $P(x_1, \dots, x_n, w_{i+1})$ for each P and each i of \mathcal{C} .

Then, we define a mapping $f: S_1 \rightarrow S_2$ as follows:

- (1) If $\phi = P(x_1, \dots, x_n)$ then $f(\phi) = \mathcal{J}_1 P(x_1, \dots, x_n, w_0)$,
- (2) If $\phi = \neg \psi$ then $f(\phi) = \neg f(\psi)$,
- (3) If $\phi = \psi \wedge \theta$ then $f(\phi) = f(\psi) \wedge f(\theta)$,
- (4) If $\phi = \forall x \psi$ then $f(\phi) = \forall x f(\psi)$,
- (5) Let $\phi = \Box \psi$ and P_1, \dots, P_k be all predicate symbols appearing in ϕ . Then,

$$\begin{aligned} f(\phi) &= \forall w_1 ((\mathcal{J}_1 P(x_1, \dots, x_n, w_0) \leq \mathcal{J}_1 P(x_1, \dots, x_n, w_1)) \\ &\quad \wedge (\mathcal{J}_1 P(x_1, \dots, x_n, w_1) \vee \mathcal{J}_{1/2} P(x_1, \dots, x_n, w_1) \\ &\quad \leq \mathcal{J}_1 P(x_1, \dots, x_n, w_0) \vee \mathcal{J}_{1/2} P(x_1, \dots, x_n, w_0)) \\ &\quad \supset \tau(f(\psi))), \end{aligned}$$

where $\mathcal{J}_1 P(x_1, \dots, x_n, w_0) \leq \mathcal{J}_1 P(x_1, \dots, x_n, w_1)$

means

$(J_1 P_1(x_1, \dots, x_n, w_0) \leq J_1 P_1(x_1, \dots, x_n, w_1)) \wedge \dots \wedge$
 $(J_1 P_k(x_1, \dots, x_n, w_0) \leq J_1 P_k(x_1, \dots, x_n, w_1))$ and
 $J_1 P(x_1, \dots, x_n, w_1) \vee J_{1/2} P(x_1, \dots, x_n, w_1) \leq$
 $J_1 P(x_1, \dots, x_n, w_0) \vee J_{1/2} P(x_1, \dots, x_n, w_0)$ has
 the similar meaning.

Lemma 3.1 Let $M = \langle X, u, U \rangle$ and ${}_3M = \langle X^W, v, V \rangle$ be models
 for L^* and ${}_3L$, respectively. Let \bar{q}_m be a constant
 such that the corresponding q_m is in W . Moreover,
 suppose that for every predicate symbol P of L^*
 $u(P) = \{(\dots) \mid v(J_1 P(\dots, q_m))\}$ and $U(P) = \{(\dots) \mid$
 $v(J_1 P(\dots, q_m) \vee J_{1/2} P(\dots, q_m))\}$ hold. Then, for any
 closed extended formula ϕ of $L^*[M]$

$$M \models \phi \quad \text{iff} \quad {}_3M \models \tau^m(f(\phi(q_0))),$$

where $\tau^m(f(\phi(q_0)))$ means a formula obtained from
 $\tau^m(f(\phi))$ by substituting q_m for a special indivi-
 dual variable w_m .

Proof

We will show this lemma for every M and ${}_3M$ and
 m , by the induction on number of logical connec-
 tives in ϕ .

(1) The case where ϕ is $P(a_1, \dots, a_n)$ for some $a_1,$
 $\dots, a_n \in X$.

$$\text{Then, } \tau^m(f(\phi(q_0))) = J_1 P(a_1, \dots, a_n, q_m).$$

So, $M \models P(a_1, \dots, a_n)$ iff $(a_1, \dots, a_n) \in u(P) =$

$$v(J_1 P(a_1, \dots, a_n, q_m))$$

$$\text{iff } {}_3M \models \tau^m(f(P(a_1, \dots, a_n, q_0))).$$

(2) Induction step

We will prove this lemma only for the case where
 ϕ is of the form $\Box \psi$. Other cases can be provable
 easily. For the sake of brevity, we suppose that
 predicate symbols appearing in ϕ are only P and
 that P is k -ary.

By the definition,

$$M \models \Box \psi \quad \text{iff for every } M' \geq M \quad M' \models \psi.$$

So, it is sufficient to show that

(3.1) for every $M' \geq M$ $M' \models \psi$
 if and only if

$$(3.2) \quad {}_3M \models \tau^m(f(\phi(q_0))).$$

We remark here that

$$\tau^m(f(\phi(q_0)))$$

$$= v_{w_{m+1}} ((J_1 P(x_1, \dots, x_k, q_m) \leq J_1 P(x_1, \dots, x_k, w_{m+1})) \wedge$$

$$(J_1 P(x_1, \dots, x_k, w_{m+1}) \vee J_{1/2} P(x_1, \dots, x_k, w_{m+1})) \leq$$

$$J_1 P(x_1, \dots, x_k, q_m) \vee J_{1/2} P(x_1, \dots, x_k, q_m))$$

$$\supset \tau^{m+1}(f(\psi)).$$

We consider $J_1 P(x_1, \dots, x_k, q_m), J_1(x_1, \dots, x_k, q_m) \vee$
 $J_{1/2} P(x_1, \dots, x_k, q_m)$ as the corresponding formulas

of P^m, P^{m*} in [3], respectively.

First, let us assume that (3.1) holds. For an
 arbitrary constant q_{m+1} , let $A = J_1 P(x_1, \dots, x_k, q_{m+1})$
 and $B = J_1 P(x_1, \dots, x_k, q_{m+1}) \vee J_{1/2} P(x_1, \dots, x_k, q_{m+1})$
 such that

$$(3.3) \quad {}_3M \models J_1 P(x_1, \dots, x_k, q_m) \leq A \leq B$$

$$\leq J_1 P(x_1, \dots, x_k, q_m) \vee J_{1/2} P(x_1, \dots, x_k, q_m).$$

Now, let us define a model $M' = \langle X, u', U' \rangle$ by $u'(P)$
 $= v(A)$ and $U'(P) = v(B)$. Since $M \leq M'$ holds, $M' \models \psi$.
 By the hypothesis of induction, we have

$$(3.4) \quad {}_3M \models \tau^{m+1}(f(\psi(q_0)))^+,$$

where $\tau^{m+1}(f(\psi(q_0)))^+$ denotes the formula obtained
 from $\tau^{m+1}(f(\psi))$ by replacing each occurrence of
 $J_1 P(x_1, \dots, x_k, w_{m+1})$ and $J_1 P(x_1, \dots, x_k, w_{m+1}) \vee$
 $J_{1/2} P(x_1, \dots, x_k, w_{m+1})$ by predicate constants A and
 B , respectively. Since (3.4) holds from (3.3) for
 each A and B , (3.2) holds.

Conversely, suppose that (3.2) holds. Let $M' = \langle$
 $X, u', U' \rangle$ be any model such that $M \leq M'$. Define
 subsets A and B of X^k by $u'(P) = A$ and $U'(P) = B$, re-
 spectively. In this case by making use of a const-
 ant q_{m+1} in W and v of ${}_3M$, A and B are always re-
 presentable by $\{(x_1, \dots, x_k) \mid v(J_1 P(x_1, \dots, x_k, q_{m+1}))\}$
 and $\{(x_1, \dots, x_k) \mid v(J_1 P(x_1, \dots, x_k, q_{m+1}) \vee J_{1/2} P(x_1,$
 $\dots, x_k, q_{m+1}))\}$, respectively.

Then, it holds that for the above ${}_3M$

$${}_3M \models J_1 P(x_1, \dots, x_k, q_m) \leq A \leq B \leq$$

$$J_1 P(x_1, \dots, x_k, q_m) \vee J_{1/2} P(x_1, \dots, x_k, q_m)$$

because $M \leq M'$. So, ${}_3M \models \tau^{m+1}(f(\psi(q_0)))^+$ holds
 too, where $\tau^{m+1}(f(\psi(q_0)))^+$ is the formula defined
 above. By the hypothesis of induction, $M' \models \psi$.

Thus, $M \models \phi$. //

Theorem 3.2 For any extended formula ϕ of L^* , ϕ
 is internally valid if and only if $f(\phi)$ is valid
 in ${}_3L$.

Proof

Let P_1, \dots, P_h be all predicate symbols appearing
 in ϕ . Suppose that ϕ is not internally valid.
 Then, there exists a model $M = \langle X, u, U \rangle$ such that $M \models$
 ϕ does not hold. Let ${}_3M = \langle X^W, v, V \rangle$ be a model
 such that $v(J_1 P_i(x_1, \dots, x_k, q_0)) = u(P_i)$ and $v(J_1 P_i$
 $(x_1, \dots, x_k, q_0) \vee J_{1/2} P_i(x_1, \dots, x_k, q_0)) = U(P_i)$ for
 every $i=1, \dots, h$, where q_0 is a constant in W . Then,
 it is obvious that $u(P_i) \subseteq U(P_i)$ for all $i=1, \dots, h$.
 Therefore, ${}_3M \models f(\phi)$ does not hold by Lemma 3.1.
 Hence, $f(\phi)$ does not hold in ${}_3L$.

Conversely, suppose that ${}_3M \models f(\phi)$ does not hold
 for some model ${}_3M' = \langle X^{W'}, v', V' \rangle$. Define $M' = \langle X', u', U' \rangle$
 by $u'(P_i) = v'(J_1 P_i(x_1, \dots, x_k, q_0))$ and $U'(P_i) = v'(J_1$
 $P_i(x_1, \dots, x_k, q_0) \vee J_{1/2} P_i(x_1, \dots, x_k, q_0))$ for $i=1, \dots,$
 h , where q_0 is a constant in W' . Then, M' is a
 really incomplete model. Moreover, by Lemma 3.1
 $M' \models \phi$ does not hold since ${}_3M' \models f(\phi)$ does not hold.
 Then, ϕ is not internally valid. //

Theorem 3.2 is considered as an embedding theorem
 of wff's in L^* into ${}_3L$.

54 Method of tableaux for L*

In this section, we show a method of tableaux for L* and prove its completeness. This method is obtained by the aid of Theorem 3.2 from the usual one for the first-order predicate logic which is explained in [4]. We use here the same terminology as in [4]. That is, we use a *complete branch*, a *closed tableau*, an *open tableau*, an *open branch* and so on. The usual analytic tableau method for the first-order predicate logic is as follows:

Let ϕ and ψ be wff's.

1) $\frac{T \neg \phi}{F \phi}$	$\frac{F \neg \phi}{T \phi}$
2) $\frac{T(\phi \wedge \psi)}{T \phi, T \psi}$	$\frac{F(\phi \wedge \psi)}{F \phi \mid F \psi}$
3) $\frac{T(\phi \vee \psi)}{T \phi \mid T \psi}$	$\frac{F(\phi \vee \psi)}{F \phi, F \psi}$
4) $\frac{T(\phi \supset \psi)}{F \phi \mid T \psi}$	$\frac{F(\phi \supset \psi)}{T \phi, F \psi}$
5) $\frac{T \forall x \phi}{T \phi _a^x}$	$\frac{F \exists x \phi}{F \phi _a^x}$
6) $\frac{T \exists x \phi}{T \phi _a^x}$	$\frac{F \forall x \phi}{F \phi _a^x}$

where a is any individual,

where a is a new individual.

Here, we modify the above usual method to L*. In the following, we use the symbols $\mathcal{P}, \mathcal{Q}, \mathcal{R}, \mathcal{H}$ which correspond respectively to one in (5) defining the mapping $f: S_1 \rightarrow S_2$. Now, the method is as follows:

The rules 1)-6) are the same as above, but the following rules 7)-10) are defined.

7) $\frac{T \Box \phi}{T(\mathcal{P} \leq \mathcal{Q} \leq \mathcal{R} (\leq \mathcal{H}) \supset \rho(\phi))}$
8) $\frac{F \Diamond \phi}{T(\mathcal{P} \leq \mathcal{Q} \leq \mathcal{R} (\leq \mathcal{H}) \supset \neg \rho(\phi))}$

In the above 7), $(\leq \mathcal{H})$ does not occur in the case that there exists no $\mathcal{P} \leq \mathcal{H}$ in the upward path from $T \Box \phi$. But, otherwise $(\leq \mathcal{H})$ is really $\leq \mathcal{H}$. $(\leq \mathcal{H})$ of 8) has the same meaning. Further, \mathcal{P} appears in ϕ , but \mathcal{Q}, \mathcal{R} are arbitrary predicates. Furthermore, $\rho(\phi)$ means that every predicate \mathcal{P} in ϕ is replaced by \mathcal{Q} .

9) $\frac{T \Diamond \phi}{T(\mathcal{P} \leq \mathcal{Q} \leq \mathcal{R} (\leq \mathcal{H})), T \rho(\phi)}$
10) $\frac{F \phi}{T(\mathcal{P} \leq \mathcal{Q} \leq \mathcal{R} (\leq \mathcal{H})), F \rho(\phi)}$

In 9) and 10), $(\leq \mathcal{H})$ has the same meaning mentioned above. \mathcal{P} appears in ϕ , but \mathcal{Q}, \mathcal{R} are new predicates. $\rho(\phi)$ is the same to 7).

Predicate \mathcal{Q} introduced in the rules 7)-10) are called *extended predicates* of \mathcal{P} .

Then, a closed branch of this tableau method is defined as follows:

For an ordinary individual a , if $TP(a)$ and $FP(a)$ appear in one branch, then this branch is closed.

Here, to prove our main theorem we introduce a *modified Hintikka set* S (for an individual domain X) and show a lemma. A modified Hintikka set is a set S that the following conditions hold for every wff of L*.

- (1) No prime formula and its negation are both in S .
- (2) If $\phi \wedge \psi \in S$, then ϕ, ψ are both in S .
- (3) If $\phi \vee \psi \in S$, then $\phi \in S$ or $\psi \in S$.
- (4) If $\forall x \phi \in S$, then for every $k \in X$ $\phi(k) \in S$.
- (5) If $\exists x \phi \in S$, then for at least one element $k \in X$ $\phi(k) \in S$.

Let P_1, \dots, P_k be all predicate symbols occurring

in ϕ , then $\tilde{\phi}$ be a formula obtained from ϕ by substituting their extended predicate symbols for P_1, \dots, P_k .

- (6) If $\Box \phi \in S$, then for every set of extended predicate symbols $\tilde{\phi} \in S$.
- (7) If $\Diamond \phi \in S$, then for at least one set of extended predicate symbols $\tilde{\phi} \in S$.

Then, we have the following lemma:

Lemma 4.1 (Modified Hintikka's Lemma for L*) Every modified Hintikka set S for an individual domain X is satisfiable.

Proof

First, we consider a partial system ${}_3L^o$ of ${}_3L$ in which every prime formula has always \neg -connective in front of it. In ${}_3L^o$, we can easily prove Hintikka's Lemma in the usual way. Because, $J_1 P(\dots)$ is considerable as an ordinary predicate in the first-order predicate logic.

Now, we consider a correspondence of $P(\dots)$ of $\Box \psi$ in L* to $J_1 P(\dots, w_i)$ in the form $w_{i+1}(\phi_1 \supset \phi_2)$ of $f(\Box \psi)$. Thus, it is possible to give a correspondence of an extended predicate \mathcal{Q} of \mathcal{P} to a prime formula obtained from $J_1 P(\dots, w_{i+1})$ by substituting arbitrary constant for this w_{i+1} . Similarly, \mathcal{Q} ,

\mathcal{R}, \mathcal{H} in 7)-10) are considered, respectively, corresponding formulas $J_1 P(\dots, w_{i+1}), J_1 P(\dots, w_{i+1}) \vee J_{1/2} P(\dots, w_{i+1}), J_1 P(\dots, w_i) \vee J_{1/2} P(\dots, w_i)$.

Then, it follows from the definition of $f: S_1 \rightarrow S_2$ and Theorem 3.2 that our rules 1)-10) are quite similar to the usual one. Thus, we get this lemma by the same technique as the case of the first-order predicate logic. //

Now, terms a *systematic tableau* and a *finished tableau* are defined in the similar way as in [4]. In this case, this systematic tableau is also defined for 7) and 8). Then, we have the following theorem.

Theorem 4.2 (Completeness Theorem of Modified Tableaux for L*) If ϕ is valid, then ϕ is provable — i.e., there exists a closed tableau for $F\phi$. Indeed, if ϕ is valid, then the systematic tableau for $F\phi$ must be closed after finite many steps.

Proof

Suppose that ϕ is valid. Let T be the finished systematic tableau starting with $F\phi$. If T contains an open branch B, then by Lemma 4.1 B would be satisfiable, hence $F\phi$, being a term of B would be satisfiable, contrary to the hypothesis. Thus, ϕ is provable.

Concerning the second statement, by König lemma, a closed infinite tableau is impossible, because if T is closed then every branch of T is finite length, hence T must be finite. //

From Theorem 4.2, we are able to give a complete axiomatic system for L^* in the familiar method.

§5 Conclusion

We have proposed a 3-valued logic based on the query language of incomplete information. By the aid of this 3-valued logic we have given a complete axiomatic system of the query language. There would be further interesting research topics on applications of the 3-valued logic to theories of incomplete information.

References

- [1] W. Lipski, Jr.: On semantic issues connected with incomplete information data bases, ACM Trans. on Databases Systems, 4.3 (1979) 262-296.
- [2] W. Lipski, Jr.: On the logic of incomplete information, Proc. 6th International Symposium on Mathematical Foundations of Computer Science, Tatranska Lomnica, 1977, Lecture Notes in Computer Science 55, Springer-Verlag, Berlin (1977) 374-381.
- [3] H. Ono and A. Nakamura: Decidability results on query language for data bases with incomplete information, Proc. 9th International Symposium on Mathematical Foundations of Computer Science, 1980, Lecture Notes in Computer Science 88, Springer-Verlag, Berlin (1980) 452-459.
- [4] R. M. Smullyan: First-order Logic, Springer-Verlag, Berlin, Heiderberg, New York, 1968.

TOWARDS A FORMAL MULTI-VALUED UTILITY THEORY*

Michael Katz

School of Education, Haifa University, Haifa, Israel

ABSTRACT**

The paper provides an axiomatization in a multi-valued language of some basic predicates of utility theory. This axiomatization is based on deductions interpreted so that assertions which are theoretically error-free can be treated in an approximate way in actual structures for the language.

1. LANGUAGE AND LOGIC**

Utility theory, as well as other theories of Social, Behavioral and Economic Sciences, is particularly suited to test the usefulness of multi-valued approaches. These theories, in fact, are based on notions like preference and indifference, which empirically are strongly interconnected with approximation and errors, while there is a need to consider them as crisp notions at a general theoretical level.

To handle this we introduce what in [3] and [4] we called "the logic of approximation" (which is analyzed algebraically in our paper "Quotient Algebras for Logics of Imprecision" in this volume). This logic is based on a certain version of the Lukasiewicz Logic, where truth values are considered degrees of inexactness, and hence the usual semantic rules are reversed, since the smaller the truth-value, i.e., the degree of inexactness, the truer the assertion (and see Giles [1] and Scott [9] for similar ideas).

We start with a formal language L containing variables $(u, v, w, u_1, u_2, \dots)$, predicate symbols $(p_m, i, \xi, p, b, \dots)$ and the usual connectives $(\neg, \vee, \wedge, \rightarrow)$. In a structure \mathcal{X} for L with domain X every m -place predicate p_m of L is interpreted by a $[0,1]$ -valued function p_m on X^m . If \bar{x} is a function from a set containing all variables of a formula φ of L into the domain X of \mathcal{X} we denote by $\varphi\bar{x}$ the truth-value of φ at \bar{x} . These truth-values are defined as follows:

$$p_m(u_1, \dots, u_m)\bar{x} = p_m(\bar{x}(u_1), \dots, \bar{x}(u_m))$$

$$\neg \varphi \bar{x} = 1 - \varphi \bar{x}$$

$$(\varphi \vee \theta)\bar{x} = \min(\varphi\bar{x}, \theta\bar{x})$$

* A fuller version of this paper is to be submitted for publication in the near future.

** The Abstract and the first paragraph of Section 1 are quotations, almost word by word, from the ISMVL's Referee's Report to Author.

$$(\psi \wedge \theta)\bar{x} = \max(\psi\bar{x}, \theta\bar{x})$$

$$(\psi \rightarrow \theta)\bar{x} = \max(0, \theta\bar{x} - \psi\bar{x}).$$

The special feature of the logic of approximation is the way it treats deductions. A deduction of the form $\Gamma \vdash \Delta$ (read: "from Γ deduce Δ ", where Γ and Δ are finite sets of formulae of L) is to hold in a structure for L if the error in at least one member of Δ becomes as small as we wish whenever the errors in all members of Γ are made small enough. More precisely, in the logic of approximation the structure \mathcal{X} for L (with domain X) is a model of the deduction $\Gamma \vdash \Delta$ if for every (positive real number) ϵ there is a (positive real number) δ s.t. for all $\bar{x} \in X^{(u_1, \dots, u_n)}$

$$(\bigwedge \Gamma)\bar{x} < \delta \Rightarrow (\bigvee \Delta)\bar{x} < \epsilon.$$

Here $\bigwedge \Gamma$ is the conjunction of all members of Γ , $\bigvee \Delta$ is the disjunction of all members of Δ , \Rightarrow denotes implication in the meta-language, and u_1, \dots, u_n are all the variables of members of $\Gamma \cup \Delta$.

2. THE AXIOM SYSTEM

Our elementary utility theory is based on unary "gain" predicates, binary "indifference" and "preference" predicates and ternary "betweenness" predicates (g, i, p , and b , respectively). The formula $g(u)$ asserts that the object to which u refers is "gainful" (or "utilizable"); $i(u, v)$ asserts that the objects to which u and v refer are "indifferent"; $p(u, v)$ asserts that the object to which u refers is "preferred" to the object to which v refers (this is a non-strict preference, admitting also indifference); $b(u, v, w)$ asserts that the object to which v refers is "between" the objects to which u and w refer. (Gainful, preferred, etc., only up to a certain error; hence the inverted commas).

The following list of deduction expressions (or "axioms") is our formal theory of utility in the logic of approximation:

$$(1) \quad \vdash i(u, u)$$

$$(2) \quad \vdash i(u, v) \rightarrow i(v, u)$$

$$(3) \quad \vdash i(u, v) \rightarrow (i(v, w) \rightarrow i(u, w))$$

$$(4) \quad i(u, v) \vdash g(u) \rightarrow g(v)$$

$$(5) \quad \vdash p(u, v), p(v, u)$$

- (6) $\vdash p(u,v) \rightarrow (p(v,w) \rightarrow p(u,w))$
 (7) $p(u,v), p(v,u) \vdash i(u,v)$
 (8) $i(u,v) \vdash p(u,w) \rightarrow p(v,w)$
 (9) $i(u,v) \vdash p(w,u) \rightarrow p(w,v)$
 (10) $\vdash b(u,v,w), b(v,w,u), b(w,u,v)$
 (11) $b(u,v,w) \vdash b(w,v,u)$
 (12) $b(u,u_1,v), b(u,u_2,v) \vdash b(u,u_1,u_2),$
 $b(u,u_2,u_1)$
 (13) $b(u,v,u) \vdash i(u,v)$
 (14) $(i(v,w) \rightarrow i(w,u)) \rightarrow i(u,v) \vdash b(u,v,w)$
 (15) $b(u_1,u_2,v), b(u_2,u_3,v) \vdash b(u_1,u_2,u_3),$
 $i(u_2,v) \wedge i(u_3,v)$
 (16) $i(u,v) \vdash b(u,u_2,u_3) \rightarrow b(v,u_2,u_3)$
 (17) $i(u,v) \vdash b(u_1,u,u_3) \rightarrow b(u_1,v,u_3)$
 (18) $i(u,v) \vdash b(u_1,u_2,u) \rightarrow b(u_1,u_2,v)$

All of these axioms have plausible intuitive meanings. We show this by looking at the following three groups of axioms.

(A) Axioms (1), (2) and (3) make indifference an equivalence relation in L . Yet in a structure \underline{X} for L they translate to a (pseudo-) metric on the domain X of \underline{X} . In particular the transitivity axiom (3) translates to a triangle inequality in \underline{X} . This seems an interesting and useful treatment of indifference as transitive in principle (as in, e.g., Luce and Raiffa [5], p.28) but intransitive, or only partly transitive, due to measurement errors, in practice (as in, e.g., Roberts [6]).

(B) Axioms (5), (6) and (7) are connectedness, transitivity and anti-symmetry-up-to-indifference deductions for preference in L . They are satisfied in an approximate manner, according to our notion of deduction, in a model \underline{X} of the theory. For example, preference transitivity in L translates again to triangle inequality in \underline{X} so that it holds fully in principle (as in, e.g., Luce and Raiffa [5], p.332) but not in practice (as in, e.g., Tversky [11]).

(C) Axioms (4), (8), (9), (16), (17) and (18) are substitutability properties in L w.r.t. i . In a model \underline{X} of our theory they translate to uniform continuity conditions w.r.t. i . For instance, (4) says that any two objects of \underline{X} which are nearly indifferent are about equally gainful (more precisely, the assertions that each of them is gainful are about equally erroneous). That is to say, for every ϵ there is a δ s.t. for every x and y in the domain X of \underline{X}

$$i(x,y) < \delta \Rightarrow |g(x) - g(y)| < \epsilon .$$

In conclusion indifference and preference have

all the properties of classical equality and ordering (and their inter-relations) in the formal theory but they satisfy these properties only approximately in models of the theory. Gain predicates can be considered inverse utility functions in a model \underline{X} : the higher the value of $g(x)$ in $[0,1]$, i.e., the higher the error in asserting that the element x of the domain X of \underline{X} is gainful, the smaller the utility attached to x . Finally, betweenness, as axiomatized in (10) to (15), is analogous in our logic of approximation to Tarski's [10] "classical" betweenness and Roberts' [7] "tolerance" betweenness.

3. UNIDIMENSIONALITY

In this section an indifference structure is a structure \underline{X} for L which is a model of deductions (1), (2), and (3), for some binary predicate i of L . Given such a predicate i and a corresponding indifference structure \underline{X} we define the following notions w.r.t. these X and i .

(a) A unary predicate g of L is a gain predicate in \underline{X} if \underline{X} is a model of axiom (4) for this g . It is unidimensional in \underline{X} if in addition \underline{X} is a model of the deduction

$$g(u), g(v) \vdash i(i,v) .$$

(b) A binary predicate p of L is a preference predicate in \underline{X} if \underline{X} is a model of axioms (5) to (9) for this p . It is unidimensional in \underline{X} if there is a unary predicate g of L which represents p in \underline{X} in the sense that \underline{X} is in addition a model of the deductions

$$p(u,v) \vdash g(v) \rightarrow g(u)$$

$$g(v) \rightarrow g(u) \vdash p(u,v) .$$

(c) A ternary predicate b of L is a betweenness predicate in \underline{X} if \underline{X} is a model of axioms (10) to (18) for this b . It is unidimensional in \underline{X} if there is a binary predicate p of L which represents b in \underline{X} in the sense that \underline{X} is in addition a model of the deductions

$$p(u,v), p(v,w) \vdash b(u,v,w)$$

$$b(u,v,w) \vdash p(u,v) \wedge p(v,w), p(w,v) \wedge p(v,u) .$$

In (a) we feel that it makes sense to say that if every two elements of \underline{X} which are "almost fully" gainful are "practically" indifferent then gain cannot have several dimensions, or attributes, in \underline{X} . In (b) and (c) the unidimensionality idea is that the objects of \underline{X} are ordered (by p or b) from the more to the less truly gainful (or vice versa). This, and the fact that gain is then itself unidimensional in the sense of (a), is the content of the following theorems (which are only a few of the interesting results which can easily be obtained w.r.t. unidimensionality).

(i) If the predicate p of L is a unidimensional preference predicate in the indifference structure \underline{X} then the predicate g of (b) above is a unidimensional gain predicate in \underline{X} .

REFERENCES

(ii) If the predicate b of L is a unidimensional betweenness predicate in the indifference structure X and the predicate p of (c) above is transitive in X , i.e., X is a model of axiom (6) for this p , then p is a preference predicate in X .

(iii) If b , p and X are as in (ii), and in addition p is unidimensional in X , then the predicate g of (b) above represents b in X in the sense that X is a model of the deductions

$$\begin{aligned} g(u) \rightarrow g(v), g(v) \rightarrow g(w) &\vdash b(u,v,w) \\ b(u,v,w) &\vdash (g(u) \rightarrow g(v)) \wedge (g(v) \rightarrow g(w)), \\ (g(w) \rightarrow g(v)) \wedge (g(v) \rightarrow g(u)) &. \end{aligned}$$

It should be clear that instead of defining unidimensionality for preference we can define, in a similar way, modifying (b) above, unidimensionality of indifference (or derive any one of these two from the other one). Then, modifying also (c), we can prove theorems like (i), (ii) and (iii) with indifference replacing preference. So we have "representations" of indifference, preference and betweenness by gain predicates.

It is interesting to note that these representations can be strengthened as follows. We add certain axioms to the formal theory (see, e.g., our [2] or [3]), to guarantee that in a model X of the extended theory one can build a function g , with the properties of the interpretation of a unidimensional gain predicate in X , which satisfies for the interpretations of i , p , b in X , and for every x,y,z in the domain X of X

$$\begin{aligned} \underline{i}(x,y) &= |g(x) - g(y)| \\ \underline{p}(x,y) &= \max\{0, g(x) - g(y)\} \\ \underline{b}(x,y,z) &= \frac{1}{2}(|g(x)-g(y)| + |g(y)-g(z)| - \\ &\quad |g(x) - g(z)|) . \end{aligned}$$

In this case g represents the (interpretations of) the three predicates under consideration in the way such predicates (especially preference, as in, e.g., Luce and Raiffa [5], p.29) are usually represented by utility functions. And we conclude by noting that the equations above are multi-valued analogues of the representations of, respectively, indifference graphs in Roberts [6], definite preferences ("semiorders") in Scott and Suppes [9] and tolerance betweenness in Roberts [7].

- [1] Giles, R., A non-classical logic for physics, Studia Logica, 33, 1974, 397-415.
- [2] Katz, M., Inexact geometry, Notre-Dame Journal of Formal Logic, 21, 1980, 521-535.
- [3] Katz, M., Two systems of multi-valued logic for science, Proceedings of the 11th International Symposium on Multiple-Valued Logic, IEEE Computer Society Press, New York, 1981, 175-182.
- [4] Katz, M., The logic of approximation in quantum theory, Journal of Philosophical Logic, 11, 1982, 215-228.
- [5] Luce, R.D. and Raiffa, H., Games and Decisions, John Wiley, New York, 1957.
- [6] Roberts, F.S., Indifference graphs, in F. Harary (Ed.) Proof Techniques in Graph Theory, Academic Press, New York, 1969, 139-146.
- [7] Roberts, F.S., Tolerance geometry, Notre-Dame Journal of Formal Logic, 14, 1973, 68-76.
- [8] Scott, D.S., Completeness and axiomatizability in many-valued logic, in L. Henkin et al. (Eds.), Proceedings of the Tarski Symposium (Proceedings of Symposia in Pure Mathematics 25), American Mathematical Society, Providence, R.I. 1974, 188-197.
- [9] Scott, D.S. and Suppes, P., Foundational aspects of theories of measurement, Journal of Symbolic Logic, 23, 1958, 113-128.
- [10] Tarski, A., What is elementary geometry, in L. Henkin, P. Suppes and A. Tarski (Eds.), Symposium on the Axiomatic Method, North Holland, Amsterdam, 1959, 16-29.
- [11] Tversky, A., Intransitivity of preferences, Psychological Review, 76, 1969, 31-48.

AN APPROACH TO FUZZINESS IN THE SETTING OF ŁUKASIEWICZ LOGIC (*)

by Enric Trillas

Departament de Matemàtiques i Estadística (ETSAB)
 Universitat Politècnica de Barcelona, Spain.

Abstract

The paper seeks to understand the meaning of "fuzziness". Its aim is to show how in some cases fuzziness comes from the indistinguishability between a fuzzy set and its falsum, in a sense close to Łukasiewicz ideas in Multiple-Valued Logic. With such an aim the notion of "indistinguishability relation" is considered and some partial results are obtained.

1. Introduction

After the foundational paper (1) by A. DeLuca and S. Termini a lot of papers on measures of fuzziness were produced (see references in (8)) specially about the use of entropies and on the analysis of its different types, but essentially no new ideas appeared in the first eight years. In 1979 R. Yager (7) introduced the idea that fuzziness comes from a "lack of distinction" between a fuzzy set and its complement $\bar{A} = 1 - A$ in the setting of the classical theory of fuzzy sets i.e., giving the union by the max operator and the intersection by the min operator. In that approach fuzziness is measured by some distances, which election is not clearly related with such a lack of distinction, and although the idea seems very interesting it presupposes the existence of some crispness between A and \bar{A} , as if all the region "neither not nor yes" were a broad border separating both the "yes" and "not" regions: for example, to think what Yager says in the case of fuzzy set of "round natural numbers", and specially with "large round numbers", seems very difficult. Yager's paper is a good first step towards a nice idea that needs more work in the line of clarifying the mathematical translation of "distinctness" and its dependence on the distribution of the values of the membership function (see (3)): it is not evident that only one family of distances are predestinate to measure fuzziness.

In the theory of fuzzy sets there is an essential difficulty with membership functions other than the problem of determining it; that difficulty is its non-uniqueness when membership function exists. We will limite ourselves to fuzzy subsets \bar{A} of X that are representable by, at least, one character-

istic function $A: X \rightarrow [0,1]$, whatsoever the method of obtaining it was. The study of fuzziness through entropies in the sense of DeLuca-Termini supposes that the measure of the fuzziness of \bar{A} can be obtained by knowing only one membership function A (understanding by different membership functions those that are pointwise different) that, always, captures all the fuzziness of \bar{A} . Such presupposition is hardly realistic by the existence of \bar{A} itself and it is really difficult to assert that A and A' do not represent the same \bar{A} when the differences $|A(x) - A'(x)|$ are small enough.

Perhaps, it is in the line of formulating mathematically other kinds of "equality" (see (6)) where lies the possibility of founding the roots of fuzziness and its meaning, by which entropies are some sort of measures and, from another point of view, where lies the real beginning of a new study of vagueness and booleanity. As always, when measures are needed the analysis of concepts became more and more rigorous. This paper, only a preliminary step towards this goal in the line of Yager, will try to elucidate what the "distinguishability" of two fuzzy sets at every point of X can be by introducing the thesis that, in some cases, fuzziness can be considered as the "distinguishability" from the so-called falsum that reflects the indistinguishability between \bar{A} and the empty set \emptyset and that, with special restrictions, is coincidental with the complement \bar{A} .

2. Indistinguishability operators

Let X be a ground set of "forms" x, y, z, \dots and L a set of "values" provided with a binary operation $*$ and a binary relation \leq . If it is convenient we will suppose that $(L, *)$ is a semigroup and (L, \leq) a partially ordered set or that $(L, *, \leq)$ is an ordered semigroup. Let $h \in L$ be a distinguished element and E a map from $X \times X$ into L , such that

- 1) $h \leq E(x, x)$
- 2) $E(x, y) = E(y, x)$
- 3) $E(x, y) * E(y, z) \leq E(x, z)$,

for any x, y and z in X . We call E an indistinguishability operator in X relative to $L, *$ and \leq at the level h . We also talk about indistinguishability relations.

Equivalences in ternary Logic by Łukasiewicz, Bočvar, Kleene, Gödel, Reichenbach and Destouches-Février are particular cases of indistinguishability relations (see (5)).

(*) To Aldo (De Luca) and Settimo (Termini) on the occasion of the tenth birthday of "Fuzzy Entropy".

Also, being H a complete Heyting Algebra, H -valued sets (11) on X are such kind of relations. In the case that $X = L$ is a boolean Algebra is well known that the operator $E(x,y) = 1+x+y$ comes to be an indistinguishability operator, relative to both (L, \leq) and $((L,+), (L,\leq))$, at the level $h=1$. If L is the boolean Algebra $P(X)$ of the crisp parts of X , it is $E(A,B) = X - A \Delta B$, i.e., the complementary set of its symmetrical difference.

If in L a strong negation function n exists, then the map $n \circ E : X \times X \rightarrow L$ is called a "distinguishability operator" in X . For example, in a boolean Algebra, with $n(x) = 1+x$, is $n \circ E(x,y) = x+y$. Those operators are, at it is well known, generalized distances (see (9) and (10)).

In what follows we will consider only the particular case in which between $*$ and \leq there is a compatibility law and that $h=1$ is the neutral for $*$ and the maximum for the order \leq . In Fuzzy Sets literature the cases in which, being $L = [0,1]$ and \leq the usual order of R , is either $*$ = \wedge = \min (Zadeh's SIMILARITIES (15)), or $*$ = \cdot = prod (Menger's PROBABILISTIC RELATIONS (12) and (13)) or $*$ = $0 \vee (\text{sum}-1)$ (Ruspini's LIKENESS RELATIONS (14)) are well known. As it is $0 \vee (a+b-1) \leq a \cdot b \leq \min(a,b)$, it is obvious that with $0 \vee (\text{sum}-1)$ we have the weaker case. After next paragraph we will deal only with $a \oplus b = \max(0, a+b-1)$ and $A \oplus B = \bigcup(A+B-1)$ if $L = P(X) = [0,1]^X$.

The following two results are well known (see (5)).

Th. 2.1 E is a similarity relation if and only if $1-E$ is a pseudo-ultrametric bounded by 1.

Th. 2.2 E is a probabilistic relation if and only if $D(x,y) = \begin{cases} -\log E(x,y), & \text{if } E(x,y) \neq 0 \\ \infty, & \text{if } E(x,y) = 0 \end{cases}$ is a pseudo-distance.

Next two assertions are easy to prove.

Th. 2.3 E is a likeness relation if and only if $1-E$ is a pseudo-distance bounded by 1.

Th. 2.4 E is a probabilistic relation if and only if $1-E$ is a generalized metric relative to the ordered semigroup $([0,1], \leq; \text{sum} - \text{prod})$.

Those results, that do not need more comments, show the role of ordinary distances and of generalized metrics ((9),(10)).

3. On the case of Fuzzy Sets under the law

$$0 \cup (\text{sum} - 1).$$

If $A, B \in P(X)$ and E is an indistinguishability operator for $P(X)$ relative to some $L, E(A,B)$ shows the degree in which both A and B are indistinguishable. If we choose $L = P(X)$ and suitable operation and order, then $(A \approx B)(x) = E(A,B)(x)$ can be considered as the indistinguishability degree between A and B in the point $x \in X$ or, in Zadeh's terminology, the possibility of being A and B indistinguishable in $x \in X$. In what follows we will consider $\approx: P(X) \times P(X) \rightarrow P(X)$ verifying

- 1) $A \approx A = 1$
- 2) $A \approx B = B \approx A$
- 3) $(A \approx B) \oplus (B \approx C) \leq A \approx C$,

for any A, B and C in $P(X)$ and being \leq the pointwise order, \oplus the corresponding equality, and \oplus the law $0 \cup (\text{sum}-1)$ defined by

$$(A \oplus B)(x) = \max(0, A(x)+B(x)-1) = A(x) \oplus B(x).$$

Th. 3.1 A map $\approx: P(X) \times P(X) \rightarrow P(X)$ is an indistinguishability operator for $P(X)$, relative to $(P(X), \leq, \oplus; 1)$ if and only if $d_x(A,B) = 1 - (A \approx B)(x)$ are, for every $x \in X$,

pseudo-distances bounded by 1.

Proof. Given \approx, d_x verifies $d_x(A,A) = 0$ and $d_x(A,B) = d_x(B,A)$, for any $x \in X$ and every A and B in $P(X)$. Moreover:

$$d_x(A,B) + d_x(B,C) = 1 - ((A \approx B)(x) + (B \approx C)(x) - 1) \geq 1 - \max(0, (A \approx B)(x) + (B \approx C)(x) - 1) = 1 - ((A \approx B) \oplus (B \approx C))(x) \geq 1 - (A \approx C)(x) = d_x(A,C),$$

then all the d_x are pseudo-distances, obviously bounded by 1. Reciprocally, if $\{d_x; x \in X\}$ are such

kind of pseudo-distances, by defining $(A \approx B)(x) = 1 - d_x(A,B)$ we have that $A \approx A = 1$ and $A \approx B = B \approx A$.

Moreover:

$$((A \approx B) \oplus (B \approx C))(x) = (A \approx B)(x) \oplus (B \approx C)(x) = \max(0, 1 - d_x(A,B) - d_x(B,C)) =$$

$$1 - \min(1, d_x(A,B) + d_x(B,C)) \leq 1 - d_x(A,C) = (A \approx C)(x).$$

That theorem enable us to consider every indistinguishability operator in $P(X)$, relative to $(P(X), \leq, \oplus; 1)$, as a family of co-distances $\{1 - d_x; x \in X\}$ depending on the point.

As it is $[0,1] \subset P(X)$, via the identification between $t \in [0,1]$ and the constant function $t(x)=t$, it is also $([0,1], \leq, \oplus; 1)$ imbedded in $(P(X), \leq, \oplus; 1)$ and we can consider the case in which the values of \approx are in $[0,1]$ as a particular one formulated by the

Th. 3.2 A map $\approx: P(X) \times P(X) \rightarrow [0,1]$ is an indistinguishability operator for $P(X)$ relative to $([0,1], \leq, \oplus; 1)$ if and only if $d(A,B) = 1 - (A \approx B)$ is a pseudo-distance bounded by 1.

Proof. The same as in the theorem 3.1.

In that case indistinguishability operators are co-pseudo-distances.

If pseudo-distances are distances is $d_x(A,B) = 0, \forall x \in X$ iff $A=B$ iff $A(x)=B(x), \forall x \in X$.

Then: $"A \approx B = 1$ iff $(A \approx B)(x) = 1, \forall x \in X$ iff $d_x(A,B) = 0, \forall x \in X$ iff $A=B$ ".

and pointwise equality means the greatest indistinguishability. In any case, as it is $A \approx B = 1$ iff $d_x(A,B) = 0$, it is possible (if it is needed) to consider the classical equivalence " $A=B$ iff $A \approx B = 1$ ".

Example 1. If $d_x(A,B) = |A(x) - B(x)|$, we have $(A \approx B)(x) = 1 - |A(x) - B(x)|$ the so-called equivalence of Łukasiewicz, well known in MVL.

Example 2. If $d_x(A,B) = \frac{|A(x) - B(x)|}{1 + |A(x) - B(x)|}$, the Minkowski metrics, we have

$$(A \approx B)(x) = \frac{1}{1 + |A(x) - B(x)|}$$

Example 3. Consider binary expansions

$$A(x) = \sum_{i=1}^{\infty} A(x)_i / 2^i, \quad A(x)_i \in \{0,1\}.$$

Then distances

$$d_x(A, B) = \sum_{i=1}^{\infty} \frac{|A(x)_i - B(x)_i|}{2^i}$$

are different from the euclidean and gives

$$(A \approx B)(x) = 1 - \sum_{i=1}^{\infty} \frac{|A(x)_i - B(x)_i|}{2^i}$$

as associated indistinguishability. We call it the "binary indistinguishability".

Example 4. If $d(A, B) = \sup_{x \in X} |A(x) - B(x)|$,

is $(A \approx B)(x) = \inf_{x \in X} (1 - |A(x) - B(x)|)$ the uniform indistinguishability.

Example 5. If X is finite, $X = \{x_1, \dots, x_n\}$,

and $d(A, B) = \sqrt[p]{\sum_{i=1}^n (A(x_i) - B(x_i))^p}$, $p \geq 1$, we have

$$(A \approx B)(x) = 1 - \sqrt[p]{\sum_{i=1}^n (A(x_i) - B(x_i))^p},$$

the case $p=1$ corresponding to the Hamming distance and the $p=2$ to the Euclidean distance.

When, relatively to $(\mathcal{P}(X), \leq, \oplus; 1)$ a functional expression $(A \approx B)(x) = E(A(x), B(x))$ is possible, the operator $E: [0,1] \times [0,1] \rightarrow [0,1]$ is an indistinguishability operator for $[0,1]$ relative to $([0,1], \leq, \oplus; 1)$. Conversely, if E is such an operator the preceding formula gives an operator for $\mathcal{P}(X)$ relative to $(\mathcal{P}(X), \leq, \oplus; 1)$. Those are the cases with

$E(x, y) = 1 - |x - y|$ and $E(x, y) = \frac{|x - y|}{1 + |x - y|}$. In any case $1 - E(A(x), B(x)) = d_x(A, B)$ are pseudo-distances in $\mathcal{P}(X)$.

As $1 - A(x) - B(x) = 1 - \max(A(x), B(x)) - \min(A(x), B(x))$ it is natural to wonder when it is possible to write $(A \approx B)(x) = 1 - (F(A(x), B(x)) - F(A(x), B(x)))$, being F a t -norm and F' the corresponding dual t -conorm (10). From $F(t, t) \leq t \leq F'(t, t)$ and the fact that it is $(A \approx A)(x) = 1$ iff $F(A(x), A(x)) = F(A(x), A(x))$, it follows $F(A(x), A(x)) = F(A(x), A(x)) = A(x)$: In $[0,1]$ any number is idempotent by F , and $F = \min$. Then,

Th. 3.3 If F is a t -norm and F' its dual t -conorm,

$(A \approx B)(x) = 1 + F(A(x), B(x)) - F'(A(x), B(x))$ is an indistinguishability operator iff $F = \min$ and $F' = \max$.

4. Fuzziness under the law $\emptyset \cup$ (sum-1).

In Multiple-Valued Logic, Łukasiewicz defined the concept of verum as the equivalence between a

proposition and the truth and the concept of falsum as the equivalence between a proposition and the false. We will consider only the falsum defined by:

$$(A \approx \emptyset)(x) = 1 - d_x(A, \emptyset)$$

that in the case of Łukasiewicz is $(A \approx \emptyset)(x) = 1 - A(x)$ or $A \approx \emptyset = \bar{A}$: the falsum coincides with the complement. This is not the situation with Minkowski distances, being $(A \approx \emptyset)(x) = 1 / (1 + A(x))$, fuzzy set that does not have the properties usually required for a "complement". With the binary indistinguishability it is

$$(A \approx \emptyset)(x) = 1 - \sum_{i=1}^{\infty} A(x)_i / 2^i = 1 - A(x),$$

that is $A \approx \emptyset = \bar{A}$.

To have $A \approx \emptyset = \bar{A}$ it is necessary that $d_x(A, \emptyset) = A(x)$. To such an end let us consider the following definition: A "translation" in $\mathcal{P}(X)$ is every map such that $t_B(A) = 1 \cap (A + B)$, that is, such that it associates to every A the fuzzy set $(t_B(A))(x) = \min(1, A(x) + B(x))$. Let T be the set of all translations in $\mathcal{P}(X)$. As

$(t_C \circ t_B)(A) = t_C(t_B(A)) = t_C(1 \cap (A + B)) = 1 \cap ((1 \cap (A + B)) + C)$, we have,

- If $A + B \geq 1$, it is $(t_C \circ t_B)(A) = 1$ and also $t_{B+C}(A) = 1$

- If $A + B < 1$, it is $(t_C \circ t_B)(A) = t_{B+C}(A)$,

that is $t_C \circ t_B = t_{B+C}$ and T is a commutative semi-group. To have a group is it needed to enlarge $\mathcal{P}(X)$ till $\mathcal{P}'(X) = [-1, 1]^X$. If it is necessary we will consider $\mathcal{P}'(X)$.

Minkowski metrics are not invariant under "translations" of T , being so under usual translations. In fact, it is enough to take A, B and C such that $A(x) + C(x) > 1$ and $B(x) + C(x) > 1$, for a $x \in X$, to have $d_x(t_C(A), t_C(B)) = 0$ but $d_x(A, B) \neq 0$.

Th. 4.1 The only distances invariant by "translations" of T and verifying $d_x(A, \emptyset) = A(x)$ are the Euclidean $d_x(A, B) = |A(x) - B(x)|$.

Proof. For a given $x \in X$ it is $|A(x) - B(x)| = A(x) - B(x)$ or $|A(x) - B(x)| = B(x) - A(x)$. In the first case, as $d_x(A - B, \emptyset) = A(x) - B(x)$ it is $d_x(A, B) = d_x(A - B + B, \emptyset + B) = d_x(t_B(A - B), t_B(\emptyset)) = d_x(A - B, \emptyset) = A(x) - B(x)$. In the second case, as $d_x(B - A, \emptyset) = B(x) - A(x)$, is it obtained $d_x(A, B) = d_x(B, A) = B(x) - A(x)$. Then the theorem holds.

It is a consequence of last theorem that "binary" distances are not invariant by translations. Note that those distances are greater than the Euclidean:

$$|A(x) - B(x)| = \left| \sum_{i=1}^{\infty} A(x)_i / 2^i - \sum_{i=1}^{\infty} B(x)_i / 2^i \right| \leq \sum_{i=1}^{\infty} \frac{|A(x)_i - B(x)_i|}{2^i}$$

Such a situation is general.

Th. 4.2 Any distance d_x verifying $d_x(A, \emptyset) = A(x)$ is greater than the Euclidean.

Proof. It is

$$d_x(\emptyset, A) + d_x(A, B) \geq d_x(\emptyset, B)$$

and

$$d_x(\emptyset, B) + d_x(B, A) \geq d_x(\emptyset, A),$$

that is

$$d_x(A, B) \geq B(x) - A(x) \text{ and } d_x(A, B) \geq A(x) - B(x),$$

implying

$$d_x(A, B) \geq \max(A(x) - B(x), B(x) - A(x)) = |A(x) - B(x)|.$$

Moreover, as $d_x(A, B) \leq d_x(A, \emptyset) + d_x(\emptyset, B) = A(x) + B(x)$,

it is $d_x(A, B) \leq 1 \wedge (A(x) + B(x))$.

Then, with the definition

$$D_x(A, B) = \begin{cases} 0, & \text{if } A=B \\ 1 \wedge (A(x) + B(x)), & \text{if } A \neq B \end{cases}$$

we have a family of distances such that $D_x(A, \emptyset) = A(x)$

verifying

$$|A(x) - B(x)| \leq d_x(A, B) \leq D_x(A, B),$$

and giving the theorem

Th. 4.3 Every distance d_x verifying $d_x(A, \emptyset) = A(x)$ is less than the corresponding D_x .

In those conditions is immediate the general representation given by

Th. 4.4 If d_x is a family of distances verifying $d_x(A, \emptyset) = A(x)$, for any $x \in X$ and any couple A, B in $\mathcal{P}(X)$, there exists $\lambda_{AB}^x \in [0, 1]$ such that

$$d_x(A, B) = \lambda_{AB}^x |A(x) - B(x)| + (1 - \lambda_{AB}^x) D_x(A, B).$$

Consequently, all the indistinguishability operators such that $A \approx \bar{A}$ are representable by

$$(A \approx B)(x) = 1 - \lambda_{AB}^x |A(x) - B(x)| - (1 - \lambda_{AB}^x) D_x(A, B),$$

that is a very large family of indistinguishabilities. Those formulas are rarely useful due to the unknown function λ_{AB}^x .

Following the ideas of Yager (7) we will introduce the

Definition. Given an indistinguishability operator \approx in $\mathcal{P}(X)$, relative to $(\mathcal{P}(X), \leq, \emptyset; 1)$, the fuzzy set $\delta A = A \approx (\bar{A} \approx \emptyset)$, is said to be the *diffusum* of $A \in \mathcal{P}(X)$, and it shows the indistinguishability degrees between A and its falsum. When the operator \approx is such that $A \approx \bar{A}$ we will speak of "fuzziness" instead of "diffusum".

$$\text{Taking } d_x(A, B) = \sqrt[p]{\frac{\sum_{i=1}^n |A(x_i) - B(x_i)|^p}{n}}, \quad p \geq 1,$$

we have just the cases considered by Yager.

In what follows we will limit ourselves to the case of fuzziness. It is $\delta A = A \approx \bar{A}$ or

$$\delta A(x) = 1 - d_x(A, \bar{A}) = 1 - \lambda_A^x |2A(x) - 1| - (1 - \lambda_A^x) \cdot 1$$

$= \lambda_A^x (1 - 2|A(x) - 1/2|)$ if $A \neq 1/2$, and $\delta 1/2(x) = 0$, writing λ_A^x for λ_{AA}^x . We call λ_A^x the *specificity function* of A .

The fuzziness corresponding to Euclidean distances $|A(x) - B(x)|$ is exactly $1 - 2|A(x) - 1/2|$. We will write $\delta^E A(x) = 1 - 2|A(x) - 1/2|$ and call that function the *euclidean fuzziness* of A .

Th. 4.5 The fuzziness of $A \in \mathcal{P}(X)$ is $\delta A(x) = \lambda_A^x \cdot \delta^E A(x)$, the product of the specificity function and the euclidean fuzziness. It is

$$\delta A(x) = \begin{cases} 2 \lambda_A^x \cdot A(x), & \text{if } A(x) \leq 1/2 \\ 2 \lambda_A^x \cdot \bar{A}(x), & \text{if } 1/2 < A(x). \end{cases}$$

In any case it is $\delta A \leq \delta^E A$: the euclidean fuzziness is the greatest fuzziness under the law $\emptyset \cup (\text{sum} - 1)$. Both fuzziness are coincidental if and only if the specificity function is equal to 1. On the other hand, it is $\delta A(x) = \lambda_A^x$, $x \in X$, if and only if $\delta^E A(x) = 1$, that happens only when $A = 1/2$: the specificity function is the fuzziness only for the fuzzy set $1/2$.

Th. 4.6 The euclidean fuzziness δ^E verifies the properties on an entropy in the sense of DeLuca-Termini (but relatively to the structure of $\mathcal{P}(X)$).

Proof. 1) It is $\delta^E A = \emptyset$ iff $\delta^E A(x) = 0$, $\forall x \in X$, that happens only when $A(x) \in \{0, 1\}$, i.e., when A is a crisp subset of X .

2) It is $\delta^E A = 1$ iff $a = 1/2$.

3) It is also a straightforward computation to prove that if $A \leq B$ (sharpened order (3)) then $\delta^E A \leq \delta^E B$ (pointwise order).

The formula $\delta A = \lambda_A^x \cdot \delta^E A$ shows that fuzziness can be a very sophisticated function, because of the specificity function that is an unknown function. The study of the properties of "entropy" for δA is

more difficult that for $\delta^E A$: It is certainly, $\delta A = 1$ iff $\lambda_A^x = \delta^E A = 1$, that happens only if $A = 1/2$, but to analyse its comportment relative to the sharpened order is necessary to know the comportment of the specificity function by the same order and, also for example, it can be $\delta A = \emptyset$ without being A crisp: it is enough for that that in some points x of X be $\lambda_A^x = 0$ and $\delta^E A(x) \neq 0$ and in the remainder $\delta^E A(x) = 0$.

The study of δA deserves a more accurate research and, for the time being, we will only consider the case in which distances d_x are in the convex hull

$$d_x(A, B) = \lambda \cdot |A(x) - B(x)| + (1 - \lambda) \cdot D_x(A, B), \quad \lambda \in [0, 1].$$

In that case the specificity functions are constants and equal to λ , and $\delta A = \lambda \cdot \delta^E A$. Moreover,

Th. 4.7 When the specificity function is a constant, different from zero, the fuzziness δ verifies, relatively to the structure of $\mathcal{P}(X)$, the properties of an entropy of

DeLuca-Termini.

Proof. The proof runs as in theorem 4.6.

For every meaningful function $F: \mathcal{P}(X) \rightarrow [0,1]$ such that:

- 1) $F(A) = 0$ iff $A = \emptyset$
- 2) $F(A) = 1$ iff $A = X$
- 3) $F(hA) = hF(A)$, if $h \in [0,1]$
- 4) If $A \leq B$ (pointwise), then $F(A) \leq F(B)$,

we have an "entropy" measuring the fuzziness of A by means of

$$F(\delta A) = \lambda \cdot F(\delta^E A),$$

as it is immediately shown as in the theorem 4.6.

For example, being X finite, $X = \{x_1, x_2, \dots, x_n\}$,

with $F(A) = 1/n \cdot \sum_{i=1}^n A(x_i)$, it is

$$\begin{aligned} F(\delta A) &= \lambda/n \cdot \sum_{i=1}^n (1-2|A(x_i)-1/2|) = \\ &= \lambda(1-2/n \cdot \sum_{i=1}^n |A(x_i)-1/2|) \end{aligned}$$

formula in which the parenthesis is well known "entropy" deduced from the Hamming distance (see(4)).

Of course, to measure the fuzziness, other mappings from $\mathcal{P}(X)$ into $[0,1]$ are possible. Note that, as $n \cdot F(A)$ is exactly the "power" of the fuzzy set A , we may think, for example, on the "maximal degree" of A and use the function $g(A) = \sup_{x \in X} A(x)$ to measure the fuzziness by:

$$g(\delta A) = \lambda \cdot \sup_{x \in X} \delta^E A(x) = \lambda \cdot (1-2 \inf_{x \in X} |A(x)-1/2|),$$

although it does not satisfy all the properties of an entropy.

5. Concluding remark

The result stated in Th. 4.5 could be more interesting if it could be also extended to semigroups other than $([0,1], \oplus, \leq; 1)$. It is a conjecture that in a more general approach "fuzziness" can be obtained as a function of some sort of special fuzziness (generalizing the so-called euclidean fuzziness) and some parameter related to the given fuzzy set A (generalizing the so-called specificity of A).

Acknowledgements. The author is indebted with Prof. Claudi Alsina (Barcelona) for his useful comments and suggestions and also with Dr. T. Riera for her constant support. He also thanks 1983 I.S.M.V.L. referees' for their kind remarks.

References

- (1) A. DeLuca and S. Termini (1972), "A definition of a nonprobabilistic entropy in the setting of fuzzy sets theory", INFORMATION AND CONTROL, 20 (4), 301-312.
- (2) A. DeLuca and S. Termini (1979), Entropy and Energy Measures of a Fuzzy Set", in ADVANCES IN A FUZZY SET THEORY AND APPLICATIONS, M.M. Gupta, R.K.Ragade, R.R.Yager (editors), North Holland Pub., 321-338.
- (3) E. Trillas and T. Riera (1978), "Entropies with Finite Fuzzy Sets", INFORMATION SCIENCES, 15, 159-168.
- (4) E. Trillas and C. Sanchis (1979), "Sobre entropías de conjuntos borrosos deducidas de métricas", ESTADISTICA ESPAÑOLA, 82/83, 17-25.
- (5) E. Trillas (1982), "Assaig sobre les relacions d'indistingibilitat", ACTES DEL PRIMER CONGRES CATALA DE LOGICA MATEMATICA, 51-59, (Barcelona;Spain).
- (6) E. Trillas (1982), "Sobre la igualdad de conjuntos borrosos", to be published in REVISTA DE LA REAL ACADEMIA DE CIENCIAS, LXXVI/4, 895-899.
- (7) R.R. Yager (1979), "On the measure of fuzziness and negation. Part 1: Membership in the Unit Interval", INT.J.GENERAL SYSTEMS, 5, 221-229.
- (8) E. Trillas and T. Riera (1982), "From measures of Fuzziness to Booleanity Control", in FUZZY INFORMATION AND DECISION PROCESSES, M. M. Gupta and E. Sanchez (editors), North Holland Pubs., 3-16.
- (9) E. Trillas and C. Alsina (1979), "INTRODUCCION A LOS ESPACIOS METRICOS GENERALIZADOS", Serie Universitaria, 49, Fund. March, Madrid, Spain.
- (10) B. Schweizer and A. Sklar (1983), PROBABILISTIC METRIC SPACES, North Holland, New York, USA.
- (11) M. P. Fourman and D.S. Scott (1979), "Sheaves and Logic" in APPLICATIONS OF SHEAVES, Lecture Notes in Math. 753, 302-401, Springer, Berlin.
- (12) K. Menger (1951), "Probabilistic Theory of Relations", PROC.NAT.ACAD.SCI.USA, 37, 178-180.
- (13) S.V.Ovchinnikov(1982), "On Fuzzy Relational Systems", PROC.2nd.WORLD CON.ON MATH.AT THE SERVICE OF MAN, 566-568 (Las Palmas, Spain).
- (14) E. Ruspini (1982), "Recent Developments in Fuzzy Clustering", in FUZZY SET AND POSSIBILITY THEORY: RECENT DEVELOPMENTS, R.Yager (editor), Pergamon Press, 133-147.
- (15) L.A. Zadeh (1971), "Similarity Relations and Fuzzy Orderings", INF.SCIENCES, 3, 177-200.



Invited Address

SYNTHESIS OF AXIOM SYSTEMS FOR THE THREE-VALUED PREDICATE LOGIC BY MEANS OF THE SPECIAL FOUR-VALUED LOGIC

Motinori Goto and Shinji Kao and Tomoko Ninomiya

Meiji University, Tokyo, Japan

In the preceding papers [1] [2], M. Wajsberg's axiom system and their undefined operators \supset and \neg were treated as given logical equations and their unknown variables, where those solutions were indicated in the truth tables. By means of the similar method, Kleene's three-valued logic and Bochvar's one were also axiomatized. In this paper, above-mentioned axiom systems are extended to the complete predicate logic. To solve such simultaneous logical equations, the special four-valued logic is used.

1. introduction

In the recent mathematical logic, the operations of operators in axioms are not defined explicitly but done implicitly by many formulas derived from the axiom set. However, especially for many-valued axiom set, it is very laborious to derive the truth tables for those undefined operators.

In the preceding papers [1] [2], for example, undefined operators in M. Wajsberg's axiom set [2] were treated as unknown logical functions and axioms were treated as given logical equations. The general solution consists of truth tables (P

= 1 ... 10) for the operators \supset and \neg , which follow Wajsberg's axiom set (W_3) (6.5) (6.8), as shown in Table 1.1. Similarly Kleene's three-valued system (K_3) [3] and Bochvar's system (B_3) [4] were axiomatized, where their truth tables were derived as shown in Table 1.1 and Kleene's system consisted of three sets of truth tables.

In this paper, the coexistence of any two of "X = 1", "X = 2", "X = 3" is prohibited, as "Contradictory". Then each general solution for Wajsberg's, Kleene's or Bochvar's system converges to a single truth table (W'_3, K'_3, B'_3). The above-mentioned process of the solution of any given axiom set performed by means of the special four-valued logic [1] which is independent of the number of the truth-values of the given set.

Finally the axiom set for the predicate logic of the above-mentioned systems are also improved to obtain "Completeness".

REMARK 1.1 In this paper, the marks "!" and "!!" and "!!!" indicate "Assumption or Definition" and "Essential result" and "Axiom" respectively.

Table 1.1

		X	X = Y	X \supset Y	\neg X			
REVISED	P	X	1 1 1 2 2 2 3 3 3	1 1 1 2 2 2 3 3 3	1 2 3	ORIGINAL	P	
		Y	1 2 3 1 2 3 1 2 3	1 2 3 1 2 3 1 2 3			1	
				1 2 2 1 1 1 1 1 1	2 1 1		1	
				1 2 2 1 1 1 1 1 1	3 1 1		2	
				1 2 3 1 1 1 1 1 1	2 1 1		3	
				1 2 3 1 1 1 1 1 1	3 1 1		4	
		W'_3	1	1 3 3 3 1 3 3 3 1	1 2 3 1 1 2 1 1 1		3 2 1	5
					1 2 3 1 1 1 1 3 1		2 1 3	6
					1 3 2 1 1 1 1 1 1		2 1 1	7
					1 3 2 1 1 1 1 1 1		3 1 1	8
			1 3 2 1 1 1 1 1 1	2 1 1	9			
			1 3 2 1 1 1 1 1 1	3 1 1	10			
K'_3	1		1 3 3 3 1 1 3 1 1	1 2 3 1 1 1 1 1 1	3 1 1	1		
			1 3 3 3 1 1 3 1 1	1 3 3 1 1 1 1 1 1	3 1 1	2		
			1 3 3 3 1 3 3 3 1	1 2 3 1 2 2 1 1 1	3 2 1	3		
B'_3	1		1 3 3 3 1 3 3 3 1	1 2 3 2 2 2 1 2 1	3 2 1	1		

2. General construction of axioms

Axioms are assumed to have the form "A ⊃ B" or "A = B". The logical expressions A and B consist of any variables X, Y, Z, ... of a finite number and their connectives (), ⊃, 7, and = of a finite number, where () are parenthesis and 7 is an unary operator, while ⊃ and = are binary ones.

3. Truth-value

Every one of A, B, X, Y, Z, ... takes only one of the truth-values 1, 2, ..., N₀ simultaneously where "1" is designated as "True". In process of solution of logical equations, from Section 5 to 8, the following special expressions are used.

"X takes the truth-value x" is represented by X^x = 1. (3.1)

"X does not take x" is represented by X^x = 0. (3.2)

4. Connectives for classical two-valued logic

Negation A or ~ A. Conjunction A · B.

Disjunction A ∨ B. Implication A → B. Equivalence A ↔ B. Identity in many-valued logic A ≡ B, which means "Truth-values of A and B are equal for every truth-value of the constituents X, Y, Z, ...".

5. Representation of the undefined operators

Using the form (3.1) or (3.2), No-valued implication, equality and negation with truth value "q" are expressed as the following two-valued expressions, where I^q_{mn}, E^q_{mn} and N^q_m are indeterminate coefficients.

$$[A \supset B]^q \equiv \text{IMP}(A, B)^q \equiv \bigvee_{m=1}^{\text{No}} \bigvee_{n=1}^{\text{No}} I_{mn}^q \cdot A^m \cdot B^n. \quad (5.1)!$$

$$[A = B]^q \equiv \text{EQU}(A, B)^q \equiv \bigvee_{m=1}^{\text{No}} \bigvee_{n=1}^{\text{No}} E_{mn}^q \cdot A^m \cdot B^n. \quad (5.2)!$$

$$[7A]^q \equiv \text{NEG}(A)^q \equiv \bigvee_{m=1}^{\text{No}} N_m^q \cdot A^m. \quad (5.3)!$$

6. Basic tautologies for Wajsberg's three-valued logic

$$A^1 \cdot [A \supset B]^1 \rightarrow B^1. \quad (6.0)!$$

$$[X = X]^1. \quad (6.1)!!$$

$$[X = 77X]^1. \quad (6.2)!!!$$

$$[7(X = X) = 3]^1. \quad (6.3)!!!$$

$$[(X = Y) \supset ((Y = Z) \supset (Z = X))]^1. \quad (6.4)!!$$

$$[X \supset (Y \supset X)]^1. \quad (6.5)!!!$$

$$[(X \supset Y) \supset ((Y \supset Z) \supset (X \supset Z))]^1. \quad (6.6)!!$$

$$[(7Y \supset 7X) \supset (X \supset Y)]^1. \quad (6.7)!!!$$

$$[((X \supset 7X) \supset X) \supset X]^1. \quad (6.8)!!!$$

$$[(X = 7X) \supset (X = 2)]^1. \quad (6.9)!$$

$$[TX = 7TX]^1. \quad (6.10)!!!$$

where "!!!!" indicates "Independent tautology" as proved in Table 10.1 and T is Slupecki's operator. [5]

7. Transformation of the tautologies in terms of I^q_{mn}, E^q_{mn}, N^q_m

Substituting Eqs. (5.1) - (5.3) for the corresponding terms in Eqs. (6.0) - (6.8), we have Eqs. (7.0) - (7.8). For example, "1, J, K, 1, m" in Eq. (6.7)

$$[(7Y \supset 7X) \supset (X \supset Y)]^1 \quad (7.7)$$

expresses the truth-values of the terms in Eq. (6.7) connected by operators "⊃, ⊃, ⊃, 7, 7" respectively. Then, for any truth-values of x, y, z, we obtain by Eqs. (3.1) and (3.2).

$$(7.7') \equiv \bigwedge_{x,y=1}^3 \bigvee_{j,k,l,m=1}^3 I_{jk}^1 I_{lm}^1 N_y^1 N_x^m I_{xy}^k X^x Y^y \\ \equiv \bigwedge_{x,y=1}^3 \bigvee_{j,k,l,m=1}^3 I_{jk}^1 I_{l,m}^1 N_y^1 N_x^m I_{xy}^k \quad (7.7'')$$

without any other transformation, the sign · being omitted in Eqs. (7.2) - (7.8). Eq. (6.0) is transformed to Eq. (7.0').

$$A^1 \vee \text{IMP}(A, B) \vee B^1 \equiv 1. \quad (7.0')$$

The 2nd term in the left-hand side should be 1 for A = 1, B ≠ 1. Then Eq. (7.0) is obtained.

$$I_{12}^1 I_{13}^1 \therefore I_{12}^1 = I_{13}^1 = 0. \quad (7.0)!!$$

$$\bigwedge_{x=1}^3 E_{xx}^1 = 1. \quad (7.1)!!$$

$$\bigwedge_{x=1}^3 \bigvee_{j,k=1}^3 E_{xj}^1 N_k^j N_x^k = 1. \quad (7.2)!!$$

$$\bigwedge_{x=1}^3 \bigvee_{j,k=1}^3 E_{j3}^1 N_k^j E_{xx}^k = 1. \quad (7.3)!!$$

$$\bigwedge_{x,y,z=1}^3 \bigvee_{j,k,l,m=1}^3 I_{jk}^1 E_{xy}^j I_{lm}^k E_{yz}^l E_{zx}^m = 1. \quad (7.4)!!$$

$$\bigwedge_{x,y=1}^3 \bigvee_{j=1}^3 I_{xj}^1 I_{yx}^j = 1. \quad (7.5)!!$$

$$\bigwedge_{x,y,z=1}^3 \bigvee_{j,k,l,m=1}^3 I_{jk}^1 I_{xy}^j I_{lm}^k I_{yz}^l I_{xz}^m = 1. \quad (7.6)!!$$

$$\bigwedge_{x,y=1}^3 \bigvee_{j,k,l,m=1}^3 I_{jk}^1 I_{lm}^j N_y^k N_x^m I_{xy}^l = 1. \quad (7.7)!!$$

$$\bigwedge_{x=1}^3 \bigvee_{j,k,l=1}^3 I_{jk}^1 I_{lx}^j I_{kl}^k N_x^l = 1. \quad (7.8)!!$$

where in general

$$A_{mn}^3 = \overline{A_{mn}^1} \cdot \overline{A_{mn}^2}, \quad N_m^3 = \overline{N_m^1} \cdot \overline{N_m^2}. \quad (7.00)!!$$

8. Solution of Eqs. (7.0) - (7.8) by a computer

Simultaneous logical Eqs. (7.0) - (7.8) are easily solved using FORTRAN by a computer. In FORTRAN, in place of "x, y, z, ...", we use corresponding capital letters. For example,

$$I_{mn}^q = I(P, IBC), \quad IBC = 9 * L + 3 * M + N. \quad (8.0.1)$$

$$E_{mn}^q = EQ(P, IBC), \quad EBC = 9 * L + 3 * M + N \quad (8.0.2)$$

$$N_m^q = N(P, WA), \quad NA = 9 * L + 3 * M. \quad (8.0.3)$$

$$P = 1, 2, \dots, R.$$

8.1 Initial values of I^q_{mn}

$$(7.0) \rightarrow I_{12}^1 = I_{13}^1 = 0. \quad (7.0)!$$

8.2 Initial values of E^q_{mn}

The coexistence of "X=2" and "(X=1) or (X=3)" is assumed to be "Contradiction".

$$(6.4) \vdash \left. \begin{aligned} (X=1) \supset ((1=2) \supset (2=X)), \\ (X=2) \supset ((2=3) \supset (3=X)), \end{aligned} \right\} \quad (8.2.1)$$

$$\therefore 1 \neq 2, \quad 2 \neq 3 \quad \therefore E_{12}^1 = E_{23}^1 = 0 \quad (8.2.2)!!$$

Similarly

$$\left. \begin{aligned} E_{12}^1 &= E_{13}^1 = E_{21}^1 = E_{23}^1 = E_{31}^1 = E_{32}^1, \\ &= E_{12}^2 = E_{13}^2 = E_{21}^2 = E_{23}^2 = E_{31}^2 = E_{32}^2 = 0. \end{aligned} \right\} \quad (8.2.3)!$$

The initial values of the remaining variables $I_{mn}^k, E_{mn}^k, N_m^k$ should be "2" as "Indeterminate". (8.2.4)!

8.3 Process of solution by means of the special 4-valued logic (8.3.2), (8.3.3)

In Table 8.1, XYZJK... B = 100 ... 0, means $X=1$ where 0's mean "The corresponding Y, Z, ..., B are nothing".

$$\left. \begin{aligned} I(1BC) &= I_{bc}^1, I(2BC) = I_{bc}^2, EQ(1BC) = E_{bc}^1, \\ EQ(2BC) &= E_{bc}^2, N(1A) = N_a^1, N(2A) = N_a^2. \end{aligned} \right\} \quad (8.3.1)$$

To combine many conditions, let us use the following special 4-valued logic (8.3.2) & (8.3.3).

Truth-value: $\phi, 0, 1, 2$.
 "0" and "2" mean "Contradictory" and "Indeterminate".
 "1" and "1" mean "False" and "True", respectively.

$$\left. \begin{aligned} \text{Conjunction } \phi \cdot \phi &\equiv \phi \cdot 0 \equiv \phi \cdot 1 \equiv \phi \cdot 2 \equiv \phi, \\ 0 \cdot 0 &\equiv 0, 0 \cdot 1 \equiv \phi, 0 \cdot 2 \equiv 0, \\ 1 \cdot 1 &\equiv 1, 2 \equiv 1, 2 \cdot 2 \equiv 2. \end{aligned} \right\} \quad (8.3.2)!$$

$$\left. \begin{aligned} \text{Disjunction } \phi \vee \phi &\equiv \phi, \phi \vee 0 \equiv 0, \phi \vee 1 \equiv 1, \phi \vee 2 \equiv 2, \\ 0 \vee 0 &\equiv 0, 0 \vee 1 \equiv 2, 0 \vee 2 \equiv 2, \\ 1 \vee 1 &\equiv 1, 1 \vee 2 \equiv 2, 2 \vee 2 \equiv 2. \end{aligned} \right\} \quad (8.3.3)!$$

For the above-mentioned 4-valued operations, the following 2-bit expression may be used.

$$\phi = 00, 0 \equiv 01, 1 \equiv 10, 2 \equiv 11. \quad (8.3.4)!$$

We can easily derive (8.3.2) by the bit-wise conjunction of (8.3.4) and also (8.3.3) by the bit-wise disjunction of (8.3.4).

On the 1st row of Table (8.1), "20022 ... 222" is the 1st set ($P1 = 1$) of particular solutions which follow (7.0), (7.1), (7.00) for ($X = 1$).

On the 2nd row, there is the 1st set ($P1 = 1$) of the provisional solution produced by the conjunction of every initial value (8.2.3) and the corresponding values of the particular solution on the 1st row.

On the 3rd row, there is the 1st set ($P1 = 1$) of the particular solution which follows (7.0), (7.1), (7.00) for ($X = 2$).

On the 4th row, the 1st set ($P1 = 1$) of the provisional solution is derived by the conjunction of the preceding provisional solution (2nd row) and the preceding (3rd row) particular solution.

If "0" is found in any new set, then that set should be cancelled and its ordinal number should be transferred to the next set.

As shown in Table 8.1, the truth values of $I_{mn}^k, E_{mn}^k, N_m^k$ are settled to "0" or "1" successively. Let us indicate such settled results as IO (IBC), EO (EBC) and NO (NA), which are derived by (8.3.5).

$$\left. \begin{aligned} IO(IBC) &= \bigvee_{P=1}^R I(P, IBC), EO(EBC) = \bigvee_{P=1}^R EQ(P, EBC), \\ NO(NA) &= \bigvee_{P=1}^R N(P, NA). \end{aligned} \right\} \quad (8.3.5)!!$$

where $\bigvee_{P=1}^R$ means the 4-valued disjunction (8.3.3) from ($P = 1$) to ($P = R$), R being the last ordinal number. Since the flow of computation proceeds unidirectionally from the first tautology to the last, any set of provisional solutions is the summary of all the preceding results.

The general solutions of I, EQ and N converge to the last single set of the provisional solution under the condition (8.2.3). This set is transformed to the truth-values of IMP(A, B), EQU(A, B) and NEG(A) according to Eqs. (8.3.6) and the truth table at the end of Table 8.1.

$$\left. \begin{aligned} IMP(A, B) &= 3 - 2 * I(P, IAB) - I(P, IIAB), \\ EQU(A, B) &= 3 - 2 * EQ(P, IAB) - EQ(P, IIAB), \\ NEG(A) &= 3 - 2 * N(P, NA) - N(P, NNA) \end{aligned} \right\} \quad (8.3.6)$$

where

$$\left. \begin{aligned} IAB &\equiv 9 + 3 * A + B, \quad IIAB \equiv 9 * 2 + 3 * A + B, \\ NA &\equiv 9 + 3 * A, \quad NNA \equiv 9 * 2 + 3 * A. \end{aligned} \right\}$$

9. Fittest number of truth-values and a canonical form

Table 9.1

X	7X	X1'	X2'	X3'
1	3	1	3	3
2	2	3	1	3
3	1	3	3	1

Table 9.1 shows the truth-values of the following three basic functions:

$$X1' \equiv (X = (X = X)), X2' \equiv (X = 7X), X3' \equiv (X = (X = 7X)), \quad (9.1)!$$

for W_3, K_3 and B_3 in Table 1.1.

REMARK 9.1 $X1' \equiv X1, X2' \equiv X2, X3' \equiv X3$,

for K_3 & B_3 in [3], [4].

$$X1' = 7X1, X2' = 7X2, X3' = 7X3, \quad (9.2)!!$$

for W_3 in [2].

$$\left. \begin{aligned} XUY &\equiv 7X \supset Y \text{ for } K_3, K_3, B_3, B_3, \\ XUY &\equiv (X \supset Y) \supset Y \text{ for } W_3, W_3, \\ X \cap Y &\equiv 7(7X \cup 7Y) \text{ for } W_3, W_3, K_3, K_3, B_3, B_3. \end{aligned} \right\} \quad (9.3)!$$

where the order of the operation is as follows:

$$7, \cap, \cup, \supset, \supset \supset, \equiv$$

As already reported in [6], [3], [4], we can divide the whole domain of X into three subdomains $X1', X2', X3'$, which are displayed in Table 9.1.

If we use the operators \cap and \cup we can construct the canonical form F(X) which takes the truth-value Cn for ($X = n$).

Table 8.1

A	I(1BC)	I(2BC)	EQ(1BC)	EQ(2BC)	N(1A)	N(2A)		
B	111222333	111222333	111222333	111222333	123	123		
C	123123123	123123123	123123123	123123123				
XYZJKLMHGFE DCB,							P1,	P
10000000000000,	200222222,	222222222,	122222222,	022222222,	222	222,	1	
	200222222,	222222222,	100020002,	000020002,	222	222,		1
20000000000000,	200222222,	222222222,	222212222,	222202222,	222	222,	1	
	200222222,	222222222,	100010002,	000000002,	222	222,		1
30000000000000,	200222222,	222222222,	222222221,	222222220,	222	222,	1	
	200222222,	222222222,	100010001,	000000000,	222	222,		1
10011000000000,	200222222,	222222222,	122222222,	022222222,	122	022,	1	
10012000000000,	200222222,	222222222,	122222222,	022222222,	012	102,	2	
10013000000000,	200222222,	222222222,	122222222,	022222222,	021	020,	3	
	200222222,	222222222,	100010001,	000000000,	122	022,		1
	200222222,	222222222,	100010001,	000000000,	012	102,		2
	200222222,	222222222,	100010001,	000000000,	021	020,		3
20021000000000,	200222222,	222222222,	222212222,	222202222,	012	102,	1	
20022000000000,	200222222,	222222222,	222212222,	222202222,	202	212,	2	
20023000000000,	200222222,	222222222,	222212222,	222202222,	200	201,	3	
	200222222,	222222222,	100010001,	000000000,	102	012,		1
	200222222,	222222222,	100010001,	000000000,	100	001,		2
	200222222,	222222222,	100010001,	000000000,	012	102,		3
	200222222,	222222222,	100010001,	000000000,	001	010,		4
30031000000000,	200222222,	222222222,	222222221,	222222220,	021	020,	1	
30032000000000,	200222222,	222222222,	222222221,	222222220,	200	201,	2	
30033000000000,	200222222,	222222222,	222222221,	222222220,	220	220,	3	
	200222222,	222222222,	100010001,	000000000,	100	010,		1
	200222222,	222222222,	100010001,	000000000,	100	001,		2
	200222222,	222222222,	100010001,	000000000,	010	100,		3
	200222222,	222222222,	100010001,	000000000,	001	010,		4

omitted

23022120000000,	200210222,	212201222,	222222222,	222222222,	201	210,	1	
	100110111,	011001000,	100010001,	000000000,	001	010,		1
	100110111,	010001000,	100010001,	000000000,	001	010,		2
31011310000000,	100221222,	022222022,	222222222,	222222222,	021	020,	1	
	100110111,	011001000,	100010001,	000000000,	001	010,		1
	100110111,	010001000,	100010001,	000000000,	001	010,		2
32011210000000,	100122212,	022022202,	222222222,	222222222,	201	210,	1	
	100110111,	011001000,	100010001,	000000000,	001	010,		1
	100110111,	010001000,	100010001,	000000000,	001	010,		2
33011110000000,	100222221,	022222220,	222222222,	222222222,	221	220,	1	
	100110111,	011001000,	100010001,	000000000,	001	010,		1
	100110111,	010001000,	100010001,	000000000,	001	010,		2
10012300000000,	100122222,	021022222,	222222222,	222222222,	022	022,	1	
10013300000000,	100222122,	020222022,	222222222,	222222222,	022	022,	2	
	100110111,	011001000,	100010001,	000000000,	001	010,		1
	100110111,	010001000,	100010001,	000000000,	001	010,		2
20021200000000,	200212222,	212202222,	222222222,	222222222,	202	212,	1	
	100110111,	011001000,	100010001,	000000000,	001	010,		1
	100110111,	010001000,	100010001,	000000000,	001	010,		2
30031100000000,	200222121,	220222020,	222222222,	222222222,	221	220,	1	
	100110111,	010001000,	100010001,	000000000,	001	010,		1

IMP(A,B) EQU(A,B) NEG(A)

A 111222333 111222333 123 P

B 123123123 123123123

TRUTH VALUE

123112111 133313331 321 1

$$F(X) \equiv (X1' \cap C1) \cup (X2' \cap C2) \cup (X3' \cap C3). \quad (9.4)!$$

In this case:

$$F(n) = Cn. \quad (9.5)!!$$

When Axiom (6.10) or constant 2 is not used, "C2=2" appears only when X=2, then we may use X in place of C2 in such case.

Table 9.2

	XUY								X∩Y									
X	1	1	1	2	2	2	3	3	3	1	1	1	2	2	2	3	3	3
Y	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3
W ₃	1	1	1	1	2	2	1	2	3	1	2	3	2	2	3	3	3	3
K ₃	1	1	1	1	2	2	1	2	3	1	2	3	2	2	3	3	3	3
B ₃	1	2	1	2	2	2	1	2	3	1	2	3	2	2	2	3	2	3

If there is Cn = 2 when Axiom (6.10) is used, we may use TX in place of that Cn.

For F(X, Y), we may use F_n(Y) in place of Cn.

10. Selection of the independent axioms for W₃'

Let us select the independent tautologies among Eqs. (6.1) -- (6.8). Table 10.1 shows the result of the selection, where "MS" indicates the ordinal number of the tautology and "R" does the cardinal number of the sets of provisional solutions at that tautology and "O" does "Independent tautology" and "Δ" does "This is not independent." "O" and "Δ" indicate "Already" decided as "independent" and "Already decided as dependent" respectively. Then, Axioms (6.2) -- (6.8) give the unique solution for W₃'.

Table 10.1

MS	1	2	3	4	5	6	7	8
R	1	4	1	2	16	12	2	1
MS	1	2	3	4	5	6	8	7
R	1	4	1	2	16	12	9	1
MS	1	2	3	4	5	8	7	Δ
R	1	4	1	2	16	9	1	1
MS	1	2	3	4	5	8	7	Δ
R	1	4	1	2	6	4	1	1
MS	1	2	3	5	8	7	Δ	Δ
R	1	4	1	20	11	1	1	1
MS	1	2	7	5	8	3	Δ	Δ
R	1	4	180	4	2	1	1	1
MS	1	3	7	5	8	2	Δ	Δ
R	1	1	235	10	4	1	1	1
MS	2	3	7	5	8	1	Δ	Δ
R	4	1	40	2	1	1	1	1

11. Tautologies for K₃' and B₃'

As already reported [3], [4], independent axiom systems (!!!) for K₃' and B₃' are as follows.

$$A!(A \supset B)! \rightarrow B!$$

[K₃]

$$[X=X]! \quad !!$$

$$[(X=Y)=7(X=Y)] \supset Z! \quad !!!$$

$$[7(X=Y) \supset ((X=Y) \supset Z)]! \quad !!$$

$$[X=Y \supset ((Y=Z) \supset (Z=X))! \quad !!!$$

$$[7X \supset Y = 7Y \supset X]! \quad !!$$

$$[7(X=7X) \supset ((X=Y) \supset (X \supset Y))! \quad !!!$$

$$[(X=7X) \supset ((7X \supset Y) \supset 7(X \supset Y)=X)]! \quad !!$$

$$[(X=7X) \supset ((Y=7Y) \supset (X=Y))! \quad !!$$

$$[X=(X \supset 7Y) \supset X]! \quad !!!$$

$$[(7X=7Y) \supset (X=Y)]! \quad !!!$$

$$[X=77X]. \quad !!$$

[B₃]

$$[X=X]! \quad !!$$

$$[X=77X]! \quad !!$$

$$[7((X=Y)=7(X=Y))! \quad !!$$

$$[(X=Y) \supset ((Y=Z) \supset (Z=X))! \quad !!!$$

$$[7X \supset Y = 7Y \supset X]! \quad !!$$

$$[(7X=7Y)=(X=Y)]! \quad !!$$

$$[(X=7X) \supset (X \supset Y=Z)]! \quad !!!$$

$$[7(X=7X) \supset (Y=(Y \supset 7X) \supset Y)]! \quad !!!$$

$$[X \supset 7Y = Y \supset 7X]! \quad !!$$

$$[X \supset Y = 7Y \supset 7X]! \quad !!!$$

12. Predicate logic

12.1 Classical two-valued predicate logic

Usually the following two axioms are used for classical two-valued predicate logic

$$\forall x P(x) \rightarrow P, \quad (12.1)!!! \quad P \rightarrow \exists x P(x). \quad (12.2)!!!$$

For simplicity, let us use the following expressions.

$$P \equiv P(Y_n) \equiv P_n, \quad \forall \equiv \forall x P(x), \quad \exists \equiv \exists x P(x). \quad (12.3)!$$

Then (12.1), (12.3) ⊢

$$\begin{aligned} \bigwedge_n (\forall \rightarrow P_n) &\equiv \bigwedge_n (\sim \forall \vee P_n) \equiv \sim \forall \bigwedge_n P_n \cdot \forall \\ &\equiv (\forall \leftrightarrow 0) \cdot (\bigwedge_n P_n \leftrightarrow 0) \vee (\forall \leftrightarrow 0) \cdot (\bigwedge_n P_n \leftrightarrow 1) \vee (\forall \leftrightarrow 1) \cdot (\bigwedge_n P_n \leftrightarrow 1). \end{aligned} \quad (12.1.1)!!$$

$$\begin{aligned} (12.2), (12.3) \vdash \bigwedge_n (P_n \rightarrow \exists) &\equiv \bigwedge_n (\sim P_n \vee \exists) \equiv \bigwedge_n \sim P_n \cdot \sim \exists \vee \exists \\ &\equiv (\exists \leftrightarrow 1) \cdot (\bigvee_n P_n \leftrightarrow 1) \vee (\exists \leftrightarrow 1) \cdot (\bigvee_n P_n \leftrightarrow 0) \vee (\exists \leftrightarrow 0) \cdot (\bigvee_n P_n \leftrightarrow 0). \end{aligned} \quad (12.2.1)!!$$

In these general solutions (12.1.1) and (12.2.1), the special terms with Mark ▲ contradict the usual meaning.

Then we add the following axioms which exclude such unfavorable solutions ▲.

$$[P(y \equiv 1) \leftrightarrow \bigwedge_x (P(x) \leftrightarrow (x \leftrightarrow x))]. \quad (12.4)!!!$$

$$[(P \equiv 1) \rightarrow \forall x P(x)], (12.5)!!! \quad (\sim P \equiv 1) \rightarrow \sim \exists x P(x), (12.6)!!!$$

12.2 Predicate logic for W_3', K_3', B_3'

Using (1.2.3), any representative "P₁ or P₂ or P₃" of P takes value "1 or 2 or 3".

For W_3' in Table 1.1, (12.1) has the following general solution, where the Marks ▲ indicate the unfavorable solution as in (12.1.1).

$$\begin{aligned} [\forall x P(x) \supset P] \equiv [\forall \supset P] \equiv [\bigwedge_n (\forall \supset P_n) = 1] \equiv [\forall \supset \bigwedge_n P_n = 1] \equiv \\ \equiv [\forall = 3] \cdot [\bigwedge_n P_n = 3] \vee [\forall = 3] \cdot [\bigwedge_n P_n = 2] \vee [\forall = 3] \cdot [\bigwedge_n P_n = 1] \\ \vee [\forall = 2] \cdot [\bigwedge_n P_n = 2] \vee [\forall = 2] \cdot [\bigwedge_n P_n = 1] \vee [\forall = 1] \cdot [\bigwedge_n P_n = 1]. \end{aligned} \quad (12.7)!!$$

Similarly, Eq. (12.2) has the general solution (12.8).

$$\begin{aligned} [P \supset \exists x P(x)] \equiv [P \supset \exists] \equiv [\bigwedge_n (P_n \supset \exists) = 1] \equiv [\bigvee_n P_n \supset \exists = 1] \equiv \\ \equiv [\exists = 1] \cdot [\bigvee_n P_n = 1] \vee [\exists = 1] \cdot [\bigvee_n P_n = 2] \vee [\exists = 1] \cdot [\bigvee_n P_n = 3] \\ \vee [\exists = 2] \cdot [\bigvee_n P_n = 2] \vee [\exists = 2] \cdot [\bigvee_n P_n = 3] \vee [\exists = 3] \cdot [\bigvee_n P_n = 3]. \end{aligned} \quad (12.8)!!$$

Then, instead of (12.1) and (12.2) the following new axioms should be used as shown in Table 12.1.

13. Conclusion

In this paper, M. Wajsberg's axiom system is improved to the complete system by means of the special 4-valued logic. Similarly Kleene's 3-valued logic and Bochvar's one are also axiomatized to the complete systems. Finally those three systems are extended to the predicate logic systems. Such method is applicable to other multiple-valued logic systems.

Table 12.1

	Axioms	Derived general solutions
	$(P(Y) \equiv 1) = \bigwedge_x [P(x) = (x = x)] \uparrow$	
W_3' & K_3'	$[(P \equiv 1) \supset \forall] \uparrow$	$(\bigwedge_n P_n = 1) \cdot (\forall = 1)$
	$[(P = (P = 7P)) \supset (\forall = P)] \uparrow$	$(\bigwedge_n P_n = 3) \cdot (\forall = 3)$
	$[(7 (P = (P = 7P)) \equiv 1) \supset ((P = 7P) \supset (\forall = P))] \uparrow$	$(\bigwedge_n P_n = 2) \cdot (\forall = 2)$
	$[(7P \equiv 1) \supset 7\exists] \uparrow$	$(\bigvee_n P_n = 3) \cdot (\exists = 3)$
	$[(P = (P = P)) \supset (\exists = P)] \uparrow$	$(\bigvee_n P_n = 1) \cdot (\exists = 1)$
	$[(7 (P = (P = P)) \equiv 1) \supset ((P = 7P) \supset (\exists = P))] \uparrow$	$(\bigvee_n P_n = 2) \cdot (\exists = 2)$
B_3'	$[(P \equiv 1) \supset \forall] \uparrow$	$(\bigwedge_n P_n = 1) \cdot (\forall = 1)$
	$[(7 (P = 7P) \equiv 1) \supset (\forall \supset P)] \uparrow$	$[P_n \neq 2] \cdot [(\bigwedge_n P_n = 1) \cdot (\forall = 1) \vee (\bigvee_n P_n = 3) \cdot (\forall = 3)]$
	$[(P = 7P) \supset (\forall = P)] \uparrow$	$(\bigwedge_n P_n = 2) \cdot (\forall = 2)$
	$[(7P \equiv 1) \supset 7\exists] \uparrow$	$(\bigvee_n P_n = 3) \cdot (\exists = 3)$
	$[(7 (P = 7P) \equiv 1) \supset (P \supset \exists)] \uparrow$	$[P_n \neq 2] \cdot [(\bigvee_n P_n = 1) \cdot (\exists = 1) \vee (\bigvee_n P_n = 3) \cdot (\exists = 3)]$
	$[(P = 7P) \supset (\exists = P)] \uparrow$	$(\bigvee_n P_n = 2) \cdot (\exists = 2)$

References

- [1] Motinori Goto: Various types of General Solutions of Many-Valued Logical Equations with Many Variables. *Bulletin of the Electrotechnical Laboratory (ETL)*, Vol. 20, No. 9 (Tokyo, Japan, Sept. 1956).
- [2] Motinori Goto, Shinji Kao, T. Ninomiya: Determination of Many-Valued Truth Tables for Undefined Operators in Axioms by a Computer and Their Applications. *Proceedings of the Seventh International Symposium on Multiple-Valued Logic*, May, 1977, pp. 20 - 28.
- [3] M. Goto, S. Kao, T. Ninomiya: Axiomatization of Kleene's Three-Valued Logic by a Computer. *Proceedings of the Ninth International Symposium on Multiple-Valued Logic*, May, 1979, pp. 241 - 247.
- [4] M. Goto, S. Kao, T. Ninomiya: Axiomatization of Bochvar's Three-Valued Logic by a Computer. *Proceedings of the 11th International Symposium on Multiple-Valued Logic*, May 1981, pp. 146 - 151.
- [5] Nicholas Rescher: *Many-Valued Logic*, Mc Graw-Hill (1969)
- [6] M. Goto, S. Kao, T. Ninomiya: Determination of the Fittest Number of Truth-Values and Canonical Forms of Logical Functions for a Many-Valued Axiom Set by a Computer. *Proc. of the 8th International Symposium on Multiple-Valued Logic*, May, 1978, pp. 195 - 201.

Table of Errata in [4]

page	for	read
150 left	indicates the ordinal	indicates the ordinal
10 from the bottom	number of	number of the tautology and R does the cardinal number of

Session 6A
System Design and Applications

IMAGE PROCESSING ALGORITHMS FOR A MULTIPLE-VALUED ARRAY PROCESSOR

Michitaka KAMEYAMA, Kenichi SUZUKI and Tatsuo HIGUCHI

Department of Electronic Engineering, Faculty of Engineering
Tohoku University, Aoba, Aramaki, Sendai 980, JapanABSTRACT

A new digital image processor called multiple-valued array processor (MVAP) is effectively employed for systematic image processing without encoding and decoding because each pixel can be directly expressed by a single multiple-valued digit in the images with gray levels of several colors. In this paper, some properties of image processing in the MVAP are presented. Especially, the near-neighbor instructions can be attributed to template matching as the state transition function. In multiple-valued logic, there exist many templates because of its logical richness. The simplification of the state transition function is very useful for the effective execution of the image processing. The systematic design method of the image processing algorithm and its simplification using a minimization technique of multiple-valued logic functions are discussed.

I. INTRODUCTION

In recent years, a great deal of time and effort has been expended in the field of image processing. Image processing machines are used to analyze satellite pictures, count blood cells, analyze histological sections, and process other forms of image data. Many approaches have been taken from both the hardware and the software in image processor design [1-5].

Until now, image processor designs have been based on binary logic circuits. The use of multiple-valued logic in image processing was first introduced by Rine [6, 7]. If the maximum number of gray levels or distinct colors is set at r , then each pixel can be represented by a single r -valued digit. In this case, digital encodings and decodings of the images are eliminated. Moreover, the complexity of the image processing algorithms is reduced due to reduction in the number of pixel iterations. From this point of view, we have designed the multiple-valued array processor (MVAP) which is an extension of the BASE [5, 8]. The MVAP can directly accept the pixels of the input image, process them and produce the output without converting back and forth between the actual image and the binary data.

In the MVAP, multiple-valued logical operations and near-neighbor instructions can be performed without encoding and decoding. The near-neighbor

instructions can be generalized by template matching. The r -valued logic system has much more logical functions than the binary logic system. This logical richness and powerfulness in the MVAP makes image processing more and more efficient and flexible than in the binary array processor (BAP). On the other hand, the number of state transitions corresponding to the templates becomes large in the multiple-valued logic system because of its logical variety. Therefore, simplification of the image processing algorithms is required for effective execution, implying the minimum number of execution steps. For this purpose, a systematic synthesis method of the image processing algorithms is discussed. Finally, it is demonstrated that the method is highly useful for the simplification of image processing algorithms in the MVAP.

II. OVERVIEW OF THE MVAP

The basic structure of the subprocessor in the MVAP is shown in Fig. 1. The subprocessors are arranged in each pixel (i, j) , and their operations are controlled by microprograms. The value of one of the inputs is transmitted to the eight near-neighbor subprocessors (N_1, N_2, \dots, N_8) defined by Fig. 2. The control vector $\mathbf{g} = (g_1, g_2, \dots, g_8)$ determines which directions are permitted to influence the variable P expressed by

$$P = \bigvee_{i=1}^8 (g_i \wedge N_i) \quad (1)$$

where \vee and \wedge are OR and AND, respectively, and




Fig. 1 Subprocessor structure of MVAP

they are defined by

$$\begin{aligned} \vee : \text{OR}(x_1, x_2) &= \max(x_1, x_2) \\ \wedge : \text{AND}(x_1, x_2) &= \min(x_1, x_2) \end{aligned} \quad (2)$$

for $x_1, x_2 \in L = \{0, 1, \dots, r-1\}$.

The variable g_i is defined by

$$g_i = \begin{cases} r-1 & \text{if } N_i \text{ is selected} \\ 0 & \text{otherwise.} \end{cases} \quad (3)$$

As a basic building block to construct any combinational circuit, the multiple-valued T-gate is useful because of its universality [9, 10]. The multiple-valued T-gate which is a multiplexor function is defined by

$$T(p_0, p_1, \dots, p_{r-1}; x) = p_i \text{ if } x = i \quad (4)$$

where p_i ($i = 0, \dots, r-1$) $\in L$ and $x \in L$. Any 2-variable functions can be expressed in the following canonical form:

$$\begin{aligned} f(x_1, x_2) &= T(f(x_1, 0), \dots, f(x_1, r-1); x_2) \\ &= T(T(f(0, 0), \dots, f(r-1, 0); x_1), \\ &\quad T(f(0, 1), \dots, f(r-1, 1); x_1), \\ &\quad \dots, T(f(0, r-1), \dots, f(r-1, r-1); x_1); x_2). \end{aligned} \quad (5)$$

Various near-neighbor instructions can be performed by the multiple-valued logic circuit $f(x_1, x_2)$ as well as two-term operations.

The different types of instructions are selected by the switches S1 and S2. The switch S2 selects either a multiple-valued or a near-neighbor instruction, and the switch S1 selects either a simple near-neighbor or a recursive near-neighbor instruction. The control vector η enables the propagation signal to be transformed according to the mapping. That is, $h(x)$ can realize any single-term operation.

III. IMAGE PROCESSING ALGORITHM

(1) Multiple-valued logical operation

In the r -valued logic system, the number of single-term operators and two-term operators are given by r^r and r^{r^2} , respectively. This logical power and richness enables the subprocessor to execute various types of image processing. The structure of the subprocessor to realize the multiple-valued logical operation is shown in Fig. 3. As an example, let us consider the difference of two input images. The logical

difference called "MEXOR" is given by [6]

$$f(x_1, x_2) \equiv |x_1 - x_2| = T(x_2, T(1, 0, 1, 2; x_2), T(2, 1, 0, 1; x_2), T(3, 2, 1, 0; x_2); x_1). \quad (6)$$

Each element of the set $L = \{0, 1, 2, 3\}$ corresponds to a symbol of Table I. For the input images of A and B, applying Eq. (6) the resultant image can be obtained as shown in Fig. 4.

(2) Simple near-neighbor instruction

Simple near-neighbor instructions use the interconnections between the subprocessors, and their structure for each subprocessor is shown in Fig. 5. The near-neighbor function is specified by

$$P \leftarrow \text{NN}(\langle \text{list} \rangle) \text{ of } h(X) \text{ Edge} \langle \text{value} \rangle \quad (7)$$

where X is the name of the multiple-valued array being operated on, and the notation $\langle \text{list} \rangle \subset \{1, 2, 3, 4, 5, 6, 7, 8\}$ is a vector indicating which of the near neighbors are to be involved. The notation $\langle \text{value} \rangle \in L$ indicates the value of near-neighbor inputs to the subprocessor at the edge of the array. If the edge is not specified, all edge elements are set to 0. Once the variable P has been evaluated, it is then combined with the other variable by two-input logic function to form the resultant multiple-valued array R . The complete notation for this instruction is

$$R \leftarrow f(A, P) \text{ where } P \leftarrow \text{NN}(\langle \text{list} \rangle) \text{ of } h(A) \text{ Edge} \langle \text{value} \rangle \quad (8)$$

Table I Symbol of each pixel in the 4-valued logic system

0	1	2	3
	.	+	○

N_1	N_2	N_3
N_8	N_0	N_4
N_7	N_6	N_5

Fig. 2 Near-neighbor labeling





Fig. 3 Structure of the multiple-valued operations (2-term operations)



(a) Input image A

(b) Input image B

(c) Difference

Fig. 4 Difference operation

where f is any r -valued function of its arguments.

The simple near-neighbor instructions are generalized by the template matching. The transition function should be defined by a list of only those neighborhoods that actually will produce a change of the state in the center module together with the new state where the transition will be made [4]. The following notation will be used for the transition δ :

$$\delta: \begin{matrix} v_1^1 & v_2^1 & v_3^1 \\ v_8^1 & v_0^1 & v_4^1 \\ v_7^1 & v_6^1 & v_5^1 \end{matrix} \rightarrow v_1^1, \dots, \begin{matrix} v_1^k & v_2^k & v_3^k \\ v_8^k & v_0^k & v_4^k \\ v_7^k & v_6^k & v_5^k \end{matrix} \rightarrow v_1^k \quad (9)$$

It is interpreted in the following way. If for any $u, 1 \leq u \leq k, A(i, j) = v_0^u, A(i-1, j-1) = v_1^u, \dots, \text{ and } A(i-1, j) = v_8^u, \text{ then the result } R(i, j) = v_1^u \text{ or else } R(i, j) = A(i, j). \text{ As one of the templates in Eq. (9), consider the template given by}$

$$\begin{matrix} p_1 & p_2 & p_3 \\ p_8 & p_0 & p_4 \\ p_7 & p_6 & p_5 \end{matrix} \rightarrow P \quad (10)$$

If the near-neighbor input variables are defined as shown in Fig. 6, the product term corresponding to Eq. (10) becomes

$$v = x_0^{p_0} \cdot x_1^{p_1} \cdot x_2^{p_2} \cdot x_3^{p_3} \cdot x_4^{p_4} \cdot x_5^{p_5} \cdot x_6^{p_6} \cdot x_7^{p_7} \cdot x_8^{p_8} \quad (11)$$

where \cdot denotes AND, and where $x_i^{p_i}$ is a literal defined by

$$x_i^{p_i} = \begin{cases} r-1 & \text{if } x_i = p_i \\ 0 & \text{otherwise.} \end{cases} \quad (12)$$

The complement of Eq. (11) is equivalent to

$$K = \bar{v} = \bar{x}_0^{p_0} + \bar{x}_1^{p_1} + \bar{x}_2^{p_2} + \bar{x}_3^{p_3} + \bar{x}_4^{p_4} + \bar{x}_5^{p_5} + \bar{x}_6^{p_6} + \bar{x}_7^{p_7} + \bar{x}_8^{p_8} \quad (13)$$




Fig. 5 Structure of the simple near-neighbor instructions

where \bar{x} means the complement of x such that $\bar{x} = r-1-x$. The sum terms in multiple-valued logic are used for the execution of the template matching at each step because the near-neighbor function P is the logical sum of the near neighborhoods. Let the set of all the near neighborhoods such that $p_i = c$ be $\{I_c\}$ for $c \in L$. With respect to the near neighborhoods $\{I_c\}$, the template matching for the input A can be performed as

$$R(\text{Initial}) = 0 \quad (14)$$

$$R \leftarrow \text{OR}(P, R) \text{ where } P \leftarrow \text{NN}(\langle I_c \rangle) \text{ of } \bar{A}^c. \quad (15)$$

If the result remains 0, after the iteration of the operation in Eq. (15) from $c = 0$ to $c = r-1$, then all the near neighborhoods are matched with the template. Therefore, the result of the template matching is obtained by

$$R \leftarrow f(R, A) \quad (16)$$

where $f(0, p_0) = p$, otherwise $f(R, A) = A$.

(3) Recursive near-neighbor instruction

The recursive near-neighbor instruction can be implemented by the subprocessor structure shown in Fig. 7. The general notation for the recursive near-neighbor instruction is given by

$R(\text{Initial});$ given

Repeat $R \leftarrow f(A, P)$
where $P \leftarrow$
 $\text{NN}(\langle \text{list} \rangle)$ of
 $h(R)$ Edge<value>. (17)

This instruction is also represented by the state transition of R using templates as follows:




Fig. 6 Near-neighbor inputs




Fig. 7 Structure of the recursive near-neighbor instructions

$$\begin{array}{ccc}
 R(\text{Present state}) & A(\text{Input}) & R(\text{Next state}) \\
 \begin{array}{|c|c|c|} \hline r_1 & r_2 & r_3 \\ \hline r_8 & r_0 & r_4 \\ \hline r_7 & r_6 & r_5 \\ \hline \end{array} & a_0 \longrightarrow & r'_0 \quad (18)
 \end{array}$$

where a_0 and r'_0 are the center pixels in the arrays A and R, respectively. The recursive instruction is effectively repeated until R reaches a constant value.

The sufficient conditions for the convergence of the array R within the finite repetition are classified into the following two cases:

- (a) Fig. 8 shows the discrete Markov graph in the transition of each pixel. Let the initial state of the array R be in the state S_r in Fig. 8. The new-state transition occurs by use of templates in the state S_t , while no state transition occurs in the state S_c . If there is no closed loop in the state S_t , the result R remains in either of the states S_r and S_c .
- (b) The propagation of the signal is unidirectional. Namely, the array R is determined in order according to the specified direction.

As an example, let us consider the extraction of the connected components where the order of the chain is 1-2-3. The templates for the state transition are given below, where d denotes don't care.





Fig. 8 State transition in the recursive near-neighbor instructions

The algorithm can be written by

```


R(Initial); given
Repeat R ← T(T(R, R, 2, R ; A), d, d, R ; P)
  where P ← NN(all 8) of T(3, 0, 3, 3 ; R)
R ← T(T(R, R, R, 3 ; A), d, d, R ; P)
  where P ← NN(all 8) of T(3, 3, 0, 3 ; R)
R ← T(T(R, 1, R, R ; A), d, d, R ; P)
  where P ← NN(all 8) of T(3, 3, 3, 0 ; R).
  (19)

```


Fig. 9 shows the input image and the result based on these templates. After the state transition corresponding to the templates occurs, the center pixel remains unchanged. In other words, the state transition occurs once in the given templates. Therefore, the condition (a) is satisfied, and the result R is in the stable state after the finite repetition of the algorithm.

IV. SIMPLIFICATION OF THE IMAGE PROCESSING ALGORITHM


With the near-neighbor instructions, the number of templates required for the state transition often becomes large as shown in the previous example. In this case, the compression of the templates can be done using a minimization technique from multiple-valued logic [11, 12].



(a) Input image



(b) Initial state



(c) Final state

Fig. 9 Extraction of the connected components

Let the sum-of-products terms concerning templates be R_0, R_1, \dots, R_{r-2} and R_{r-1} , where R_i is the sum-of-products term which causes the state transition to $i \in L$. The other terms which are not contained in the given templates can be written as

$$\overline{R_0} \cdot \overline{R_1} \cdot \dots \cdot \overline{R_{r-1}} = \bigwedge_{i=0}^{r-1} \overline{R_i} \quad (20)$$

The state transition in the center module does not occur, if the term of Eq. (20) takes the value $r-1$. Therefore, the state transition function $f(a_0, x_0, x_1, \dots, x_8)$ is given by

$$f(a_0, x_0, \dots, x_8) = \bigvee_{i=1}^{r-1} i \cdot R_i + x_0 \cdot \bigwedge_{i=0}^{r-1} \overline{R_i} \quad (21)$$

In the operation in the MVAP, each sum-of-products term R_i is sequentially calculated, so that the minimum form of each R_i ($i = 0, \dots, r-1$) is required

for minimum execution time. From the above discussions, the procedure for obtaining the simplified image processing algorithm can be summarized as follows:



- (Step 1) Find all the templates whose neighborhoods will produce a change of the state in the center pixel.
- (Step 2) In order to get the minimum sum-of-products form in the function $g = \bigvee_{i=1}^{r-1} i \cdot R_i$, express the product term concerning each template using a cubical representation [12].
- (Step 3) Obtain the minimum sum-of-products form in the function g from the cubes using the minimization technique [12].
- (Step 4) Obtain the minimum sum-of-products form in the function R_0 . In the ordinary minimization, this term is not necessary. However, the term R_0 is used as the

the calculation of the function $x_0 \cdot \bigwedge_{i=0}^{r-1} \overline{R_i}$. A similar minimization technique can be applied to the term R_0 .

Let the state transition function thus obtained be

$$f = \bigvee_{i=1}^{r-1} i \cdot S_i + x_0 \cdot \bigwedge_{i=0}^{r-1} \overline{S_i} \quad (22)$$

[Example] Consider a template matching whose state transition is given as follows:



In this example, let all the patterns except these templates have a transition to 0. Therefore, the sum-of-products term of Eq. (21) is given by

$f = \bigvee_{i=1}^3 i \cdot R_i$. With respect to the terms R_3 and R_2 , the following cubical representation can be obtained from the templates:

$$R_3 = (0100)(0001)(0100)(0100)(0010)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0100)(0100)(0010)(0100)(0010)(0001)(0100) \\ (0100)(0001)(0100)(0001)(0010)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0100)(0001)(0010)(0100)(0010)(0001)(0100) \\ (0100)(0001)(0010)(0100)(0010)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0010)(0100)(0010)(0100)(0010)(0001)(0100) \\ (0100)(0001)(0010)(0001)(0010)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0010)(0001)(0010)(0100)(0010)(0001)(0100)$$

$$R_2 = (0100)(0001)(0100)(0100)(0001)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0100)(0100)(0010)(0100)(0010)(0100)(0001) \\ (0100)(0001)(0100)(0100)(0001)(0100)(0010)(0100)(0001) \\ (0100)(0001)(0100)(0010)(0010)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0100)(0010)(0001)(0100)(0010)(0100)(0100) \\ (0100)(0001)(0100)(0010)(0010)(0100)(0010)(0100)(0001) \\ (0100)(0001)(0100)(0010)(0001)(0100)(0010)(0100)(0001)$$

Using the minimization technique [12], we can obtain the following simplified terms:

$$S_3 = (0100)(0001)(0110)(0101)(0010)(0100)(0010)(0101)(0100) \\ S_2 = (0100)(0001)(0100)(0110)(0011)(0100)(0010)(0101)(0101)$$

The image processing algorithm becomes as

- $R_3 \leftarrow P$ where $P \leftarrow NN(5,8)$ of $T(3,0,3,3;A)$
- $R_3 \leftarrow OR(R_3,P)$ where $P \leftarrow NN(4,6)$ of $T(3,3,0,3;A)$
- $R_3 \leftarrow OR(R_3,P)$ where $P \leftarrow NN(1)$ of $T(3,3,3,0;A)$
- $R_3 \leftarrow OR(R_3,P)$ where $P \leftarrow NN(2)$ of $T(3,0,0,3;A)$
- $R_3 \leftarrow OR(R_3,P)$ where $P \leftarrow NN(3,7)$ of $T(3,0,3,0;A)$

$R3 \leftarrow T(0, T(3, d, d, 0; R3), 0, 0; A)$
 $R2 \leftarrow P$ where $P \leftarrow NN(2, 5, 7)$ of $T(3, 0, 3, 3; A)$
 $R2 \leftarrow OR(R2, P)$ where $P \leftarrow NN(6)$ of $T(3, 3, 0, 3; A)$
 $R2 \leftarrow OR(R2, P)$ where $P \leftarrow NN(1)$ of $T(3, 3, 3, 0; A)$
 $R2 \leftarrow OR(R2, P)$ where $P \leftarrow NN(3)$ of $T(3, 0, 0, 3; A)$
 $R2 \leftarrow OR(R2, P)$ where $P \leftarrow NN(4)$ of $T(3, 3, 0, 0; A)$
 $R2 \leftarrow OR(R2, P)$ where $P \leftarrow NN(8)$ of $T(3, 0, 3, 0; A)$
 $R \leftarrow T(0, T(2, d, d, A; R2), 0, 0; A)$
 $R \leftarrow OR(R3, R2)$

It can be seen that the execution steps can be greatly reduced by the simplification. Fig. 10 shows the example of this image processing.

V. CONCLUSION


In this paper, the image processing algorithms for the MVAP have been presented. The simplification of the image processing algorithms is discussed using the minimization technique of sum-of-product forms in the multiple-valued logic. By the method developed, various image processings can be performed in a short time. The simplification is closely related to the compression of templates, so that the concept can be applied to feature extraction in pattern recognition.

As a future problem, we need to consider the implementation of MVAP using multiple-valued elements. One of the most important problems in the implementation is the use of low-cost multiple-valued memory. At the present time, CCD


with level refreshers is the most promising technology for use in multiple-valued memory.

REFERENCES

- [1] A. Rosenfield, *Picture Processing by Computer*, Academic Press, New York, 1969.
- [2] A. Rosenfield and A. C. Kak, *Digital Picture Processing*, Academic Press, New York, 1976.
- [3] S. H. Unger, "A Computer Oriented toward Spatial Problems," *Proc. IRE*, pp. 1744-1750, Oct. 1958.
- [4] B. Kruse, "A Parallel Picture Processing Machine," *IEEE Trans. Comput.*, C-22, pp. 1075-1087, Dec. 1973.
- [5] A. P. Reeves, "A Systematically Designed Binary Array Processor," *IEEE Trans. Comput.*, C-29, pp. 278-287, April 1980.
- [6] D. C. Rine, "Picture Processing Using Multiple-Valued Logic," *Proc. Eleventh International Symposium on MVL*, pp. 73-78, May 1981.
- [7] D. C. Rine, "Associative and Multi-Valued Logic for Possible Improvements in Some X-Ray Image Processing," *Proc. Fifth International Symposium on MVL*, pp. 146-161, May 1975.
- [8] M. Kameyama and T. Higuchi, "A New Digital Image Processor Using Multiple-Valued Logic," *Proc. Twelfth International Symposium on MVL*, pp. 8-16, May 1982.
- [9] T. Higuchi and M. Kameyama, "Ternary Logic System Based on T-Gate," *Proc. Fifth International Symposium on MVL*, pp. 290-304, May 1975.
- [10] M. Kameyama and T. Higuchi, "Synthesis of Optimal T-Gate Networks in Multiple-Valued Logic," *Proc. Ninth International Symposium on MVL*, May 1979.
- [11] C. M. Allen and D. D. Givone, "A Minimization Technique for Multiple-Valued Logic System," *IEEE Trans. Comput.*, C-17, pp. 182-184, 1968.
- [12] Y. H. Su and P. T. Cheung, "Computer Minimization of Multi-Valued Switching Functions," *IEEE Trans. Comput.*, C-21, pp. 995-1003, Sept. 1972.



(a) Input image



(b) Pattern matching

Fig. 10 Example of simple near-neighbor instructions

TERNARY TRANSMISSION IN LOCAL AREA NETWORKS

S. G. Zaky and Z. G. Vranesic

Department of Electrical Engineering
University of TorontoABSTRACT

This paper proposes a number of ternary codes for the transmission of binary data in local area networks. The proposed codes are suitable for asynchronous transmission. It is very easy for the receiver to recover the transmission clock, without the need for phase-locked loops and related hardware. Provision is also made for unique representation for message delimiters, or flags. The main advantage of the proposed approach is the simplification of the transmitter and the receiver hardware.

no IC's of this type have been developed commercially.

A more plausible application in the near future may be to exploit the reduced interconnection complexity at a subsystem level, particularly for interconnecting subsystem units. This may be considered with systems that involve relatively long interconnection links, as in the case of local area networks. Here, binary subsystem units, namely the receiver/transmitter stations, might be advantageously interconnected through multivalued channels. This is a possibility that we think should be investigated.

1. INTRODUCTION

Multivalued logic has been the subject of considerable research activity during the past two decades. Many techniques for design of multivalued switching functions have been proposed, and a number of potentially useful electronic circuits for their implementation have been developed. Less successful have been attempts to apply multivalued schemes in engineering practice. There are several reasons for this, perhaps the main one being the fact that binary technology is well understood and readily available. A multivalued alternative is likely to be tried only if it offers some clear advantage over the binary case.

The evolution of multivalued logic techniques has not reached a point where large systems may be built using multivalued logic exclusively. However, there are interesting possibilities where multivalued approaches can be used to advantage within what are essentially binary systems. This paper pursues one such possibility, namely the use of ternary signalling in a ring-structured local area network.

It has been advocated for some time that multivalued logic provides natural means for reducing interconnection complexity [1,2]. The most obvious application would involve using binary integrated circuits with multivalued signals on the input and output pins of the IC packages. Each IC would have to include the necessary decoder and encoder circuits to translate the incoming multivalued signals to binary and the outgoing signals back to multivalued. All of the processing within the chips would involve standard binary circuits. While this approach may be attractive and generally applicable,

Section 2 of this paper discusses the relevant aspects of local area networks, focussing on the ring structure. The next section deals with the possible ways of encoding the transmitted data. Section 4 considers the transmission issues, and presents a practical scheme for implementing ternary transmission. Finally, the results obtained from prototype circuits are described.

2. RING STRUCTURED LOCAL AREA NETWORKS

A local area network (LAN) provides communication links between digital equipment spread over a geographical area that may span distances of up to a few kilometers, but more typically up to a few hundred meters. A large building wired for this purpose is a good example of the size that a LAN may be expected to have. Three types of LANs are of practical significance: bus, ring and star structured networks.

Bus LANs have gained an early acceptance, mainly due to the commercial availability and popularity of Ethernet [3]. They are highly suitable for traffic dominated by large file transfers, but not very appropriate for character based traffic. Ring LANs offer an alternative that allows smooth handling of both file and character based traffic. Their critics claim that this advantage is offset by the necessity for a more rigid physical configuration and difficulties in maintaining partial operation of the network when some parts of it fail. Star LANs make use of the well understood telephone technology, which is their chief advantage. On the other hand they require the most extensive wiring plant. An illuminating discussion of the relative merits of the three types of LANs can be found in reference [4].

Our objective is to scrutinize the problems related to the transmission techniques used in LANs. In particular, we are interested in using multivalued logic to simplify the transmission protocol, and hence the receiver design. Multivalued implementations are attractive in point-to-point wiring, which is the case in ring and star LANs. Our preference is for ring LANs, hence this is the structure that we have concentrated on.

A number of ring LANs have been constructed [5-8], but they have not yet proliferated in practice on the scale of bus LANs. However, the employment of LANs is still a recent phenomenon. A true assessment of the popularity of any given structure will only be possible in a few years time, when experiences with numerous LANs are accumulated. It is interesting to note that the foremost computer manufacturer, the IBM Company, recently announced the choice of the ring as the structure for its LAN [9].

Transmission related considerations in the design of ring LANs include the following:

- speed,
- transmission medium,
- synchronization,
- transmission code,
- complexity of the transmitter and the receiver,
- supply of power, and
- fault tolerance.

A typical ring LAN is depicted in Figure 1. Each device is connected to the ring by means of a station, which contains the required transmitter and receiver circuits, as well as an appropriate interface to the device. The transmission medium depends upon the speed requirements. In very high speed applications, in the range of 50-100 MHz, the medium may be coaxial cable or optical fibres. In the range of 1-10 MHz, it is possible to use ordinary twisted-pair wire. Thus, the cost of cabling is largely dependent upon the cost of labor involved in its installation.

Most ring LANs are likely to operate in environments where high speed of transmission is not a primary requirement. In fact, baseband transmission under 10 MHz is quite adequate. Thus, utilization of the available bandwidth need not be an overriding concern. The important issues are the cost and reliability of operation.

The cost of a LAN is a major factor. It has greatly influenced the design of two of the above mentioned LANs [5,8]. The ultimate goal is to have simple enough stations so that they can be implemented as single IC chips. Thus, the complexity of the transmitting and receiving circuits must be kept to a minimum.

The transmission code is of utmost importance. Data is transferred in packets, delimited by flags. The code used must allow for easy designation of the transmitted data, flags and any control information that may be required. It is particularly useful if flags can be asserted as unique code patterns. This simplifies message synchronization and recovery from failure. Such an arrangement is difficult to achieve with presently available

binary schemes. For example, the extensively used Manchester code defines uniquely only two symbols, 0 and 1. Unique flags can be represented only as violations of the code.

Another requirement may be that the transmission code be electrically balanced. This is necessary in transformer coupled systems.

Clock recovery is a key consideration. Correct interpretation of the received signal depends upon the ability to extract the clock information from the transmitted data. Present systems inevitably employ a phase locked loop in each station for this purpose. Phase locked loops provide a reliable means for clock recovery during normal operation of a LAN. However, synchronization is lost if transmission on the LAN stops, either because of temporary failures or at times when stations are inserted or removed from the LAN. In order to provide for fast resynchronization, the phase locked loop is augmented with additional circuitry. An interesting discussion of the related problems and possible solutions is found in Muller et al [10]. Our objective is to study transmission codes which allow simpler recovery of the clock in order to reduce the complexity of the receiving circuits in a station.

3. TRANSMISSION CODE

The discussion in the previous section suggested that the transmission code used in a LAN should have two important characteristics. First, it should provide a simple mechanism for transmission clock recovery. Secondly, it should allow easy separation of data and control information by having unique and easily recognizable codes for one or more flags. This means that the transmission code should be capable of representing at least three values. For example, values 0 and 1 may represent the transmitted information, while the third value serves as a flag F. High utilization of the available bandwidth, while important, should not be achieved at the expense of increased complexity of the transmission hardware.

Consider a transmission scheme which allows S distinct symbols, one of which is transmitted during each clock period. The maximum information carrying capacity of such a link is represented by the case where one of S different values, or digits, is transmitted in each clock period. Such is the case for binary NRZ codes [11]. We will use this as a basis for evaluating code overhead for different transmission codes. Thus, if a particular code allows one of V digits, where $V \leq S$, to be transmitted every period, the overhead will be taken as $(S-V)/S$.

We will examine transmission codes in which a transition is always present at the boundary between any two successive symbols and nowhere else. This makes it easy for the receiver to recover timing information. Such codes lend themselves to completely asynchronous transmission, where the duration of each transmitted symbol is independent of the duration of earlier symbols. Furthermore, the receiver can clock in each symbol without

having precise knowledge about the transmission clock period.

Asynchronous codes for binary transmission were studied by M'Rabet et al [12]. The code proposed by M'Rabet involves more than one transition per symbol, which is a necessity in the binary case. As will be shown below, a much simpler receiver can be realized if multiple-valued transmission is used.

In the proposed ternary code, no two successive symbols can be identical. For a given symbol in period $i-1$, only one of the remaining $S-1$ symbols can be transmitted during period i . As a result, the minimum code overhead is $1/S$. This implies that high utilization of the bandwidth can be achieved only with a large value for S .

Consider a ternary, 4-wire transmission system. Since 2 signals are transmitted, each having 3 possible values, a total of 9 code symbols exist. In view of the self-clocking constraint, only 8 symbols are available for transmission. Thus, it is possible to transmit the equivalent of 3 bits of data in one clock period. However, this would not leave code space for a unique flag. A more interesting alternative is to provide for transmission of either 2 bits of data or one of 4 flags in a given clock period. This may be achieved with the code shown in Figure 2. Note that each digit is uniquely defined in terms of the current symbol i and the symbol $i-1$ transmitted in the previous clock period.

A similar code may be derived for binary transmission on a 4-wire facility. In this case, 4 transmission symbols are available, which means that only the 3 values 0, 1 and F can be encoded. Such a code is given in Figure 3. A code of this type, but without a provision for a unique flag is used in the Cambridge Ring [5].

Finally we should note that a ternary, 4-wire scheme allows other possibilities. In any 4-wire system consisting of 2-wire pairs, there is a potential difficulty caused by signal skew, i.e. by differences in the propagation delay along the two separate transmission paths. The effect of skew can be eliminated if the code is designed such that a signal transition must occur on each of the two pairs for each symbol transmitted. The receiver then simply waits for both transitions to arrive, before recognizing a new symbol. Obviously, this approach reduces the number of digits that can be transmitted. An example of such a code is given in Figure 4.

In the following section, we will show that a simple receiver design can be used for any of the codes of Figures 2, 3 and 4. It performs both the decoder and clock recovery functions.

4. CLOCK RECOVERY

The codes presented in section 3 guarantee the presence of one transition between any two transmitted symbols. Thus, the transmission clock may be recovered by a transition sensitive device, or a differentiator.

A simple circuit which uses this approach is given in Figure 5. Two ternary receivers generate 4 binary signals Y_{1-4} . These signals are connected to a 4-bit input latch as well as to 4 address lines of 256 x 4 bit read only memory. The outputs of the latch are connected to the other 4 address lines. The least significant bit in the ROM is programmed so that it contains a 0 whenever the low and high order nibbles of the address are identical, and it contains a 1 elsewhere. Starting with a random state in which the received information is different from that stored in the latch, the clock output of the ROM will be in the 1 state. Thus, the received data will be loaded into the latch, making the high and low order nibbles of the address identical. As a result, the clock output becomes 0. This sequence of events will be repeated whenever a new transmission symbol is received [13].

The block labelled Δ represents an integrating delay, intended to filter out any multiple pulses which may appear at the ROM output during address decoding. Also, it compensates for the effect of skew between the two ternary signals.

One of the 4-wire codes presented in the previous section, namely that of Figure 4, is characterized by the presence of a transition in each of the two ternary signals between any two successive symbols. The receiver realization should take advantage of this feature to compensate for transmission skew. In the scheme of Figure 5 this can be easily implemented by suitable choice of the bit pattern stored in the ROM. A 1 should be stored in those ROM locations whose addresses are consistent with this constraint of the code.

Only one bit of each word in the ROM is used for clock recovery. The remaining 3 bits can be used for storing the decoding table for the transmission code. The receiver arrangement shown allows this code to be based on both the current and previous transmission symbols. Hence, any of the codes discussed in the previous section can be supported.

5. TRANSMISSION

A few schemes have been proposed for ternary baseband transmission. A simple scheme is to introduce an intermediate voltage level to standard TTL level [14]. This approach is suitable only for very short distances, such as encountered in computer backplane interconnections. Another 3-valued scheme [15] has been suggested for transmission over distances of up to 1.5 km. However, the complexity of the receiver required makes it unsuitable for use in a LAN environment. As pointed out earlier, simplicity and low cost are the key requirements in the design of LAN hardware.

We are presently testing a differential transmission scheme, illustrated in Figure 6. It is based on the use of standard binary drivers and receivers. The differential signal, $Z_1 - Z_2$, obtained from two single-ended line drivers is transmitted over a twisted pair. Thus, the

transmitted signal can be regarded as having three states 0, 1 and 2, which correspond to $X_1 X_2 = 01, 00$ and 10 , respectively.

A ternary differential receiver is implemented in the form of two optical isolators connected in opposite directions, as shown in the figure. It can be easily verified that, in the absence of transmission errors, the two outputs Y_1 and Y_2 are equal to X_1 and X_2 , respectively.

The system shown in Figure 6 has been implemented using DS8831 TTL line drivers and GN137 optical couplers. It has been tested with a transmission line consisting of 1000 feet of ordinary telephone cable at a baud rate of 5 MHz. The differential signal at the input of the receiver is shown in Figure 7.

Because of the finite bandwidth of the transmission channel, different level transitions will result in different delays. This is illustrated in Figure 8. The delay introduced for a given transition is a function of the ratio of the threshold voltage V_t to the maximum voltage V .

Assuming exponential behaviour with a time constant τ , the four delays defined in the figure may be estimated as follows

$$\begin{aligned} b_{21} &= \tau \ln(V/V_t), \\ b_{10} &= \tau \ln(V/(V - V_t)), \\ b'_{02} &= \tau \ln(2V/(V + V_t)), \text{ and} \\ b_{02} &= \tau \ln(2V/(V - V_t)). \end{aligned}$$

For example, if $V_t = 0.5V$, we obtain

$$\begin{aligned} b_{21} &= b_{10} = 0.69 \tau, \\ b'_{02} &= 0.29 \tau, \text{ and } b_{02} = 1.39 \tau. \end{aligned}$$

The extent of the variations in the transmission delay on the 5 MHz experimental link tested by the authors is illustrated in Figure 9. This waveform is in fact a composite obtained by superimposing the 4 receiver outputs Y_1 to Y_4 while random data was being transmitted. The width of the transition region is about 100 ns.

Variations in delay have two effects. These are:

- 1) the introduction of signal skew within the receiver, and
- 2) the introduction of jitter.

Signal skew is perhaps the most serious problem for which allowance must be made in the receiver circuit. Because of the presence of skew, a clock pulse may be generated by the clock recovery circuit before all data outputs have settled. The delay Δ in Figure 5 is intended for this purpose. If system parameters are chosen such that V_t/V is in the range 0.25 to 0.5, the channel delay for all possible transitions will be in the range 0.29τ to 1.39τ . Hence, the deskewing delay Δ should be set to 1.5τ as a minimum.

Because of the completely asynchronous nature of the receiver, jitter has no effect, provided

that the duration of each symbol is long enough to be recognized. When a number of links are operated in tandem, as in a ring network, a problem can arise. Jitter causes the duration of successive symbols to be unequal, and the effect can be cumulative over several links. Therefore, it is important to ensure that the duration of any symbol does not drop below some minimum value. This may be accomplished by delaying the response of the receiver to a transition if this transition occurs before the required minimum duration for a symbol. The delay block labelled Δ in Figure 5 can be easily designed to implement this feature. The circuit used by the authors is given in Figure 10.

6. CONCLUDING REMARKS

This paper has investigated the possibility of using a ternary scheme for asynchronous transmission of binary data. Several possible codes have been suggested. These codes are intended to provide self-clocking and lead to simple transmitter/receiver circuits. They also provide one or more unique representations for flags.

We are presently testing prototype circuits for implementation of the proposed scheme. The basic transmission and clock recovery circuits have been tested successfully. The experimental results indicated that the designed circuits provide reliable operation up to a baud rate of 5 MHz.

7. REFERENCES

- [1] E.J. McCluskey, "A Discussion of Multiple-valued Logic Circuits," Proc. 12th ISMVL, Paris, France, May 1982, pp. 200-205.
- [2] Z.G. Vranesic, "Applications and Scope of Multiple-valued LSI Technology," Proc. COMPCON Spring 81, San Francisco, Feb. 1981, pp. 213-216.
- [3] "The Ethernet," Version 1.0, Digital Equipment Corp., Intel Corp., and Xerox Corp., Sept. 1980.
- [4] J.H. Saltzer, D.D. Clark and K.T. Pograd, "Why a Ring?," Proc. Seventh Data Comm. Symp., Mexico City, Oct. 1981, pp. 211-217.
- [5] M.V. Wilkes and D.J. Wheeler, "The Cambridge Digital Communication Ring," Proc. Local Area Comm. Network Symp., May 1979, pp. 47-61.
- [6] J.H. Saltzer and K. Pograd, "A Star-Shaped Ring Network with High Maintainability," Proc. Local Area Comm. Network Symp., Mitre Corp., May 1979, pp. 179-190.
- [7] E.R. Hafner, Z. Nenadal and M. Tschanz, "A Digital Loop Communication System," IEEE Trans. on Comm., Vol. 22, June 1974, pp. 877-881.
- [8] Z.G. Vranesic, V.C. Hamacher, W.M. Loucks and S.G. Zaky, "TORNET: A Local Area Network," Proc. Seventh Data Communications Symp., Mexico City, Oct. 1981, pp. 180-187.
- [9] D.W. Andrews and G.D. Schultz, "A Token-Ring Architecture for Local Area Networks:

An Update, "Proc. COMPCON 82, Sept. 1982, pp. 615-624.

- [10] H.R. Müller, H. Keller and H. Meyr, "Transmission in a Synchronous Token Ring," IBM Research Report No. RZ1122, Zürich, Dec. 1981.
- [11] R.H. Severt, "Encoding Schemes Support High Density Digital Data Recording," Computer Design, Vol. 19, No. 5, May 1980, pp. 181-190.
- [12] N. M'Rabet, G. Noguez and D. Trecourt, "Reseaux Locaux a Tres Haut Debit: L'Equivalent du Code de Transmission Asynchrone 'Start-Stop'," Proc. Euromicro, 1981.

- [13] Z.G. Vranesic and S.G. Zaky, "Multivalued Logic in Local Digital Interconnection System," Proc. COMPCON 82, Sept. 1982, pp. 127-134.
- [14] D. Etiemble, "Multivalued Integrated Circuits for Microcomputer Systems," Proc. COMPCON 82, Sept. 1982, pp. 135-144.
- [15] C.W. Ross, "Reducing System Interconnections with Multivalued Logic," Electronics, Sept. 1977, pp. 122-124.

Symbol i-1	Symbol i							
	Transmitted Digit							
	00	01	10	11	F1	F2	F3	F4
00	01	02	22	21	11	12	10	20
01	02	10	00	22	12	20	11	21
02	10	11	01	00	20	21	12	22
10	11	12	02	01	21	22	20	00
11	12	20	10	02	22	00	21	01
12	20	21	11	10	00	01	22	02
20	21	22	12	11	01	02	00	10
21	22	00	20	12	02	10	01	11
22	00	01	21	20	10	11	02	12

Figure 2. An 8-valued code for ternary, 4-wire transmission.




Figure 1. A ring-structured local area network.

Symbol i-1	Symbol i		
	Transmitted Digit		
	0	1	F
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Figure 3. A 3-valued code for binary, 4-wire transmission.

Symbol i-1	Symbol i			
	Transmitted Digit			
	0	1	F1	F2
00	11	12	21	22
01	12	10	22	20
02	10	11	20	21
10	22	21	02	01
11	20	22	00	02
12	21	20	01	00
20	01	02	11	12
21	02	00	12	10
22	00	01	10	11

Figure 4. A 4-valued code for ternary, 4-wire transmission.




Figure 5. Receiver implementation.




Figure 6. Differential ternary transmission using single-ended drivers and optical isolators.




Figure 7. Waveform at the input of the receiver




Figure 8. Delay for different transitions.





Figure 9. Signal skew.




Figure 10. Circuit for duty cycle restoration.

AD P 0 1 2 3 6 1

SOME DEVICE COUNT COMPARISONS FOR REDUCED CONTROL STORES USING
MULTIPLE-VALUED MOS CIRCUITS

Charles B. Silio, Jr. and James H. Pugsley

Electrical Engineering Department
University of Maryland, College Park, MD 20742

ABSTRACT

The design of decoders for multiple-valued MOS read-only memories (ROMs) used for reducing chip area in microprogrammed digital processors is considered. Using the threshold detection circuitry implemented by Intel Corporation, we present designs for one-out-of-four, one-out-of-sixteen, and one-out-of-thirty-two decoders for use with optimal radix four encodings of the microoperations in control stores, thus providing single layer decoding of the microoperations at the ROM outputs. We also include discussion of a design for a one-out-of-eight decoder for octal ROM cells. We use a newly obtained radix four optimal grouping of microoperations for the 256 word, 75 microoperation control store example derived from the control store of a Digital Equipment Corporation PDP-11/40 central processing unit to illustrate device counts obtainable, and we compare these counts to the two layer decoding scheme obtained by using a k-bits per cell encoding with 2^k -to-binary code translation.

I. Introduction

Requirements for increased functionality and speed for single-chip integrated circuit (IC) microprocessors, coupled with those for ever wider data buses for on-chip information flow, lead to increasing IC chip areas with corresponding impact on yield. Multiple-valued circuits used in conjunction with existing binary circuit components provide a way for realizing increased functionality without suffering corresponding decreases in IC yield under both present and future processing technologies. Even if problems associated with reducing feature sizes, such as those associated with the scaling of metal lines [1], are successfully solved, problems of increased functionality versus available chip real estate and yield will remain. Greater functionality and orderly processor implementation techniques will continue the present trend requiring placement of ever larger control stores or read-only memory arrays on single-chip microprogrammed processors. Because not all control points in a microprogrammed processor can be meaningfully activated at the same time, various forms of encoded field control are used to encode subsets of microoperations into fields in order to reduce the width of ROM words at the expense of introducing additional circuitry with corresponding delays to decode the encoded fields. Two forms of encoded field control are of interest here. First are optimal and suboptimal directly (or minimally) encoded formats that employ a

single layer of ROM output decoding; and second are the k-bits per cell formats that use r-valued ROM cells with $r=2^k$ and that employ 2^k -to-binary code translators as a second layer of ROM output decoding inserted between the ROM outputs and the binary decoders used for binary direct encoding.

It is now well established that reduced microinstruction word width achieved through multiple-valued encoding of microoperations and implemented using multiple-valued circuits in the form of ROMs, code translators, and decoders significantly reduces chip area for the control store portion of single-chip processors. The use of quaternary H MOS ROM cells and quaternary to binary code translators in the INTEL 8087 Numeric Data Processor [2],[3], and the IAPX 43203 Input/Output processor [3],[4], demonstrate that at least with four-valued circuits the gain in yield through IC chip area reduction overcomes the disadvantages of meticulous processing needed to construct reliable and reproducible multiple-valued circuits.

A further discussion of the effects on IC yield resulting from choice of either binary or quaternary ROM circuits in the two-bits per cell form is presented in section II.

The main thrust of this presentation is a continuation of a discussion begun in Silio et al.[5]; however, here we make use of metal-oxide semiconductor (MOS) field effect transistors. Optimal and alternative suboptimal encodings of microoperations are often available for direct encoding and storage in a quaternary (or even octal) ROM leading to the speed advantage of a single layer of output decoding over the two layers usually required for code translation and decoding in a two (or three) bits per cell scheme. To make use of this speed advantage, one-out-of-four (or one-out-of-8), one-out-of-sixteen, and so on through one-out-of- 4^m decoders of practical complexity are required to decode the directly encoded microoperation information on the quaternary digit lines of the ROM array. In section III we present designs for several such output circuits that make use of input signals from Intel's latching differential threshold detector (LDTD) circuit (Fig. 12 in Bayliss et al.[4]), thus expanding the utility of those basic and successful multiple-valued circuits.

In section IV we reconsider the 256 word, 75 microoperation control ROM specification derived from the actual ROM specification [6] for the Digital Equipment Corporation PDP-11/40 computer. This microcode specification was presented in Silio et al.[5], and for economy of space is not reproduced here. For this example the prediction of a

lower bound digit dimension using the tools derived in Jeng [7] & [8] and presented in Silio et al. [9] & [10] results in a lower bound microinstruction word width of $D_{gb}=15$ for microinstructions that are directly encoded using quaternary digits for storage in four-valued ROM cells.

In Silio et al. [5] we presented a suboptimal grouping of the microoperations to be encoded into quaternary ROM words that require 16 digit positions. The branch and bound depth first search algorithm of Baer [11], modified to search for multiple-valued encodings as shown in Silio et al. [12], was used to find an optimal radix $r=4$ grouping of the microoperations for encoding in 15 digit wide quaternary ROM words. This example is used to motivate the choice of decoder designs presented in section III.

We then compare device counts required for implementing in MOS circuits this optimal $r=4$, digit dimension $D=15$ direct encoding of microoperations to those needed in a more easily found $D=16$ suboptimal encoding presented previously [5], as well as to a suboptimal two-bits per cell encoding in this empirical example to see if there are significant differences in the approaches.

Because an optimal radix $r=8$ direct encoding of the microoperations in the PDP-11/40 based example has also been found, and because in principle there is no obstacle to implementation of MOS eight-valued ROM cells in a fashion similar to that for quaternary cells, we include a design for a one-out-of-eight decoder in section III and use it in our device count comparisons in section IV.

II. Estimates of Yield Variation

The yield Y of working IC chips per wafer processed has been described by the equation $Y=ke^{-FA}$ [13] & [14], where k is a proportionality constant, F is the defect density (i.e., flaws per unit area) on the processed wafer and A is the chip (or die) area. Whitney [14] cites defect densities of F equal 10 to 20 per square centimeter (cm^2) as typical of early 1980's processing.

Given one IC chip with area A_1 and another IC chip with area A_2 greater than A_1 , one can then estimate the percent reduction in yield ($Y_{RED.}$) due to this increased area, assuming other processing variables to be constant (viz., $k_1=k_2=k$ and $F_1=F_2=F$). For $Y_1=ke^{-FA_1}$ and $Y_2=ke^{-FA_2}$, we

find that $Y_{RED.} = [(Y_1 - Y_2) / Y_1] \times 100\% = [1 - e^{F(A_1 - A_2)}] \times 100\%$.

According to Nave [15], the IC chip for the Intel 8087 represents an "area larger than 280 mils square." Although the die for this processor is rectangular, we can estimate the deleterious effect on yield caused by increased area by assuming $A_1 = 280 \times 280 \text{ mils}^2 = 78.4 \text{K mils}^2 = 0.5058 \text{ cm}^2$.

Stark [3] points out that if the 8087 would have been implemented using a standard binary ROM instead of the quaternary two-bits per cell ROM actually used, its area would have been 8% larger; hence, $A_2 = 1.08A_1$. Estimating the decrease in yield suffered by using a larger area binary control store, we see that if $F=10$ per cm^2 , then

$Y_{RED.} = 33.3\%$; and if $F=20$ per cm^2 then $Y_{RED.} = 55.5\%$; rather significant decreases.

Stark [3] also states that use of a two-bits per cell ROM on the iAPX 43203 resulted in a 31% decrease in control store chip area over a purely binary implementation. From information in [4] and measurements of a photograph in [16] it appears that the microinstruction ROM on this chip represents about 10.2% of overall area. Die area for this chip is $A_1 = 326 \times 358 \text{ mils}^2 = 116708 \text{ mils}^2 = 0.753 \text{ cm}^2$ of which approximately 11886 mils^2 would be devoted to the control store. With this information we estimate the die area resulting from use of a purely binary ROM as $A_2 = (1.0458)A_1$, which corresponds to a 4.6% overall increase. If F equals 10 per cm^2 , then the estimated reduction in yield would be $Y_{RED.} = 29.1\%$; and if F equals 20 per cm^2 , then $Y_{RED.} = 49.8\%$. The advantage of using quaternary instead of binary ROM cells is clearly increased yield, even when overhead devices in the quaternary-to-binary code translators are taken into account.

In the next section we consider design of decoders in addition to Intel's quaternary-to-binary code translator in order to enhance opportunities for using MOS quaternary ROM cells in situations when greater chip area reduction over that provided by a two-bit per cell structure might be obtainable from optimal and alternative suboptimal microoperation encoding schemes.

III. Some New Decoder Designs

Intel's four-valued MOS ROM cell [3] uses a transistor having one of four distinct channel widths and, hence, one of four possible resistance values to store a quaternary value at digit position j of word i in the ROM. In order to discriminate which value is stored at that ij^{th} location, three effectively simultaneous actions are performed.

First, word i is selected by the address decoding circuitry to connect the ij^{th} resistance value between the j^{th} digit line and ground while all other j^{th} digit line devices act as open circuits.

Second, a feedback compensated sense current is driven down the j^{th} digit line to generate sense voltage V_S on this line using the ROM cell transistor as part of a voltage divider circuit. At the same time three threshold reference voltages V_{R1} , V_{R2} , V_{R3} are generated by identical drive circuitry using each of three reference transistors with resistances $R1$, $R2$, $R3$ to form three independent voltage divider circuits. The reference devices are adjusted so that their impedances lie strictly between the impedance values chosen for the ROM cell devices. V_S is then threshold detected against each of the reference voltages V_{R1} , V_{R2} , and V_{R3} , respectively, using three differential amplifiers with binary logic outputs x_1 , x_2 , and x_3 . If V_S is less than V_{R1} , then $x_1 = x_2 = x_3 = 0$. If V_S is greater than V_{R2} but less than V_{R3} , then $x_1 = x_2 = 1$ and $x_3 = 0$, and so on for all four possible combinations of threshold values in the set x_t , $t=1,2,3$. An improved threshold detection circuit reported in Bayliss [4] combines the differential amplifier for comparing V_S and V_{Rt} with a latch to generate the output signal x_t and its




Table 1: One-out-of-8 decode functions for 8-valued ROMs and LTD outputs x_1, \dots, x_7 .

$f_0 = \overline{x_1}$
$f_1 = x_2 + \overline{x_1}$
$f_2 = x_3 + \overline{x_2}$
$f_3 = x_4 + \overline{x_3}$
$f_4 = \overline{x_4} + x_5$
$f_5 = x_6 + \overline{x_5}$
$f_6 = x_7 + \overline{x_6}$
$f_7 = x_7$

Fig. 1: Quaternary to binary translator for 4-valued ROM with circuits for reference voltage generation, threshold detection (LTDs), and binary signals $B_1 B_0$ with $B_1 = x_2$ and $B_0 = \overline{x_3} x_1$.

logical complement $\overline{x_t}$. Three of these latching differential threshold detectors (or LTDs for short) from [4] are shown in Figure 1, and it is this LTD circuit that we assume for use in the following discussion. Note that in general if r -valued ROM cell circuits can be reliably constructed, then $r-1$ reference voltages $V_{R1} V_{R2} \dots V_{R(r-1)}$ must be generated, and V_S must be threshold detected against each V_{Rt} using $r-1$ such LTD modules that generate the $r-1$ pairs of binary switching values x_t and $\overline{x_t}$, for $t=1,2,\dots,(r-1)$. We have included Figure 1 here to document our choice of subscript notation for both the reference voltages and the corresponding x_t logical values, as well as to show the location of the binary switching circuits that replace the rightmost output module in Figure 1, labeled "quaternary-to-binary code translator module".

This then is the third action to be performed, namely, the generation of the appropriate binary output signals that provide 2^k -to-binary code translation for the k -bits per cell encoded microoperations. The outputs of this switching circuit module could also generate appropriate microoperation control signals for r -valued direct encodings of the microoperations. These binary switching modules have as input the x_t 's from the $t=1,2,\dots,(r-1)$ LTDs and generate the desired logical outputs. The resulting decoder designs presented below enhance and extend the utility of the multi-valued ROMs, the V_{Rt} reference circuits, and the LTDs.

Each reference driver from [3] & [4] comprises 3 devices configured as 2 depletion mode devices and 1 enhancement mode device. The sense drivers

attached to each and every digit line are identical to the reference drivers and have the same device counts. Counting the 2 enhancement mode devices comprising the reference transistor (R_t) and the series $Y_{BALANCE}$ transistor inserted to correspond to the coincident selection $Y_{COLUMN-SELECT}$ transistor attached to each and every digit line, we see that the reference circuit needed to generate V_{Rt} comprises a total of 5 devices configured as 3 enhancement mode plus 2 depletion mode devices, for $t=1,2,\dots,(r-1)$. Each LTD in [4] comprises 11 devices configured as 5 depletion mode and 6 enhancement mode devices. NOR gates such as that appearing in the binary switching module are composed of 1 depletion mode pull-up plus 1 enhancement mode device for each gate input. The quaternary circuit in Figure 1 thus requires a total of $(3+3+3)=39$ devices per digit line (versus 43 for the configuration in Stark [3]) to sense, threshold detect, and then translate to binary the contents of the selected quaternary ROM cell, plus a once per ROM constant overhead of 15 devices in the reference set.

An $r=4$ one-out-of-four digit line decoder module is shown in Figure 2. This module has as inputs the threshold detector outputs x_t and $\overline{x_t}$ ($t=1,2,3$) shown in Figure 1 and produces as outputs the one-out-of-4 selection values $f_0 = \overline{x_1}$, $f_1 = \overline{x_2} + x_1$, $f_2 = x_3 + \overline{x_2}$, and $f_3 = x_3$. This two NOR gates module requires six devices for implementation in the form of 2 depletion mode and 4 enhancement mode devices. The total is then 42 devices per digit line, plus the 15 devices in the reference circuit overhead.




Fig. 2: One-out-of-4 decoder for LDTD outputs.

Table 2: Two digit line one-out-of-16 decoder.

$f_0 = \bar{x}_{11}\bar{x}_{01}$	$f_8 = \bar{x}_{01}\bar{x}_{13}x_{12}$
$f_1 = \bar{x}_{11}\bar{x}_{02}x_{01}$	$f_9 = \bar{x}_{02}x_{01}\bar{x}_{13}x_{12}$
$f_2 = \bar{x}_{11}\bar{x}_{03}x_{02}$	$f_{10} = \bar{x}_{03}x_{02}\bar{x}_{13}x_{12}$
$f_3 = \bar{x}_{11}x_{03}$	$f_{11} = x_{03}\bar{x}_{13}x_{12}$
$f_4 = x_{11}\bar{x}_{01}\bar{x}_{12}$	$f_{12} = \bar{x}_{01}x_{13}$
$f_5 = x_{11}\bar{x}_{02}x_{01}\bar{x}_{12}$	$f_{13} = \bar{x}_{02}x_{01}x_{13}$
$f_6 = x_{11}\bar{x}_{03}x_{02}\bar{x}_{12}$	$f_{14} = \bar{x}_{03}x_{02}x_{13}$
$f_7 = x_{11}x_{03}\bar{x}_{12}$	$f_{15} = x_{03}x_{13}$




Fig. 3: Multiple digit line threshold detection.

An $r=8$ one-out-of-eight decoder using seven references V_{RT} and seven LDTDs that provide the x_t 's ($t=1,2,\dots,7$) can be designed by specifying the eight output functions $f_j(x_1, x_2, x_3, x_4, x_5, x_6, x_7, j=1,1,\dots,7$, shown tabulated in Table 1. The device counts needed to implement the f_j 's are 12 enhancement mode plus 6 depletion mode devices for a subtotal of 18. Counting the seven LDTDs, the totals are 98 devices per digit line plus constant overhead for the ROM of 35 devices to generate the references.

We now consider a sampling of multiple digit-line decoders at radix $r=4$, such as one-out-of-16 and one-out-of-12 decoders. The structure of such a digit line decoder requiring sensing of three digit lines S_2, S_1 , and S_0 is shown in Figure 3. For simplicity, the digit line sense driver is included in the module with the three LDTDs that produce the outputs x_{jt} ($j=0,1,2$ & $t=1,2,3$) and their complements, which are available but not shown. For a one-out-of-16 decoder we consider only the S_1, S_0 portion of Figure 3 and ignore S_2 . For the one-out-of-32 decoder we consider two approaches. The first approach uses all of the S_1 and S_0 portions but only one third of the S_2 portion, which includes the sense driver and only one LDTD (comprising $3+11=14$ devices) to provide the two values needed for binary switching. It might be possible to eliminate the LDTDs on S_2 altogether if two of the possible four ROM cell sense voltages are directly usable binary signals, but we shall be conservative and ignore this possibility. Two variations of this first approach are considered. The second approach uses all three sets of LDTDs on S_2, S_1, S_0 to generate the decoding in a manner that uniformly places a sense driver and three LDTDs ($3+3=6$ devices) at each digit line output.

Expressions for the $r=4$ one-out-of-16 two digit-line decoder are given in Table 2 for the sixteen functions in six variables of the form $f_j(x_{13}, x_{12}, x_{11}, x_{03}, x_{02}, x_{01})$ for $j=0,1,\dots,15$. A total of 64 devices in the form of 16 depletion mode and 48 enhancement mode transistors are needed to implement the 16 NOR gates specified by the expressions in Table 2 for the one-out-of-16 decoder. The total device count for this decoder, excluding the 15 devices in the reference set, is then $(3+3+3+3+64)=136$ devices.

Expressions for a one-out-of-32 decoder for three digit lines with $r=4$ can be derived similarly. One has the option of using only one LDTD to generate x_{21} , but one is then restricted to the first 32 valid combinations (out of the 128 possible); this requires 232 devices to generate the $f_j(x_{21}, x_{13}, x_{12}, x_{11}, x_{03}, x_{02}, x_{01})$'s plus 14 devices in the LDTD for x_{21} only for a total of 246 devices. An alternative similar approach requiring an extra layer of decoding delay for binary switching uses x_{21} and its complement to control 64 enhancement mode devices on the f_1 outputs of a one-out-of-16 decoder connected to the lower order digit lines S_1, S_0 so as to switch f_1 between f_1 and f_{1+16} based on the value of x_{21} . This scheme which employs a form of bit steering is shown in Figure 4, and requires a total of 214 devices for implementation, excluding the 15 devices in the reference set.




Fig. 4: Symmetric one-out-of-32 decoder for three digit line 4-valued ROM fields.

The second approach to building a one-out-of-32 decoder at $r=4$ directly decodes the 64 (out of 512 possible) combinations of the nine x_{jt} 's ($j=0,1,2$ & $t=1,2,3$) to generate the 32 output functions desired which are of the form $f_i(x_{23}, x_{22}, x_{21}, x_{13}, x_{12}, x_{11}, x_{03}, x_{02}, x_{01})$. We shall specify the desirable functions among these 64 in terms of the decimal representation of the binary row in the truth table on which each must take the value 1. We do this in terms of the number of inputs required on the NOR gate needed to generate the corresponding f_i . Eight choices lead to 3-input gates (namely, input combinations corresponding to rows 0, 7, 56, 63, 448, 455, 504, and 511). Twenty-four choices require 4-input gates for implementation (namely, those at rows 1, 3, 8, 15, 24, 31, 57, 59, 64, 71, 120, 127, 192, 199, 248, 255, 449, 451, 456, 463, 472, 479, 505, and 507). These choices provide a full one-out-of-32 decoding. We can choose fewer than twenty-four of these 4-input gate combinations to further reduce device counts if more than 16 but fewer than 32 decoder outputs are needed. A full 32 output decoding requires $(8X4 + 24X5 + 3X36) = 260$ devices excluding the 15 in reference set.

In the next section we consider how one might make use of these decoders using optimal and suboptimal groupings of microoperations at radix $r=4$ and at $r=8$ for the DEC PDP-11/40 based control ROM specification.

IV. An Example with Comparisons

A $D=15$ digit optimal radix $r=4$ grouping of microoperations suitable for encoding and storage in a 4-valued ROM is shown in Table 3. This 256 word, 75 microoperation control ROM specification for the MPP-11/40 is derived as a direct decoding of 43 of the 56 bits in the DEC PDP-11/40 control ROM specification as presented in [5]. An optimal radix 8 grouping of microoperations as well as the earlier suboptimal radix 4 grouping for this same example were presented in [5] but are reproduced in Table 3 for comparison. Over 15 and one half million nodes in the branch and bound search tree were examined (indicated by $CLB = 15,522,470$) before the algorithm declared this $D=15$ digit solution as optimal at $r=4$. The solution shown

was found at node 15,441,643, which illustrates the utility of the lower bound digit dimension predictions available in the parameterized table derived and presented in [7]-[10]. Had the branch and bound algorithm [11] used the lower bound prediction of $D_{lb}=15$ to terminate the search at node 15,441,643 when the optimal solution was found, it could have avoided searching an additional 80,827 nodes.

Our implementation of the branch and bound algorithm is still searching for an $r=2$ microoperation grouping pattern that improves upon the $D=28$ grouping found by Jeng [7] and presented in [5]; so we are forced to use this as the best known binary grouping for purposes of comparison.

Multiple-valued MOS ROM and decoder device counts for various encoding schemes are summarized in Table 4 for this MPP-11/40 example.

V. Conclusions

If speed of decoding is not a problem, then a two-bits per cell encoding of the best known $D=28$ bit binary microoperation grouping for the PDP-11/40 based example results in the lowest overall MOS transistor device count (excluding downstream binary decoders for the radix two encoded fields). A two-bits per cell encoding of the original 43-bit binary ROM specification, while reducing device count (by 38%) over the straight 43-bit binary implementation still does not achieve the savings available from suboptimal $D=16$ and optimal $D=15$ radix four direct encodings. Hence, the finding of optimal and reduced suboptimal direct encodings of microoperations can produce device count savings exceeding those available from a two-bits per cell approach. The new decoders presented in section III provide designers flexibility in the choice of either direct encoding or two-bits per cell encodings when reducing ROM word widths to save IC chip area. The techniques used to design them can be applied straightforwardly to radix three circuits and one-out-of- 3^m decoders by reducing the number of LDTDs on each digit line by one. Implementation of reliable radix 8 (7, 6, & 5) ROM and decoder circuits, while appearing feasible in MOS technology, remain to be demonstrated.

Table 3: MPP-11/40 optimal and suboptimal microoperation groupings versus radix.

GROUP	$r = 4; D = 15; \text{Optimal}$ $CLB = 15,441,643$ TOTAL NODES SEARCHED = 15,522,470	GROUP	$r = 8; D = 12$ $CLB = 23,040$ Optimal	GROUP	$r = 4; D = 16$ $CLB = 38,896$ Suboptimal
1	9 20 24 25 27 30 38 40 41 47 50 51 53 60 69	1	1 10 17 37 41 53 69	1	1 2 19 22 30 32 37 39 40 41 45 46 52 70 75
2	3 4 6	2	2 3 4 5 6 31	2	3 4 6
3	7 14 18 19 21 22 23 26 28 29 31 34 36 39 42 43 45 46 48 49 52 55 56 63 66 68 70 71 74 75	3	18 21 57 66 67 68 74	3	26 38 49 55 63 64 65 66 67 68 69 71 72 73 74
4	32 44 61	4	19 24 28 32 44 48 61	4	5 10 14 20 23 24 34 42 44 48 50 51 53 56 61
5	10 13 15	5	13 15 16 25 35 45 56	5	13 15 16
6	33 37 72	6	14 22 29 33 50 51 58	6	33 57 58
7	12 57 67	7	7 12 46 52 60 70 71	7	12 17 28
8	17 54 73	8	9 26 27 54 63 72 73	8	7 29 54
9	5 8 35	9	8 23 38 43 47 49 55	9	8 35 47
10	62 64 65	10	34 39 40 42 62 64 65	10	9 21 62
11	16 58 59	11	30 36 59 75	11	36 59 60
12	1 2 11	12	11 20	12	11 27 31
				13	18 25 43

Table 4: Device counts for control ROM encoding schemes.

Radix used for Grouping Microoperations	8	4	4	4	2	2	2	2
ROM cell and Encoding Radix r	8	4	4	4	2	2	4	4
Word Width D	12	15	15	16	28	43	14	23
ROM cell devices excluding select for rows and columns	3072	3840	3840	4096	7168	11008	3584	5664
Multiple-valued Decode Devices Excluding 2nd layer binary for 2-bits/cell	1211	831	785	843	--	--	561	887
Total Device Count	4283	4671	4625	4939	7168	11008	4145	6775
Notes	(1)	(2)	(3)	(4)	(5)	(6)	(5,7)	(6,7)

- Notes:
- (1) Optimal r=8 grouping and direct encoding with one-out-of-8 decoding.
 - (2) Optimal r=4 grouping and direct encoding with 10 one-out-of-4 decoders, 1 one-out-of-16 decoder, and 1 one-out-of-32 decoder (260 dev.).
 - (3) Same as (2) except using one 214 device one-out-of-32 decoder.
 - (4) Suboptimal r=4, D=16 grouping and direct encoding with 10 one-out-of-4 decoders and 3 one-out-of-16 decoders.
 - (5) Best known D=28 binary encoding from [5].
 - (6) PDP-11/40 actual implementation.
 - (7) Two-bits per cell encoding.



References

- [1] C. Mead and L. Conway, Introduction to VLSI Systems, Reading, MA; Addison-Wesley, 1980.
- [2] C. McMinn, "The Intel 8087: a numeric data processor," in 1980 Electro Professional Program Papers, Boston, MA, May 1980, pp. 14/5; 1-8.
- [3] M. Stark, "Two bits per cell ROM," Digest of Papers 22nd IEEE Computer Society Intl. Conf., (COMPCON Spr '81), San Francisco, CA, Feb. 1981, pp. 209-212.
- [4] J. Bayliss, J. Deetz, C. Ng, S. Ogilvie, C. Peterson, and D. Wilde, "The interface processor for the Intel VLSI 432 32-bit computer," IEEE J. of Solid-State Circuits, vol. SC-16, no. 5, Oct. 1981, pp. 522-530.
- [5] C.B. Silio, Jr., J.H. Pugsley, B.A. Jeng, and L.H. Jones, "Further results on control store size reduction with multiple-valued encodings," in IEEE Proc. of 11th Intl. Symp. on Multiple-valued Logic, Oklahoma City, OK, May 1981, pp. 54-61.
- [6] Digital Equipment Corp., PDP-11/40 Maintenance Manual, vol. II, Engineering Drawings, Maynard, MA, 1972, Drawing No. M7232-0-1, U Word, Sheets 9-12.
- [7] B.R.A. Jeng, "Read only memory optimization for microprogrammed digital computers," PhD Dissertation, Univ. of Maryland, College Park, MD, 1979.
- [8] B.A. Jeng and C.B. Silio, Jr., "Derivation of r-valued lower bound digit dimension for control store word width," in IEEE Proc. 12th Annual Southeastern Symposium on System Theory, Virginia Beach, VA, May 1980, pp. 128-132.
- [9] C.B. Silio, Jr., J.H. Pugsley, and B.A. Jeng, "Control memory reduction using multivalued ROMs," in IEEE Proc. 9th Intl. Symp. on Multiple-valued Logic, Bath, England, May 1979, pp. 19-26.
- [10] _____, "Control memory word width optimization using multiple-valued circuits," IEEE Trans. on Comput., vol. C-30, no. 2, Feb. 1981, pp. 148-153.
- [11] J.L. Baer and B. Koyama, "On the minimization of the width of the control memory of microprogrammed processors," IEEE Trans. on Comput., vol. C-28, Apr. 1979, pp. 310-316.
- [12] C.B. Silio, Jr., J.H. Pugsley, B.A. Jeng, and L.H. Jones, "Finding multiple-valued microoperation encodings to reduce control memory word width," in IEEE Proc. 10th Intl. Symp. on Multiple-valued Logic, Evanston, IL, June 1980, pp. 74-80.
- [13] B.T. Murphy, "Cost-size optima of monolithic integrated circuits," Proc. of the IEEE, vol. 52, December 1964, pp. 1537-45.
- [14] T.M. Whitney, "Microprocessor architecture," Chapt. 3 in Computer Architecture, H.S. Stone, ed., Chicago, IL: Science Research Associates, Inc., 1980, pp. 99-100.
- [15] R. Nave and J. Palmer, "A numeric data processor," in 1980 IEEE Digest International Solid State Circuits Conf., Philadelphia, PA, Feb. 1980, pp. 108-109.
- [16] W. Lattin, et al., "A methodology for VLSI chip design," LAMBDA, 2nd Quarter, 1981, pp. 34-44.

Acknowledgement

We thank R. Normoyle for converting L. Jones' branch and bound program to run on a VAX 11/780, the Univ. of Maryland Computer Science Center for research support, Dr. B.A. Jeng for his prediction table, and P. Distler for checking the logic functions.

Note

The following transistor symbol  used in Figures 1 & 4 means .

A QUATERNARY
CELLULAR ARRAY COMPLEX NUMBER MULTIPLIER

Tich T. Dao

Introduction.

Knuth (1) has proposed an unconventional single component representation of complex numbers whereby the radix is chosen to be purely imaginary ($2j$) with the digit set comprised of the first four positive integers (0,1,2,3,...). This is in contrast with the conventional two components representation with binary radix whether in Cartesian or polar coordinates. As shown in a previous paper (2) this novel representation leads to simple and interesting arithmetic in the complex field.

In this paper we shall examine the design of a complex-number multiplier, organized in a regular cellular array. Such a structure is highly desirable for VLSI implementation.

Parallel Multiplier.

Without loss of generality assume that we are dealing with Gauss Integers which means complex numbers with real integer and imaginary integer only. An n digit in Knuth's representation of a complex number X is written as:

$$x = \sum_{k=-1}^{n-2} a_k (2j)^k$$

where all: $a_k = (0,1,2,3)$

except: $a_{-1} = (0,2)$

We can rewrite the above sum by grouping real elements separately from the imaginary elements; real ones coming only from the even power of $2j$ and the imaginary ones from the odd powers.

$$x = \sum_{l=0}^{(n-2)/2} a_{2l} (-1)^l + 2j \sum_{l=0}^{(n-2)/2} a_{2l-1} (-1)^{l-1}$$

In this form the real part of X is represented in base-4, as is its imaginary part. Since complex numbers are given and delivered in base 2, conversion back and forth between the two bases is necessary. Fortunately, it is simple to implement.

Before considering arithmetic at the word level, let us remind ourselves about arithmetic at the digits level, digit taking values in (0,1,2,3,...).

1. Digit Sum:

$$c_{k-1} + x_k + y_k = s_k + 4c_k = s_k - c_k (2j)^2 \quad (3)$$

The sum of two digits plus a carry produces a sum and a negative carry $-c_k$ to the two digit positions $c_k = (0,1)$

$$\text{Similarly } -c_{k-1} - x_k - y_k = -s_k + c_k (2j)^2 \quad (4)$$

2. Digit Difference:

If we define the 4's complements as:

$$\bar{y}_k = 4 - y_k \quad (5)$$

then the difference is reduced to a sum of the minuend with the complement of the Subtrahend

$$x_k - y_k = x_k + (4 - y_k) + (2j)^2$$

with an extra carry $+1$

$$= x_k + \bar{y}_k + (2j)^2$$

3. Digit product:

Product of two digits $x_k \cdot y_l$ produces a sum $s_{k,l}$ together with a negative carry $c_{k,l}$ to the digit at two positions above:

$$x_k \cdot y_l = s_{k,l} - c_{k,l} (2j)^2$$

$$s_{k,l} = (0,1,2,3)$$

$$c_{k,l} = (0,1,2)$$

To arrive at a cellular array organization of a multiplier consider first the full parallel structure.

Given two words X and Y in quaterimaginary representation their product is defined as:

$$x \cdot y = \sum_{k=-1}^{n-2} x_k (2j)^k \cdot \sum_{l=-1}^{n-2} y_l (2j)^l \quad (8)$$

$$= \sum_{l=k} x_k (2j)^k y_l (2j)^l$$

In this above form the product is performed as in a pencil-paper fashion, one digit at a time of the multiplier with the partial product:

$$\sum_k x_k (2j)^k y_l (2j)^l = \sum_k x_k y_l (2j)^{k+l} \quad (9)$$

the digit product $x_k \cdot y_l = s_{k,l} - c_{k,l} (2j)^2$
 or: $x \cdot y = \sum_l \left[\sum_k [s_{k,l} - c_{k,l} (2j)^2] (2j)^l \right] (2j)^l$ (10)

Assume for the sake of illustration a 4 x 4 multiplication. The digit arrangement is shown in Fig. 1. Each partial product generates two rows of digits: the upper row represents the sum digits and the lower row the carry digits (0,-1,-2), shifted two positions toward the MSB.

Digits of the same weight are lined up along the same column. They are added in the carry-save mode as in binary multiplication. Notice that digits are alternatively positive and negative, therefore it would be natural to separate them out into two groups adding positive digits producing a negative carry and adding negative digits producing a positive carry.

By referring to the Table 1, let us consider the first partial sum. To this we add the second partial product producing the second partial sum. As seen, all rows in between are the intermediate sums. We proceed the same way for the remaining partial sums. At the last partial sum, we have to reduce the two rows of opposite signs which represent the result into one single row of positive digits. To implement the above multiplication, we need for each iteration (partial product followed by partial sum) a row of arithmetic cells comprised each of a digit product and a pair of two bits full adders, one for the positive digits, the other for the negative digits. (Fig 1)

Negative carry from positive adder is fed to the corresponding negative adder and the positive carry from the negative adder is fed to the corresponding adder. In the schematic, thin line drawing relates to positive arithmetic and the heavy line drawing to the negative arithmetic. When all positive digits result is required then the last iteration will terminate in a subtraction stage. The arrangement shown in Fig. 1 is akin to an array of cells with interleaved connections.

Cellular Array Multiplier - Accumulator.

A more regular array for a complex multiplier plus accumulator can be derived by generalizing the Guild cell for binary multiplication.

In binary arithmetic that cell^[2] is defined by the following at the bit level:

$$x+y+a+b = (c2+b)$$

where x,y,a,b are binary inputs

and c,s are binary outputs.

In quaterimaginary arithmetic, we would have:

$$x+y+a+b = c(2j)^2 + s$$

where x,y,a,b are quaternary inputs and c,s are quaternary outputs.

a,b,c,s can also take negative values.

We define by a^+ , a^- respectively the positive and negative value of a.

$$\text{By definition } x \cdot y = c_{xy}^- (2j)^2 + s_{xy}^+$$

We can rewrite the above equation as:

$$c_{xy}^- (2j)^2 + s_{xy}^+ + a + b = c(2j)^2 + s$$

For ease of implementation we split the inputs into positive and negative groups, then the functional equations of the cell will be:

$$s_{xy}^+ + a^+ + b^+ = c^- (2j)^2 + s^+$$

$$s_{xy}^- + a^- + b^- = c^+ (2j)^2 + s^-$$

We can realize the complex arithmetic cell with two separated cells defined respectively by the above equations. Since c_{xy}^- generated by the same inputs x, y which produce s_{xy}^+ has a $(2j)^2$ weight higher, it can only be added to a^- and b^- of the corresponding weight.

Consider Fig. 2 which shows an array built around the two cells performing the operation $X \cdot Y + Z$. Again the light drawing refers to positive digits operands; heavy drawing refers to negative digits operands. Each cell is labelled by two digits x_i, y_j . Depending on the polarity of the cell, the arithmetic operation performed is either:

$$4c+s = (x_i, y_j) \bmod 4 + A+B$$

$$4c+s = x_i, y_j - (x_i, y_j) \bmod 4 + A+B$$

We also need at the edge of the array few adder cells with 3 to 4 inputs.

Since positive and negative digits are added separately the intermediate result is given by two sequences of positive and negative digits which are again added together to provide the final result as a sequence of positive digits only.

Each adder is defined by:

$$a-b+c_j = s+c_0(2j)^2$$

with all $a, b, s = (0, 1, 2, 3)$

$$c_i, c_0 = 0, \pm 1$$

To assume that S is positive in the case whereby:

$$a-b+c_j < 0$$

we replace the S and C_0 by their 4's complements.

Fig. 3 illustrates a numerical example of the product of two numbers:

$$(-11-4j) \times (-6-22j) = -22+266j$$

$$\langle 1321 \rangle \cdot \langle 3212 \rangle = \langle 1021133212 \rangle$$

Also Fig. 4 shows that one can add to this product one number, for example $(-11-4j)$ such that:

$$(-11-4j) \cdot (-6-22j) + (-11-4j) = (-33+262j)$$

or:

$$\langle 1321 \rangle \cdot \langle 3212 \rangle + \langle 1321 \rangle = \langle 1021021133 \rangle$$

The array actually performs the operation: $x_i y_j + A + B$ or one product followed by two additions. The dot lines are extra carry connections between cells when such an operation is desired.

Let us compare the standard $X \cdot Y$ parallel multiplier with the $X \cdot Y + A + B$. In Fig. 1, at the left upper hand corner, we have the building block which is a digit product associated with a positive digit adder and a negative digit adder. If we incorporate the sum logic part of the digit product into the positive adder and the carry logic into the negative adder, would have two arithmetic cells similar to those in Fig. 2.

The number of those cells in the $X \cdot Y$ multiplier is 26, while it is 32 plus 2 extra straight adders in the $X \cdot Y + A + B$. However, to perform the same operation as in the latter case, an extra row of 10

digits ripple adder is required.

Then the two approaches have the same complexity: 43 adders versus 45 adders. The difference resides in the propagation delay. The Guild cell array performs the product $X \cdot Y$ and the accumulation of A and B simultaneously while in the standard case accumulation of A and B is only done when the product has been completed.

A similar binary parallel complex-number multiplier and accumulator would require 4 copies of a 4 x 4 parallel multiplier plus two copies of an 8 bits 3 operand adder.

Since a 4 x 4 multiplier uses about 16 full adders and the 3 operand adder uses also 16 full adders, the total number of full adders required would be 96 or equivalently 48 quaternary full adders.

Therefore, the difference in hardware complexity between binary and quaternary approaches appears to be not significant. This would be true if quaternary full adder is implemented with binary components. When the same adder is implemented with multivalued logic as described in previous papers (2,4), the picture looks quite different. Since the ratio of component complexities between a quaternary full adder designed with binary elements and that designed with multivalued is greater than 2, therefore Knuth's quaternary cellular array approach to the complex number product and accumulation would be highly recommended.

Conclusion:

We have reviewed briefly the Knuth's quaternary representation of a complex-numbers and proposed two alternate implementations of a parallel multiplier and accumulator, commonly used in signal processing and in particular in F.F.T. The cellular array approach proved to be more efficient and much denser than the binary equivalent implementation when multivalued logic components are used.

References:

- 1. D.E. Knuth, : "An Imaginary Number System", Com. Ass. Comp. Mach., Vol. 3, pp. 245-247, 1960.
- 2. T.T. Dao, : "Knuth's Complex Arithmetic with Quaternary Hardware", Proc. of the 12th ISMVL, pp. 94-98, 1982.
- 3. H.H. Guild, : "Fully Iterative Fast Array for Binary Multiplication and

Addition", Elect. Letters, Vol. 5, pp. 263, June 1969.

- 4. T.T. Dao @ A1., "Complex Number Arithmetic with Odd-Valued Logic", I.E.E.E. Trans. on Computers, Vol. C. 29, N° 7, pp.604-610, July 1980.

X 3 3 3 3

1 st Partial Product and 1 st Partial Sum	0	0	1	1	1	1					
	2	2	2	2	2	2					
2 nd Partial Product	0	0	1	1	1	1					
	2	2	2	2	2	2					

	0	0	1	2	2	2					
	2	2	2	2	2	2					
2 nd Partial Sum	1	1	1	1	2	2	2	1			
	0	2	0	0	0	2	2	1			
3 rd partial Product	0	0	1	1	1	1					
	2	2	2	2	2	2					

	1	1	2	2	3	3	2	1			
	2	2	2	2	0	2	2	1			
3 rd Partial Sum	1	1	1	2	2	3	3	2	1		
	0	2	0	2	2	0	2	2	1		
4 th Partial Product	0	0	1	1	1	1					
	2	2	2	2	2	2					

	0	1	1	2	3	3	0	3	2	1	
	0	2	0	2	0	2	0	2	2	1	
4 th Partial Sum	1	1	2	0	2	1	0	1	2	1	
FINAL RESULT	1	1	3	2	0	2	1	0	1	2	1




FIGURE 5 X·Y+A+B







FIGURE 1
PARALLEL 4X4 MULTIPLIER



ARRAY $X \cdot Y + Z$
 Figure 2



ARRAY $y,y+z$ Figure 3



Session 6B
Fuzzy Logic

A COMPARISON OF FUZZY SWITCHING FUNCTIONS AND
MULTIPLE - VALUED SWITCHING FUNCTIONS

David R. Luginbuhl and Abraham Kandel

Department of Mathematics and Computer Science
The Florida State University
Tallahassee, Florida 32306

ABSTRACT

The fact that a fuzzy switching function may take on infinitely many values is a good reason to examine the relationship between fuzzy switching functions and multi-valued (or multiple-valued or many-valued) switching functions. There are many aspects of the two types of functions that can be compared.

After presenting a brief introduction to both multi-valued switching functions and fuzzy switching functions, we will compare some of the features of the two types of functions. We will then propose an algorithm which minimizes fuzzy functions, using techniques previously applied only to multi-valued switching functions.

1. INTRODUCTION

Although there has been much work done in the field of fuzzy logic (1) and multi-valued logic (7) to cover the inadequacies of binary logic, little has been done to show the relationship between the two. This is surprising, considering the similarities between fuzzy switching functions and multi-valued logic switching functions.

The purpose of this paper is to establish a relationship between the two types of switching functions. Following are general descriptions of fuzzy switching functions and multi-valued switching functions. The next chapter focuses on a comparison of the properties of the two types of functions. Finally, an algorithm for the minimization of fuzzy functions is presented. This algorithm is based on an algorithm used to minimize multi-valued switching functions.

The concept of fuzzy sets, proposed by Zadeh (9), has led to work with fuzzy switching functions. The definition of a fuzzy set follows. Let $X = \{x\}$ be a space of objects. A fuzzy set A in X is a set of ordered pairs $A = \{(x, \mu_A(x))\}$, x in X , where $\mu_A(x)$ is the grade of membership of x in A . For simplicity, we assume that $\mu_A(x)$ is a real number in the interval $[0,1]$, with 1 representing membership and 0 representing non-membership in a fuzzy set. In this paper, we will use the term "fuzzy variable" for the term "membership grade" of a variable in a set; that is, x will represent $\mu_A(x)$ (4).

The definition of a fuzzy algebra can be found in several papers (1,8). It is a distributive lattice with existence of unique identities under $+$ and $*$ (3). Unlike a Boolean algebra, there does not exist a complement x' for every x such that $x*x' = 0$ and $x + x' = 1$. All that is known is that $x*x' \leq \frac{1}{2}$ and $x + x' \geq \frac{1}{2}$.

The particular fuzzy algebra we will use will be defined by the system $([0,1], +, *, ')$, where $+$, $*$, and $'$ are interpreted as max, min, and complement ($x' = 1 - x$, for x in $[0,1]$), respectively. We will use the convention of writing $x*y$ as xy .

As in (4), a fuzzy switching function (FSF) will be defined as a function from V^0 to V , where $V = [0,1]$, represented as a logic formula constructed from the logic operations, $*$, $+$, and $'$, as described above, applied to fuzzy variables x_1, \dots, x_n , and the constants 0 and 1. Fuzzy forms, generated by the n fuzzy variables, are defined recursively as follows:

- a) 0 and 1 are fuzzy forms.
- b) A fuzzy variable x_i is a fuzzy form.
- c) If A is a fuzzy form, then so is A' .
- d) If A and B are fuzzy forms, then so are $A+B$ and AB .
- e) Nothing else is a fuzzy form.

We will represent FSF's using this definition of fuzzy forms (4).

The multi-valued logics (also known as multiple valued logics or many-valued logics) discussed in this paper are the standard sequence S_n , which is defined in Rescher (7), and the Allen-Givone algebra defined in (1). The truth rules of S_n are as follows:

$$/p'q/ = 1 - /p/$$

$$/p^*q/ = \min(/p/, /q/)$$

$$/pvq/ = \max(/p/, /q/).$$

For the purposes of this discussion, implication and equivalence are omitted, since these are not defined as truth rules in the fuzzy algebra.

In the Allen-Givone (A-G) switching algebra, the variables assume one of m values, designated as v_1, v_2, \dots, v_m , where $v_1 < v_2 < \dots < v_m$, so that

we can assign 0 to v_1 , 1 to v_2 , ..., $m-1$ to v_m . Therefore, input and output variables take on values from $(0, 1, \dots, m-1)$. The operations or truth rules are the same as those for the fuzzy algebra:

$$x+y = \max(x, y) \quad x \cdot y = \min(x, y),$$

where x and y are elements of $(0, 1, \dots, m-1)$. Several properties of the A-G algebra, such as idempotency and commutativity, are listed in (1).

Of the possible unary operators in the A-G algebra, the operator we will use is the A-G literal $X(a, b)$, defined as follows:

$$X(a, b) = 0 \text{ if the value of } X = a \text{ or the value of } X > b, \\ m-1 \text{ if } a = \text{the value of } X < b,$$

where a and b are in $(0, 1, \dots, m-1)$ and $a < b$.

The literal described above is used to form A-G product terms. These product terms are denoted by

$$r \cdot X_{i1}(a_{i1}, b_{i1}) \cdot X_{i2}(a_{i2}, b_{i2}) \cdot \dots \cdot X_{ik}(a_{ik}, b_{ik}),$$

where r is the minimum of a constant r (r in $(0, 1, \dots, m-1)$) and a set of literals, where a variable X_i appears at most once. An example in a 4-valued system is $2 \cdot X_1(0, 1) \cdot X_2(1, 3)$. This would have the value 2 when $X_1 = 0$ or 1 and $X_2 = 1, 2$, or 3. It would have the value 0 otherwise.

For the purposes of minimization, literals of the form $X_i(0, m-1)$ can be eliminated. This is because literals of this form equal $m-1$ for all values of X_i , and therefore have no effect on the product term. For the map minimization associated with the Allen-Givone algebra, we will make use of the Generalized Logic Diagram (GLD), described by Michalski (6).

2. COMPARISON OF PROPERTIES

Conceptually, there is a difference between fuzzy logic and multi-valued logic. The basic concern of the latter is the amount of truth or falsity of statements, although this has been expanded in applications. Fuzzy logic is concerned with the grade of membership of items in a given set.

This difference can be resolved, however, if we "alter" the definition of fuzzy logic slightly. We could say that fuzzy logic deals with the amount of truth or falsity of a statement that an item is in a given set. Although this might be considered "heating" by some, it does give us a way to think of fuzzy logic and multi-valued logic as being more closely related.

To take this a step further, we would like to think of multi-valued switching functions (MVSF's) as FSE's. One problem with this is that MVSF's generally take on discrete values, while fuzzy values are continuous between 0 and 1. However, if we consider the standard sequence of many-valued generalizations of Lukasiewicz (7), we will find special systems S_n and L_n , which are in fact infinitely valued systems. Therefore, we see that there can be MVSF's which, like FSE's, take on continuous values.

Another way to handle the problem that FSE's pose because of their use of continuous values is

proposed by Marinos (5). He introduces a way to give FSE's a "decision mechanism", so that the value of the function can be used, as in boolean logic or MVL, to make a decision about a particular event (he notes, for example, the fact that a FSE has a value of, say, 0.3 does not mean much unless there is some outcome dependent on that fact). The concept he proposes is a fuzzy function classification. The continuous range of fuzzy values is subdivided into a finite number of classes as follows:

$$\text{Class 1: } a_1 \leq x < 1$$

$$\text{Class 2: } a_2 \leq x < a_1$$

.

.

.

$$\text{Class } n: 0 \leq x < a_{n-1},$$

where $1 = a_1 > a_2 > \dots > a_{n-1} > 0$. A fuzzy value or function can now be assigned to one of these classes, depending on which value it assumes in the region between 0 and 1. Through the use of this class system, FSE's can utilize properties of ordinary logic (including multi-valued logic). The remainder of Marinos' paper shows how this classification approach can be used in the analysis and synthesis of FSE's, including the use of MVL in creating fuzzy logic circuits. With Marinos' classification system, FSE's can easily take on the appearance of MVSF's.

However, another problem arises when considering the truth rules of fuzzy algebras and multi-valued algebras. It has already been shown that conjunction and disjunction are the same in fuzzy algebra and in the standard sequence. The property of negation is also the same. There are, however, no truth rules for implication or equivalence in the basic definition of FSE's. For the purpose of this discussion, this problem is not major, since we are not really concerned with implication or equivalence in this paper. Even if these rules were pertinent to this paper, we could simply define fuzzy rules for implication and equivalence. There is an advantage to this, since we could pattern these rules after the rules of the particular multi-valued system we were examining.

It is interesting to see if and how fuzzy algebra could be used in conjunction with the Allen-Givone (A-G) switching algebra. There are many similarities between the two, such as the definitions for conjunction and disjunction. Also, many algebraic properties, such as idempotency, commutativity, absorption, etc., are the same in both systems. There are, of course, differences. For example, the logical values in the switching algebra correspond to the whole numbers up to one less than however many values are being used. The fuzzy values are all between 0 and 1, inclusive.

This difference can be resolved by letting A-G values correspond to values in the standard sequence. This can be accomplished with virtually no effect on the switching algebra, since there are

still the same number of values in the same order.

The major difference is, once again, the fact that the A-G algebra was designed with a finite number of truth values in mind. It is difficult to use the unary operator $X(a,b)$ to represent a FSF, because of the infinite number of values in FSF's. However, a way to overcome this problem, and in fact represent FSF's using the unary operator, is demonstrated in the next chapter.

3. MINIMIZATION OF FSF'S USING MVL TECHNIQUES

Because of the relation of FSF's to MVSF's, a minimization technique applied to MVSF's should be effective on FSF's. The techniques used by Allen and Givone (1) or Michalski (6) can in fact be adapted to fuzzy functions. Later in this chapter, a minimization procedure using these techniques is described. Before it is given, several points of translation between fuzzy algebra and the A-G algebra must be made.

The procedure is based on the result of Thum (8) that there is a one-to-one correspondence between FSF's and a subset of functions

$f: (0, \frac{1}{2}, 1)^n \rightarrow (0, \frac{1}{2}, 1)$ that fulfill certain properties. This result means that we only have to consider ternary logic functions in the procedure.

With the sufficiency of ternary logic established, several propositions concerning the A-G algebra must be proven. These propositions deal with product terms in minimized form, and especially with the use of the unary operator

$X(a,b)$ ($\bar{a}X^b$ in (6)), which Allen and Givone call a literal.

Proposition 1

A-G literals in product terms with constant 1 must be of the form $X_i(a_i, a_i)$, where $a_i = 0$ or 1.

Proof: The combinations of intervals available in ternary logic are $(0,0)$, $(0, \frac{1}{2})$, $(\frac{1}{2}, \frac{1}{2})$, $(\frac{1}{2}, 1)$ and $(0,1)$. The interval $(0,1)$ will not be used, because if a literal can take on every value available, it can be eliminated from the product. Except for $(0,0)$ and $(1,1)$, all intervals include $\frac{1}{2}$. However, if a literal assumes the value $\frac{1}{2}$, the value of the product term containing the literal can be no more than $\frac{1}{2}$. Therefore, the only intervals available for product terms with constant 1 are $(0,0)$ and $(1,1)$.

Proposition 2

An A-G product term containing a literal of the form $X_i(\frac{1}{2}, \frac{1}{2})$ cannot contain literals of the form $X_j(0,0)$ or $X_j(1,1)$.

Proof: Assume that a product term containing $X_i(\frac{1}{2}, \frac{1}{2})$ also contains $X_j(0,0)$ ($X_j(1,1)$). Since X_i assumes only the value $\frac{1}{2}$, the product term must have the value $\frac{1}{2}$. If X_j had the value $\frac{1}{2}$, the value of the product term would not be affected. The interval of X_j could be written as

$X_j(0, \frac{1}{2})$ ($X_j(\frac{1}{2}, 1)$), which is minimized further than $X_j(0,0)$ ($X_j(1,1)$).

Proposition 3

If a literal of the form $X_i(0, \frac{1}{2})$ ($X_i(\frac{1}{2}, 1)$) occurs in a product term which contains no literal of the form $X_j(\frac{1}{2}, \frac{1}{2})$, then in the same function, there is a literal of the form $X_i(0,0)$ ($X_i(1,1)$) in a product term with constant 1.

Proof: If a product term contains no $X_j(\frac{1}{2}, \frac{1}{2})$ and contains $X_i(0, \frac{1}{2})$ ($X_i(\frac{1}{2}, 1)$) and has constant $\frac{1}{2}$, then there is input consisting of 0's and 1's, where $x_i = 0$ ($x_i = 1$), which gives the function a value of at least $\frac{1}{2}$. However, one of the properties of FSF's shown in (8) is that a function takes on the value 0 or 1 with input from $(0,1)^n$. Thus, with input from $(0,1)^n$, where $x_i = 0$ ($x_i = 1$), the function must assume the value 1. This means that there must be a product term with constant 1 containing the literal $X_i(0,0)$ ($X_i(1,1)$).

Proposition 4

- (a) In a product term with constant 1, and A-G literal $X_j(1,1)$ corresponds to a fuzzy literal x_j .
- (b) In a product term with constant 1, an A-G literal $X_j(0,0)$ corresponds to a fuzzy literal x_j' .

Proof: (a) If $X_j(1,1)$ occurs in a product term with constant 1, then the product term is 1 whenever $x_j = 1$. For a product term to equal 1, all of its literals must equal 1. Therefore, x_j must be one of the literals in the product term.

(b) If $X_j(0,0)$ occurs in a product term with constant 1, then the product term is 1 whenever $x_j = 0$. For a product term to equal 1, all of its literals must equal 1. If $x_j = 0$, then $x_j' = 1$, so x_j' must be one of the literals in the product term.

Proposition 5

In a product term, an A-G literal $X_i(\frac{1}{2}, \frac{1}{2})$ corresponds to a fuzzy phrase $x_i x_i'$.

Proof: If a product term contains $X_i(\frac{1}{2}, \frac{1}{2})$, that product term must be 0 for $x_i = 0$ or 1, otherwise the interval for x_i would include 1 or 0. The only way for the term to equal $\frac{1}{2}$ for $x_i = \frac{1}{2}$, and at the same time equal 0 for $x_i = 1$ or 0, is for $x_i x_i'$ to be included in the product term.

Proposition 6

In product terms containing A-G literals of the form $X_i(\frac{1}{2}, \frac{1}{2})$:

- (a) an A-G literal $X_j(\frac{1}{2}, 1)$ corresponds to a fuzzy literal x_j .
- (b) an A-G literal $X_j(0, \frac{1}{2})$ corresponds to a fuzzy literal x_j' .

Proof: (a) Because the product term contains $X_j(\frac{1}{2}, 1)$, it must take a value of at least $\frac{1}{2}$ when $x_j = 1$. There are only three forms that x_j can take in a fuzzy product term: it can appear uncomplemented (as x_j), complemented (as x_j'), or as the minimum of x_j and x_j' ($x_j x_j'$). The last two forms could not occur in the product term since both contain x_j' : and when $x_j = 1$, $x_j = 0$, which means the product term would be 0. Therefore, x_j must occur alone in the product term.

(b) Because the product term contains $X_j(0, \frac{1}{2})$, it must take a value of at least $\frac{1}{2}$ when $x_j = 0$. Looking again at the three ways that x_j can occur in a fuzzy product term, x_j alone and

$x_i x_j$ must be ruled out since both contain x_j , and when $x_j = 0$, the product term would be 0. Therefore, x_j must occur alone in the product term.

With these propositions in mind, the algorithm for minimizing FSF's using MVL techniques can now be given.

Algorithm:

Part A: The values of the FSF must be determined for all input from $(0, \frac{1}{2}, 1)^n$. This can be done in several ways. Perhaps the best way is as follows:

(1) For each product term, determine what input is necessary to give the product term a value of 1. This means that each literal must have value 1. If the product term has value 1, the function will, too. Thus, give each of these combinations value 1 (a map (1,6) can be used to keep track of the values).

(2) After (1) has been done for each product term, determine for each term what input would give value 0. For all other combinations (which are not already marked as 1), the value is $\frac{1}{2}$.

(3) After (2) has been done for each product term, any remaining input combinations have value 0. Once values have been determined for each input combination, the function can be written in the form used by Allen and Givone (1).

Part B: Minimize the function using a technique discussed in (1) (or (6)).

Part C:

(1) For all product terms with constant 1, convert all $X_j(a_j, a_j)$ to:

$$x_j, \text{ where } a_j = 1$$

$$x_j', \text{ where } a_j = 0.$$

(2) For all product terms which contain one or more literals of the form $X_i(\frac{1}{2}, \frac{1}{2})$, convert all:

$$X_i(\frac{1}{2}, \frac{1}{2}) \text{ to } x_i x_i'$$

$$X_j(0, \frac{1}{2}) \text{ to } x_j'$$

$$X_k(\frac{1}{2}, 1) \text{ to } x_k.$$

(3) Disregard remaining terms.

Proposition 7

The above algorithm will produce a minimized FSF.

Proof: Part A, which represents a FSF in a ternary form, has been shown to be correct on the basis of Thum's result (8). The result obtained from Part B is a minimal function in A-G form. For Part C, first consider all product terms with constant 1. These terms form the minimal way for the function to equal 1. So all must be accounted for. Proposition 1 limits the form of A-G literals in terms with constant 1 to $X_i(a_i, a_i)$, where $a_i = 0$ or 1. Proposition 4 shows how these are converted back to fuzzy literals (Algorithm, Part C(1)).

We next consider product terms with constant $\frac{1}{2}$; these must also be accounted for, unless they are accounted for by terms with constant 1. Proposition 3 shows that terms with constant $\frac{1}{2}$ which do not contain literals of the form $X_i(\frac{1}{2}, \frac{1}{2})$ are covered by

corresponding terms with constant 1. Therefore, we only consider those terms with literals $X_i(\frac{1}{2}, \frac{1}{2})$ (Algorithm, Part C(3)). Proposition 2 proves that only literals of the form $X_i(0, \frac{1}{2})$, $X_j(\frac{1}{2}, 1)$, and $X_k(\frac{1}{2}, \frac{1}{2})$ can occur in such product terms. Propositions 5 and 6 show how these literals can be translated into fuzzy literals (Algorithm, Part C(2)). Since a minimized A-G function contains only product terms with constants 1 and $\frac{1}{2}$, all terms have been translated back to fuzzy terms, so the algorithm has produced a minimized FSF.


To show how the algorithm works, several examples will be presented:

Example 1:

$$F_1(x_1, x_2) = x_1 + x_1' x_2 x_2'$$

First, we set up a table of values (we will use the Generalized Logic Diagram (GLD) described in (6)) for x_1, x_2 in $(0, \frac{1}{2}, 1)$ (see figure 1). Note that the first product term (x_1) is 1 whenever $x_1 = 1$, and the second product term ($x_1' x_2 x_2'$) can never be 1 because it contains $x_2 x_2'$, which is less than or equal to $\frac{1}{2}$. So we mark all combinations where $x_1 = 1$ with a 1.

Next, note that the first product term is 0 whenever



$$x_1 + x_1' x_2 x_2'$$

Figure 1

$x_1 = 0$. We therefore mark all other combinations (not already marked) as $\frac{1}{2}$. The second term is 0 when $x_1 = 1$ or $x_2 = 0$ or 1. Mark all other combinations (not already marked) as $\frac{1}{2}$. The rest are marked 0.

Using the minimization technique discussed in (1), the function can be minimized to $F_1 = 1 \cdot X_1(1, 1) + \frac{1}{2} \cdot X_1(\frac{1}{2}, 1) + \frac{1}{2} \cdot X_2(\frac{1}{2}, \frac{1}{2})$. The first product term is transformed into x_1 . This is because the function has the value 1 whenever x_1 is 1, and this means that x_1 must appear as a term with no other literal affecting it with a smaller value. The second term can be discarded, since a map of the term x_1 alone would show that the function is at least $\frac{1}{2}$ whenever x_1 is either $\frac{1}{2}$ or 1, which is what the second term implies. The last


term is written as x_2x_2' , as directed by Part C(2) of the algorithm. The function can now be written as $F_1 = x_1 + x_2x_2'$, which is minimized FSF equal to the original function.

Example 2:

$$F_2(x_1, x_2, x_3) = x_1x_2 + x_1x_1'x_2'x_3 + x_1'x_2x_3$$

To set up the GLD for F_2 (figure 2), we first determine where the function is equal to 1. The first product term is 1 when both x_1 and x_2 are 1 (it does not matter what x_3 is equal to for this product term). The second term cannot be equal to 1 since it contains x_1x_1' . The third term is equal to 1 when x_1 is 0, and x_2 and x_3 are both 1. To determine where $F_2 = \frac{1}{2}$, we first determine where each product term is 0. The first term is equal to 0 when $x_1 = 0$ or $x_2 = 0$. We mark all other locations on the GLD (not already marked) as $\frac{1}{2}$. The second term is 0 when $x_1 = 0$ or 1, or when $x_2 = 1$, or when $x_3 = 0$. The last term is 0 when $x_1 = 1$, $x_2 = 0$, or $x_3 = 0$. After marking the appropriate locations $\frac{1}{2}$, we mark everything else as 0.

After minimization, we determine that $F_2 = 1 \cdot x_1(1,1)x_2(1,1) + 1 \cdot x_1(0,0)x_2(1,1)x_3(1,1) + \frac{1}{2} \cdot x_1(\frac{1}{2},1)x_2(\frac{1}{2},1) + \frac{1}{2} \cdot x_2(\frac{1}{2},1)x_3(\frac{1}{2},1) + \frac{1}{2} \cdot x_1(\frac{1}{2},\frac{1}{2})x_3(\frac{1}{2},1)$. The first two terms translate in a FSF to $x_1x_2 + x_1'x_2x_3$, as explained in Part C(1) of the algorithm. The third term is covered by x_1x_2 and can be discarded. Likewise, the fourth term is covered by $x_1'x_2x_3$ or x_1x_2 , since one of these terms takes on a value of at least $\frac{1}{2}$ whenever both x_2 and x_3 take on values of $\frac{1}{2}$ or 1. The last term becomes $x_1x_1'x_3$, by Part C(2) of the algorithm. Therefore, $F_2 = x_1x_2 + x_1'x_2x_3 + x_1x_1'x_3$, which is the minimized form of F_2 .



$$x_1x_2 + x_1x_1'x_2'x_3 + x_1'x_2x_3$$

Figure 2

Example 3a:

$$F_3(x_1, x_2, x_3, x_4) = x_1x_2x_2'x_3x_4' + x_1'x_2x_2'x_3x_4' + x_1'x_2x_2'x_3'x_4 + x_1'x_2x_2'x_3x_4 + x_1x_2x_2'x_3x_4$$

This FSF cannot take on the value 1, because x_2x_2' is common to all five terms. Therefore, to set up the GLD for this function (figure 3), we determine where it equals $\frac{1}{2}$ by determining where it does not equal 0. The first term does equal 0 when x_1, x_2 , or x_3 equals 0, or when x_2 or x_4 equal 1. So for all other values of these literals, the value of the product term is $\frac{1}{2}$. This process is continued for each term.

Minimizing the function by this diagram, we have $F_3 = \frac{1}{2} \cdot x_1(0,\frac{1}{2})x_2(\frac{1}{2},\frac{1}{2})x_3(0,\frac{1}{2}) + \frac{1}{2} \cdot x_1(\frac{1}{2},1)x_2(\frac{1}{2},\frac{1}{2})x_3(\frac{1}{2},1) + \frac{1}{2} \cdot x_2(\frac{1}{2},\frac{1}{2})x_3(\frac{1}{2},1)x_4(0,\frac{1}{2})$. Part C(1) and (3) of the algorithm do not apply here. Part C(2) translates the function to

$F_3 = x_1'x_2x_2'x_3' + x_1x_2x_2'x_3 + x_2x_2'x_3x_4'$, the minimized form of the function.

Example 3b:

For comparison purposes, we will minimize F_3 using the technique described in (4) (figure 4).³ This algorithm is based on the use of the fuzzy iterative consensus, discussed in (4). We convert each fuzzy literal to its decimal equivalent, after determining that no phrase of the function subsumes any other phrase. Table K is constructed with one row for each phrase of F_3 . The first row of table K_1 is created from the first two rows of table K. Since the phrase represented by this row is subsumed by the first two phrases, they are removed from table K. The same is true for the

	x_1	x_2									
	0	0	0	0	0	0	0	0	0	0	
0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	0	
	1	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	0	0	
$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	
	1	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	0	0	
1	$\frac{1}{2}$	0	0	0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	
	1	0	0	0	0	0	0	0	0	0	
	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1	x_4	
		0			$\frac{1}{2}$			1		x_3	

$$x_1 x_2 x_2' x_3 x_4' + x_1' x_2 x_2' x_3 x_4' + x_1' x_2 x_2' x_3' x_4$$

$$+ x_1' x_2 x_2' x_3' x_4' + x_1 x_2 x_2' x_3 x_4$$

Figure 3

second two rows of K and the second row of K₁, so the second two rows of K are also removed. The phrase represented by the third row of K₁, created from the last row of K and the first row of K₁, is subsumed by the last phrase of F₃, so the last row is removed from K. The three rows of K₁, which cannot create any new rows, and whose phrases do not subsume one another, represent the function in minimized form, which is the same form computed in Example 3a.

Example 4:

$$F_4(x_1, x_2, x_3, x_4) = x_1 x_1' x_2' x_3 + x_2' x_3 x_4 x_4'$$

$$+ x_1 x_3' x_4 + x_1' x_2' x_4' + x_1 x_2' x_4$$

The GLD for this function is created in the same manner as in the first three examples (figure 5). We will only note here that the function is 1 only when one of the last three product terms is 1; that is, whenever x₁ and x₄ equal 1 and x₃ equals 0, or when x₁, x₂, and x₄ all equal 0, or when x₁ and x₄ equal 1 and x₂ equals 0. Minimization of this function yields

$F_4 = 1 \cdot X_1(1,1)$

$X_3(0,0)X_4(1,1) + 1 \cdot X_1(0,0)X_2(0,0)X_4(0,0) + 1 \cdot X_1(1,1)$
 $X_2(0,0)X_4(1,1) + \frac{1}{2} \cdot X_1(0, \frac{1}{2})X_2(0, \frac{1}{2})X_4(0, \frac{1}{2}) + \frac{1}{2} \cdot X_1(\frac{1}{2}, 1)$
 $X_2(0, \frac{1}{2})X_4(\frac{1}{2}, 1) + \frac{1}{2} \cdot X_1(\frac{1}{2}, 1)X_3(0, \frac{1}{2})X_4(\frac{1}{2}, 1)$. Using Part C(1) of the algorithm, the first three terms translate back to $x_1 x_3' x_4 + x_1' x_2' x_4' + x_1 x_2' x_4$. The fourth term, by Proposition 3, is covered by the second term. Likewise, the fifth and sixth terms are covered by the third and fourth terms, respectively. Therefore, F₄ is reduced to $x_1 x_3' x_4 + x_1' x_2' x_4' + x_1 x_2' x_4$, which is the result obtained by fuzzy minimization.

Example 5:

$$F_5(x_1, x_2, x_3, x_4) = x_1 x_1' x_2' x_3' + x_1 x_1' x_3 x_4' +$$

$$x_1 x_1' x_2 x_4$$

$$F_6(x_1, x_2, x_3, x_4) = x_1 x_1' x_3' x_4 + x_1 x_1' x_2 x_3 +$$

$$x_1 x_1' x_2' x_4'$$

As it can be seen from figures 6 and 7, the GLD's for these FSF's are identical. Also, both F₅ and F₆ are already in minimized form. Figure 6 yields $\frac{1}{2} \cdot X_1(\frac{1}{2}, \frac{1}{2})X_2(0, \frac{1}{2})X_3(0, \frac{1}{2}) + \frac{1}{2} \cdot X_1(\frac{1}{2}, \frac{1}{2})X_3(\frac{1}{2}, 1)$
 $X_4(0, \frac{1}{2}) + \frac{1}{2} \cdot X_1(\frac{1}{2}, \frac{1}{2})X_2(\frac{1}{2}, 1)X_4(\frac{1}{2}, 1)$. This translates to the original F₅. In a similar manner, figure 7

$$F_3(x_1, x_2, x_3, x_4) \rightarrow 10111001 + 01111001 + 01111001$$

$$+ 01110101 + 10111010$$

$$F_3(x_1, x_2, x_3, x_4) \rightarrow 2,3,2,1 + 1,3,2,1 + 1,3,2,1$$

$$+ 1,3,1,1 + 2,3,2,2$$

	x_1	x_2	x_3	x_4	
K =	2	3	2	1	x
	1	3	2	1	x
	1	3	1	2	x
	1	3	1	1	x
	2	3	2	2	x

	x_1	x_2	x_3	x_4	
$K_1 =$	0	3	2	1	
	1	3	1	0	
	2	3	2	0	

$$F_3(x_1, x_2, x_3, x_4) \rightarrow 0,3,2,1 + 1,3,1,0 + 2,3,2,0$$

$$F_3(x_1, x_2, x_3, x_4) \rightarrow 00111001 + 01110100 + 10111000$$

$$F_3(x_1, x_2, x_3, x_4) = x_2x_2'x_3x_4' + x_1'x_2x_2'x_3' + x_1x_2x_2'x_3$$

Figure 4

yields a function which translates back to the original F_6 .

Therefore, we have two minimized forms of a FSF. We see that the proposed algorithm gives us an alternative means of identifying equivalent minimized FSF's, since if they are equivalent, they should have identical representations in a GLD.

4. CONCLUSION

We have looked at some relationships between fuzzy switching functions and multi-valued switching functions. Although their basic concepts are different, they have many similar properties. In fact, since Marinos' fuzzy classification (5) allows us to partition the range of fuzzy values into any number of discrete classes, we can say that a multi-valued switching function is actually just one type of fuzzy switching function.


In examining the relationships between FSF's and MVSF's, we found that FSF's can be minimized using methods developed for MVSF's. An algorithm for such a minimization was presented in Chapter 3.

Several examples of fuzzy minimization using this algorithm were presented in Chapter 3, along with an example of fuzzy minimization using the fuzzy iterative consensus, namely, the algorithm

presented by Kandel and Francioni(4). The two algorithms differ in several ways. For instance, in the latter algorithm, each term must be checked to see if it subsumes any other term in the function. This is not done in the algorithm presented in this paper. Also, in the algorithm in (4), each term must be compared with every other term to see if any new terms can be created; then we must determine if any old terms can be discarded. This process is iteratively repeated (possibly several times) until the function is completely minimized. In the algorithm in this paper, each term is examined at most twice; once to establish the 1's in the table, and once to establish the $\frac{1}{2}$'s.


Of course, the algorithm in this paper requires that all values of the function must be computed from inputs from $(0, \frac{1}{2}, 1)^n$, while no computation of values is necessary in the algorithm in (4).

These are some qualities to be considered when choosing a fuzzy minimization algorithm. What is now needed is a comparison of the complexity of the fuzzy minimization techniques presented over the past few years.



$$x_1 x_1' x_2' x_3 + x_2' x_3 x_4 x_4' + x_1 x_3' x_4 + x_1' x_2' x_4' + x_1 x_2' x_4$$

Figure 5



$$x_1 x_1' x_2' x_3 + x_1 x_1' x_3 x_4 + x_1' x_1' x_2 x_4$$

Figure 6

	x_1	x_2									
		0	0	0	0	0	0	0	0	0	
	0	$\frac{1}{2}$	0	0	0	0	0	0	0	0	
		1	0	0	0	0	0	0	0	0	
			$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	0	
	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	
		1	0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	
			0	0	0	0	0	0	0	0	
	1	$\frac{1}{2}$	0	0	0	0	0	0	0	0	
		1	0	0	0	0	0	0	0	0	
			0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	x_4
			0		$\frac{1}{2}$			1			x_3

$$x_1 x_1' x_3' x_4 + x_1 x_1' x_2 x_3 + x_1 x_1' x_2' x_4'$$

Figure 7

REFERENCES

- (1) Allen, C.M. and Givone, D.D. "The Allen-Givone Implementation Algebra." In *Computer Science and Multiple-Valued Logic*, pp. 262 - 282. Edited by D.C. Rine, Amsterdam: North Holland, 1977.
- (2) Kandel, A. and Yager, R.R. "A 1979 Bibliography on Fuzzy Sets, Their Applications, and Related Topics." In *Advances in Fuzzy Set Theory and Applications*, pp. 621 - 744. Edited by M. M. Gupta, R. K. Ragade, and R. R. Yager. Amsterdam: North Holland, 1979.
- (3) Kandel, A. and Byatt, W. J. "Fuzzy Sets, Fuzzy Algebra, and Fuzzy Statistics." *Proceedings of the IEEE 66* (December 1978): 1619 - 1639.
- (4) Kandel, A. and Francioni, J. "On the Properties and Applications of Fuzzy-Valued Switching Functions." *IEEE Transactions on Computers C-29* (November 1980): 986-994.
- (5) Marinos, P. N. "Fuzzy Logic and its Application to Switching Systems." *IEEE Transactions on Computers C-18* (April 1969): 343-347.
- (6) Michalski, R. S. "A Geometrical Model for the Synthesis of Interval Covers." University of Illinois, Department of Computer Science, Report No. 461 (June 24, 1971).
- (7) Rescher, N. *Many-Valued Logic*. New York: McGraw-Hill Book Co., 1969.
- (8) Thum, M. R. "The Complexity of Growth of Fuzzy Switching Functions Depending on the Number of Variables." Master's Thesis Florida State University, Department of Mathematics and Computer Science, 1981.
- (9) Zadeh, L. A. "Fuzzy Sets", *Information and Control 8* (June 1965): 335-353.

FUZZY REASONING UNDER NEW COMPOSITIONAL RULES OF INFERENCE

M. Mizumoto

Department of Management Engineering
Osaka Electro-Communication University
Neyagawa, Osaka 572, Japan

This paper indicates that most of fuzzy translating rules for a fuzzy conditional proposition "If x is A then y is B" with A and B being fuzzy concepts can infer very reasonable consequences which fit our intuition with respect to several criteria such as modus ponens and modus tollens, if new compositions called "max- θ composition" and "max- \wedge composition" are used in the compositional rule of inference, though, as was pointed out previously, reasonable consequences can not always be obtained when using the max-min composition which is used usually in the compositional rule of inference.

uses the max-min composition, the arithmetic rule can infer very reasonable consequences when new compositions named "max- θ composition" and "max- \wedge composition" are used in the compositional rule of inference, where θ is the operation of "bounded-product" which is dual to "bounded-sum" introduced by Zadeh /1/, and \wedge is the operation of "drastic product" $Tw(x,y)$ introduced by Dubois /6/.
As the continuation of our study /5/, this paper investigates the inference results by all the translating rules proposed until now under the max- θ composition and max- \wedge composition, and shows that the majority of the translating rules can infer very reasonable consequences which fit our intuition.

INTRODUCTION

In our daily life we often make such an inference of the form:

Ant 1: If x is A then y is B
Ant 2: x is A'
Cons: y is B'

where A, A', B, B' are fuzzy concepts. In order to make such an inference with fuzzy concepts, Zadeh /1/ suggested an inference rule called "compositional rule of inference" which infers B' of Cons from Ant 1 and Ant 2 by taking the max-min composition of fuzzy set A' and the fuzzy relation which is translated from the fuzzy conditional proposition "If x is A then y is B." In this connection, he /1/, Mamdani /2/ and Mizumoto /3,4/ suggested several translating rules for translating the fuzzy proposition "If x is A then y is B" into a fuzzy relation.

In /3,4/ we pointed out that the consequences inferred by Zadeh's and Mamdani's translating rules do not always fit our intuition, and proposed some new translating rules which can get the consequences coinciding with our intuition with respect to several criteria such as modus ponens and modus tollens. Moreover, we suggested in /4/ new translating rules which are obtained by introducing implication rules of many-valued logic systems, but these translating rules were found not to infer reasonable consequences.

In /5/ we have shown that, although the translating rule by Zadeh called "arithmetic rule" does not infer reasonable consequences in the compositional rule of inference which

TRANSLATING RULES

We shall first consider the following form of inference in which a fuzzy conditional proposition is contained.

Ant 1: If x is A then y is B
Ant 2: x is A'
Cons: y is B' (1)

where x and y are the names of objects, and A, A', B and B' are fuzzy concepts represented by fuzzy sets in universes of discourse U, U, V and V, respectively. This form of inference may be viewed as fuzzy modus ponens which reduces to the classical modus ponens when A' = A and B' = B.

Moreover, the following form of inference is possible which contains a fuzzy conditional proposition.

Ant 1: If x is A then y is B
Ant 2: y is B'
Cons: x is A' (2)

This inference can be considered as fuzzy modus tollens which reduces to the classical modus tollens when B' = not B and A' = not A.

The fuzzy proposition "If x is A then y is B" of (1) and (2) represents a certain relationship between A and B. From this point of view, a number of translating rules were proposed for translating the fuzzy proposition "If x is A then y is B" into a fuzzy relation in U x V.

Let A and B be fuzzy sets in U and V, respectively, and let x, \cup , \cap , $\bar{}$ and \oplus be cartesian product, union, intersection, complement and bounded-sum for fuzzy sets. Then the following fuzzy relations in U x V are

obtained from the fuzzy proposition "If x is A then y is B". Rm (maximin rule) and Ra (arithmetic rule) were proposed by Zadeh /1/, Rc (min rule) by Mamdani /2/, and the other were by Mizumoto et al. /3,4/ by introducing the implications of many-valued logic systems.

$$R_m = (A \times B) \cup (\neg A \times V) \Leftrightarrow (\mu_A(u) \wedge \mu_B(v)) \vee (1 - \mu_A(u)) \quad (3)$$

$$R_a = (A \times V) \ominus (U \times B) \Leftrightarrow 1 \wedge (1 - \mu_A(u) + \mu_B(v)) \quad (4)$$

$$R_c = A \times B \Leftrightarrow \mu_A(u) \wedge \mu_B(v) \quad (5)$$

$$R_s = A \times V \xrightarrow{>} U \times B \Leftrightarrow \begin{cases} 1 & \dots & \mu_A(u) \leq \mu_B(v), \\ 0 & \dots & \mu_A(u) > \mu_B(v). \end{cases} \quad (6)$$

$$R_g = A \times V \xrightarrow{\geq} U \times B \Leftrightarrow \begin{cases} 1 & \dots & \mu_A(u) \leq \mu_B(v), \\ \mu_B(v) & \dots & \mu_A(u) > \mu_B(v). \end{cases} \quad (7)$$

$$R_{su} = (A \times V \xrightarrow{>} U \times B) \cap (A \times V \xrightarrow{\geq} U \times B) \quad (8)$$

$$R_{sg} = (A \times V \xrightarrow{\geq} U \times B) \cap (A \times V \xrightarrow{>} U \times B) \quad (9)$$

$$R_{gs} = (A \times V \xrightarrow{>} U \times B) \cap (A \times V \xrightarrow{\geq} U \times B) \quad (10)$$

$$R_{ss} = (A \times V \xrightarrow{\geq} U \times B) \cap (A \times V \xrightarrow{>} U \times B) \quad (11)$$

$$R_b = (\neg A \times V) \cup (U \times B) \Leftrightarrow (1 - \mu_A(u)) \vee \mu_B(v) \quad (12)$$

$$R_d = A \times V \xrightarrow{>} U \times B \Leftrightarrow \begin{cases} 1 & \dots & \mu_A(u) \leq \mu_B(v), \\ \frac{\mu_B(v)}{\mu_A(u)} & \dots & \mu_A(u) > \mu_B(v). \end{cases} \quad (13)$$

$$R_e = A \times V \xrightarrow{\geq} U \times B \Leftrightarrow \begin{cases} 1 \wedge \frac{\mu_B(v)}{\mu_A(u)} \wedge \frac{1 - \mu_A(u)}{1 - \mu_B(v)} & \dots & \mu_A(u) > 0, 1 - \mu_B(v) > 0, \\ 1 & \dots & \mu_A(u) = 0 \text{ or } 1 - \mu_B(v) = 0. \end{cases} \quad (14)$$

$$R_f = A \times V \xrightarrow{>} U \times B \Leftrightarrow 1 - \mu_A(u) + \mu_A(u) \mu_B(v) \quad (15)$$

$$R_h = A \times V \xrightarrow{\geq} U \times B \Leftrightarrow (1 - \mu_A(u) \vee \mu_B(v)) \wedge (\mu_A(u) \vee (1 - \mu_A(u)) \wedge \mu_B(v) \vee 1 - \mu_B(v)) \quad (16)$$

$$R_o = A \times V \xrightarrow{\geq} U \times B \Leftrightarrow \begin{cases} 1 & \dots & \mu_A(u) < 1 \text{ or } \mu_B(v) < 1 \\ 0 & \dots & \mu_A(u) = 1, \mu_B(v) < 1 \end{cases} \quad (17)$$

In the fuzzy modus ponens of (1), the consequence B' can be deduced from Ant 1 and Ant 2 by taking the max-min composition "o" of the fuzzy set A' and the fuzzy relation obtained above (the compositional rule of inference). For example, we have for the translating rule Rm of (3)

$$Bm' = A' \circ R_m = A' \circ [(A \times B) \cup (\neg A \times V)] \quad (18)$$

The membership function of the fuzzy set Bm' in V is given as

$$\mu_{Bm'}(v) = \bigvee_u \{ \mu_{A'}(u) \wedge \mu_{Rm}(u, v) \} = \bigvee_u \{ \mu_{A'}(u) \wedge [(\mu_A(u) \wedge \mu_B(v)) \vee (1 - \mu_A(u))] \}$$

Similarly, in the case of fuzzy modus tollens of (2), the consequence A' is given by

$$Am' = R_m \circ B' \quad (20)$$

As simple examples, let A' = A in (18) and B' = not B in (20), then we can have such inference results /4/ as

$$Bm' = A \circ R_m \Leftrightarrow \mu_{Bm'}(v) = 0.5 \vee \mu_B(v) \\ Am' = R_m \circ \text{not } B \Leftrightarrow \mu_{Am'}(u) = 0.5 \vee (1 - \mu_A(u))$$

Similarly, for the arithmetic rule of (4)

$$Ba' = A \circ R_a \Leftrightarrow \mu_{Ba'}(v) = \frac{1 + \mu_B(v)}{2} \\ Aa' = R_a \circ \text{not } B \Leftrightarrow \mu_{Aa'}(u) = \frac{1 - \mu_A(u)}{2}$$

These consequences B' and A' are found not to be equal to B and not A, respectively. In other words, these translating rules can not satisfy the modus ponens and modus tollens which are quite reasonable demands in the fuzzy conditional inference. Therefore, it seems that these rules are not suitable

$$\frac{\text{If } x \text{ is } A \text{ then } y \text{ is } B \\ x \text{ is } A}{y \text{ is } B} \quad (\text{modus ponens}) \quad (21)$$

$$\frac{\text{If } x \text{ is } A \text{ then } y \text{ is } B \\ y \text{ is not } B}{x \text{ is not } A} \quad (\text{modus tollens}) \quad (22)$$

methods for the fuzzy conditional inference. In the next section, however, we shall show that not only these rules but also other translating rules in (5)-(16) can satisfy the modus ponens and modus tollens and infer the consequences which fit our intuition, if, instead of the max-min composition usually used in the compositional rule of inference, we use two kinds of new compositions called "max-0 composition" and "max-Λ composition" in the compositional rule of inference.

FUZZY CONDITIONAL INFERENCE UNDER NEW COMPOSITIONS

We shall first give the operations of "bounded-product" 0 and "drastic product" Λ in order to define new compositions of "max-

\ominus composition" and "max- \wedge composition" to be used in the compositional rule of inference. The more detailed properties of these operations are found in /6-8/. For any $x, y \in [0,1]$

Bounded-Product: $x \ominus y = 0 \vee (x + y - 1)$ (23)

Drastic Product: $x \wedge y = \begin{cases} x \dots y = 1 \\ y \dots x = 1 \\ 0 \dots x, y < 1 \end{cases}$ (24)

Using these new operations we can easily define new operations called max- \ominus composition " \square " and max- \wedge composition " \blacktriangle " in the same way as (18) and (20).

$Bm' = A' \square Rm$ (25)

$\Leftrightarrow \mu_{Bm'}(v) = \bigvee_u \{ \mu_{A'}(u) \ominus \mu_{Rm}(u, v) \}$

$Am' = Rm \square B'$ (26)

Similarly, under the max- \wedge composition " \blacktriangle ", we have

$Bm' = A' \blacktriangle Rm$ (27)

$\Leftrightarrow \mu_{Bm'}(v) = \bigvee_u \{ \mu_{A'}(u) \wedge \mu_{Rm}(u, v) \}$

$Am' = Rm \blacktriangle B'$ (28)

The same ways are applicable to other translating rules Ra, Rc, \dots, R_D of (4)-(17).

In the fuzzy modus ponens, we shall show what the consequences B' become under new compositions " \square " and " \blacktriangle " when A' is

$A' = A$
 $A' = \text{very } A = A^2$
 $A' = \text{more or less } A = A^{0.5}$
 $A' = \text{not } A = \neg A$

which are typical examples of A' .

Similarly, in the fuzzy modus tollens of (2), we show what the consequences A' is when B' is

$B' = \text{not } B = \neg B$
 $B' = \text{not very } B = \neg B^2$
 $B' = \text{not more or less } B = \neg B^{0.5}$
 $B' = B$

We shall begin with the fuzzy modus ponens in (1). It is assumed in the discussion of the fuzzy modus ponens that $\mu_A(u)$ takes all values in $[0,1]$ according to u varying all over U , that is, μ_A is a function onto $[0,1]$. Clearly, from this assumption, the fuzzy set A is a normal fuzzy set.

We shall first discuss Rm and obtain the consequence Bm' of (25) at $A' = A^\alpha$ which is a general case of A , very A and more or less A . From the above assumption that μ_A is a function onto $[0,1]$, (25) can be rewritten as

$bm' = \bigvee \{ x^\alpha \ominus [(x \wedge b) \vee (1-x)] \}$ (29)

$f(x) = x^\alpha \ominus [(x \wedge b) \vee (1-x)]$ (30)

by letting

$\mu_A(u) = x, \mu_B(v) = b, \mu_{Bm'}(v) = bm'$ (31)

From the definition of bounded-product of (23), we have $f(x)$ of (30) as

$f(x) = 0 \vee \{ x^\alpha + [(x \wedge b) \vee (1-x)] - 1 \}$
 $= 0 \vee \{ (x^\alpha + x - 1) \wedge (x^\alpha + b - 1) \} \vee (x^\alpha - x)$ (32)

Case of $\alpha \geq 1$: When $\alpha \geq 1, x^\alpha - x \leq 0$ is obtained. Thus, $f(x)$ reduces to

$f(x) = 0 \vee \{ (x^\alpha + x - 1) \wedge (x^\alpha + b - 1) \}$

Fig.1(a) shows partly the expressions $x^\alpha + x - 1$ and $x^\alpha + b - 1$ by using a parameter b . When b is equal to, say, 0.2, $f(x)$ is indicated by the broken line and thus $bm' = \bigvee f(x)$ of (29) at $b = 0.2$ becomes 0.2 by taking the maximum of this line. In the same way, at $b = 0.7, f(x)$ is shown by the dot-dash line whose maximum value is 0.7. Thus we have $bm' = 0.7$ at $b = 0.7$. In general, we can have $bm' = b$ for any b , that is, $bm' = b$ at $x' = x^\alpha (\alpha \geq 1)$, which leads to $\mu_{Bm'}(v) = \mu_B(v)$ at $\mu_{A'}(u) = \mu_A(u)^\alpha (\alpha \geq 1)$ from (31).

Namely, $Bm' = B$ at $A' = A^\alpha (\alpha \geq 1)$. Therefore,

$A^\alpha \square Rm = B \dots \alpha \geq 1$ (33)




Fig. 1 $f(x)$ of (32)

Case of $\alpha \leq 1$: $f(x)$ is given by (32) and is drawn in Fig.1(b). The expression $x^\alpha - x (\alpha < 1)$ has the maximum value $1 - \frac{1}{\alpha} (\frac{1}{\alpha} - 1) (= MAX)$ at $x = \frac{1 - \frac{1}{\alpha}}{\alpha}$. Fig.1(b) indicates that $bm' = MAX$ at $0 \leq b \leq MAX$, that is,

$bm' = \bigvee_x f(x) = 1 - \frac{1}{\alpha} (\frac{1}{\alpha} - 1)$

On the other hand, when $MAX \leq b \leq 1$, we have

$bm' = b$.

Hence,

$bm' = 1 - \frac{1}{\alpha} (\frac{1}{\alpha} - 1) \vee b$

Namely,

$\mu_{Bm'}(v) = 1 - \frac{1}{\alpha} (\frac{1}{\alpha} - 1) \vee \mu_B(v) \text{ at } \alpha \leq 1. (34)$

Therefore, the consequence $Bm' = A^\alpha \square Rm$ under the max- \ominus composition " \square " is given by

$\mu_{Bm'}(v) = \begin{cases} 1 - \frac{1}{\alpha} (\frac{1}{\alpha} - 1) \vee \mu_B(v) & \dots \alpha \leq 1 \\ \mu_B(v) & \dots \alpha \geq 1 \end{cases} (35)$

From this result we can obtain the consequences Bm' at $A' = A, \text{very } A (= A^2)$ and more or less $A (= A^{0.5})$ by letting $\alpha = 1, 2, 0.5$.

Table 1 Inference Results under Max-0 Composition "o"
(Case of Fuzzy Modus Ponens)

	A	very A	more or less A	not A
Rm	B	B	$\frac{1}{4} \vee \mu_B$	unknown
Ra	B	B	$\begin{cases} \mu_B + \frac{1}{4} \dots \mu_B \leq \frac{1}{4} \\ \sqrt{\mu_B} \dots \mu_B \geq \frac{1}{4} \end{cases}$	unknown
Rc	B	B	B	\emptyset
Rs	B	very B	more or less B	unknown
Rg	B	B	more or less B	unknown
Reg	B	very B	more or less B	not B
Rgg	B	B	more or less B	not B
Rgs	B	B	more or less B	not B
Rss	B	very B	more or less B	not B
Rb	B	B	$\frac{1}{4} \vee \mu_B$	unknown
RA	B	B	more or less B	unknown
R _A	B	very B	more or less B	unknown
R*	B	B	$\begin{cases} \frac{1}{4(1-\mu_B)} \dots \mu_B \leq \frac{1}{2} \\ \mu_B \dots \mu_B \geq \frac{1}{2} \end{cases}$	unknown
R*	B	B	$\frac{1}{4} \vee \mu_B$	B U not B
R _o	unknown	unknown	unknown	unknown

Table 2 Inference Results under Max-0 Composition "o"
(Case of Fuzzy Modus Tollens)

	not B	not very B	more or less not B	B
Rm	not A	$(1-\mu_A) \vee \frac{1}{4}$	not A	A U not A
Ra	not A	$\begin{cases} 1-\mu_A^2 \dots \mu_A \leq \frac{1}{2} \\ \frac{1}{4} \vee (1-\mu_A) \dots \mu_A \geq \frac{1}{4} \end{cases}$	not A	unknown
Rc	\emptyset	$\begin{cases} \mu_A - \mu_A^2 \dots \mu_A \leq \frac{1}{4} \\ \frac{1}{4} \dots \mu_A \geq \frac{1}{2} \end{cases}$	\emptyset	A
Rs	not A	not very A	not more or less A	unknown
Rg	not A	$(1-\mu_A^2) \vee \frac{1}{4}$	not more or less A	unknown
Reg	not A	not very A	not more or less A	A
Rgg	not A	$(1-\mu_A^2) \vee \frac{1}{4}$	not more or less A	A
Rgs	not A	$(1-\mu_A^2) \vee \frac{1}{4}$	not more or less A	A
Rss	not A	not very A	not more or less A	A
Rb	not A	$(1-\mu_A) \vee \frac{1}{4}$	not A	unknown
R _A	not A	$\begin{cases} 1-\mu_A^2 \dots \mu_A \leq \frac{1}{2} \\ \frac{1}{4\mu_A^2} \dots \mu_A \geq \frac{1}{2} \end{cases}$	not more or less A	unknown
R _A	not A	not very A	not more or less A	unknown
R*	not A	$(1 - \frac{\mu_A}{2})^2$	not A	unknown
R*	not A	$(1-\mu_A) \vee \frac{1}{4}$	not A	A U not A
R _o	$\begin{cases} 1 \dots \mu_A < 1 \\ 0 \dots \mu_A = 1 \end{cases}$	$\begin{cases} 1 \dots \mu_A < 1 \\ 0 \dots \mu_A = 1 \end{cases}$	$\begin{cases} 1 \dots \mu_A < 1 \\ 0 \dots \mu_A = 1 \end{cases}$	unknown

$Bm^* = A \circ Rm = B$ (36)

$Bm^* = \text{very } A \circ Rm = B$ (37)

$Bm^* = \text{more or less } A \circ Rm$
 $= \frac{1}{4} \vee \mu_{B_1}(v)$ (38)

(36) indicates that a modus ponens is satisfied by the method Rm under the max-0 composition "o". It is noted that Rm does not satisfy the modus ponens under the max-min composition "o".

We shall next consider the inference result $Ba^* = A^{\Delta} \Delta Ra$ under the max-Δ composition "Δ". Ba^* is given by

$$\mu_{Ba^*}(v) = \bigvee_u \{ \mu_{A^{\Delta}}(u) \wedge [1 \wedge (1 - \mu_A(u) + \mu_{B_1}(v))] \}$$

$$ba^* = \bigvee_x \{ x^{\Delta} \wedge [1 \wedge (1 - x + b)] \}$$

Let $g(x)$ be

$$g(x) = x^{\Delta} \wedge [1 \wedge (1 - x + b)]$$
 (39)

then $g(x)$ is shown by the solid line and the black circle in Fig.2. Namely,




Fig.2 $g(x)$ of (39)

$$g(x) = \begin{cases} x^{\Delta} & \dots 0 \leq x \leq b \\ b & \dots x = 1 \\ 0 & \dots \text{otherwise} \end{cases}$$

Thus,

$$ba^* = \bigvee_x \frac{g(x)}{x} = \bigvee_x x^{\Delta} \vee b = b^{\Delta} \vee b.$$

Therefore, we have $Ba^* = A^{\Delta} \Delta Ra$ as

$$Ba^* = \begin{cases} B^{\Delta} & \dots \alpha \leq 1 \\ B & \dots \alpha \geq 1 \end{cases}$$
 (40)

which gives the inference results Ba^* at $A^* = A$, very A, and more or less A as follows.

$Ba^* = A \Delta Ra = B$, (41)

$Ba^* = \text{very } A \Delta Ra = B$, (42)

$Ba^* = \text{more or less } A \Delta Ra$
 $= \text{more or less } B$ (43)

which also indicate the satisfaction of the modus ponens under the max-Δ composition "Δ".

In the same way, we can obtain the consequences by other methods Rc, Rs, ..., R_o. Tables 1-4 list the inference results by all the translating rules (3)-(17) under the max-0 composition "o" and max-Δ composition "Δ".

Table 3 Inference Results under Max- Δ Composition " Δ "
(Case of Fuzzy Modus Ponens)

	A	very A	more or less A	not A
Rm	B	B	B	unknown
Ra	B	B	more or less B	unknown
Rc	B	B	b	\emptyset
Rs	B	very B	more or less B	unknown
Rg	B	B	more or less B	unknown
Rsg	B	very B	more or less B	not B
Rgg	B	B	more or less B	not B
Rgs	B	B	more or less B	not B
Rss	B	very B	more or less B	not B
Rb	B	B	B	unknown
R _A	B	B	more or less B	unknown
R _A	B	very B	more or less B	unknown
R _A	B	B	B	unknown
R _A	B	B	B	B \cup not B
R _D	unknown	unknown	unknown	unknown

Table 4 Inference Results under Max- Δ Composition " Δ "
(Case of Fuzzy Modus Tollens)

	not B	not very B	not more or less B	B
Rm	not A	not A	not A	A \cup not A
Ra	not A	not very A	not A	unknown
Rc	\emptyset	\emptyset	\emptyset	A
Fs	not A	not very A	not more or less A	unknown
Rg	not A	not very A	not more or less A	unknown
Rsg	not A	not very A	not more or less A	A
Rgg	not A	not very A	not more or less A	A
Rgs	not A	not very A	not more or less A	A
Rss	not A	not very A	not more or less A	A
Rb	not A	not A	not A	unknown
R _A	not A	not very A	not more or less A	unknown
R _A	not A	not very A	not more or less A	unknown
R _A	not A	not A	not A	unknown
R _A	not A	not A	not A	A \cup not A
R _D	$\begin{cases} 1 \dots \mu_A < 1 \\ 0 \dots \mu_A = 1 \end{cases}$	$\begin{cases} 1 \dots \mu_A < 1 \\ 0 \dots \mu_A = 1 \end{cases}$	$\begin{cases} 1 \dots \mu_A < 1 \\ 0 \dots \mu_A = 1 \end{cases}$	unknown

In the form of fuzzy conditional inferences (1) and (2), it seems according to our intuition that criteria between A' of Ant 2 and B' of Cons of the fuzzy modus ponens (1) ought to be satisfied as shown in the left part of Table 5 (cf. /3,4/). Similarly, criteria for the fuzzy modus tollens (2) are also shown in this table. The right part of Table 5 indicates the satisfaction (O) or failure (X) of each criterion by each translating rule by the use of the inference results given in Tables 1-4. In order to compare the inference results under the max- \emptyset composition " \emptyset " and max- Δ composition " Δ " with those under the ordinal max-min composition "o", the satisfaction of each criterion under the max-min composition is listed in the table (cf. /4/).

From Tables 1-5 it follows that all the inference methods except R_D can satisfy so-called modus ponens (21) under the max- \emptyset composition " \emptyset " and max- Δ composition " Δ ", but only the methods Rc, Rs, ..., Rss can satisfy the modus ponens under the max-min composition "o". The almost same holds for the modus tollens of (22). Moreover, it is found that majority of the translating rules can

infer very reasonable consequences under the max- \emptyset composition and max- Δ composition, though we cannot always get reasonable consequences under the max-min composition as shown in Table 5 /5/.

CONCLUSION

We have shown that, when the max- \emptyset composition and max- Δ composition are used in the compositional rule of inference, the majority of fuzzy inference methods can get very reasonable consequences which coincide with our intuition with respect to several criteria such as modus ponens and modus tollens. It will be of interest to apply the max- \emptyset composition and max- Δ composition to fuzzy inferences which are of the more complicated form such as

If x is A₁ then y is B₁ else
 if x is A₂ then y is B₂ else
 ⋮
 if x is A_n then y is B_n.
x is A'.
 y is B'.

These results will be presented in subsequent papers.

Table 5 Satisfaction (0) or Failure (X) of Criterion for Each Method under Max-min Composition "o", Max-0 Composition "□" and Max-A Composition "▲"

Criterion	Ant ?	Cons	Rm	Ra	Re	Rs	F _r	Reg	F _z	F _g	F _s	P ₀	F _A	F _▲	F _o	F _□	
			o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲	o□▲
I (modus ponens)	A	B	X00	X00	000	000	000	000	000	000	000	000	X00	X00	X00	X00	X00
II-1	very A	very B	XXX	XXX	XXX	000	XXX	000	XXX	XXX	000	XXX	XXX	X00	XXX	XXX	XXX
II-2	very A	B	X00	X00	000	XXX	000	XXX	000	000	XXX	X00	X00	XXX	X00	X00	XXX
III-1	more or less A	more or less B	XXX	XX0	XXX	000	000	000	000	000	000	XXX	X00	X0	XXX	XAX	XXX
III-2	more or less A	B	XX0	XXX	000	XXX	XXX	XXX	XXX	XXX	XXX	XX0	XXX	XXX	XX0	XX	XAX
IV-1	not A	unknown	000	000	XXX	000	000	XXX	XXX	XXX	XXX	000	000	000	000	000	XXX
IV-2	not A	not B	XXX	XXX	XXX	XXX	XXX	000	000	000	000	000	XXX	XXX	XXX	XXX	XXX

V (modus tollens)	not B	not A	X00	X00	XXX	000	X00	000	X00	X00	000	X00	X00	X00	X00	X00	XXX
VI-1	not very B	not very A	XXX	XX0	XXX	000	XX0	000	XX0	XX0	000	XXX	XX0	X00	XX0	XXX	XXX
VI-2	not very B	not A	XX0	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XX0	XXX	XXX	XX0	XX0	XXX
VII-1	not more or less B	not more or less A	XXX	XXX	XXX	000	X00	000	X00	X00	000	XXX	X00	X00	XXX	XXX	XXX
VII-2	not more or less B	not A	X00	X00	XXX	XXX	XXX	XXX	XXX	XXX	XXX	X00	XXX	XXX	X00	X00	XXX
VIII-1	B	unknown	XXX	000	XXX	000	000	XXX	XXX	XXX	XXX	000	000	000	000	XXX	000
VIII-2	B	A	XXX	XXX	000	XXX	XXX	X00	X00	000	000	XXX	XXX	XXX	XXX	XXX	XXX

REFERENCES

- Zadeh, L.A., Calculus of fuzzy restriction, in Fuzzy Sets and Their Applications to Cognitive and Decision Processes (Zadeh, et al., Eds.), Academic Press, New York, 1975, pp. 1-39.
- Mamdani, E.H., Application of fuzzy logic to approximate reasoning using linguistic systems, IEEE Trans. on Comp. c-26, 1182-1191 (1977).
- Mizumoto, M., Fukami, S. & Tanaka, K., Some methods of fuzzy reasoning, in Advances in Fuzzy Set Theory and Applications (Gupta, M.N. et al., Eds.), North-Holland, Amsterdam, 1979, pp. 117-136.
- Mizumoto, M. & Zimmermann, H.J., Comparison of fuzzy reasoning methods, Fuzzy Sets and Systems, 8, 3, 253-283 (1982).
- Mizumoto, M., Note on the arithmetic rule by Zadeh for fuzzy conditional inference, Cybernetics and Systems, 12, 3, 247-306, (1981).
- Dubois, D., Quelques classes d'operateurs remarquables pour combiner des ensembles, Busefal, Automne, 29-35 (1979).
- Mizumoto, M. & Tanaka, K., Fuzzy sets and their operations, I, Information and Control, 48, 30-48 (1981).
- Mizumoto, M., Fuzzy sets and their operations, II, Information and Control, 50, 160-174 (1981).

A STUDY OF FUZZY RELATIONS AND THEIR INVERSE PROBLEM

Masaki Togai* and Paul P. Wang

Department of Electrical Engineering
 Duke University
 Durham, NC 27706
 USA

Abstract

This paper consists of two main topics relating to the fuzzy logic reasoning: fuzzy implication and its inverse problem.

Firstly, the characteristic difference of various types of implication functions will be analyzed by introducing two new ones: namely the "joint" relation and the "conditional" one.

Secondly, a novel method to find upper and lower bounds of the solution of fuzzy inverse problem is introduced. In addition to the conventional min-operation, we propose a new operation, namely composition, to solve the problem effectively. Theorems concerning upper bounds and the composite mappings of fuzzy sets are also added.

Introduction

This paper consists of two topics intimately related to the concept of fuzzy logic and reasoning: fuzzy implication and its inverse problem.

Embri and Mamdani [1] and Mizumoto et al [2] have proposed fuzzy implication functions in their papers. Some basic characteristic difference of implication function obtained through fuzzy set product from those obtained by other means has brought to attention while reviewing the papers mentioned above. It appears a need exists to explain the differences on a more united basis; we propose here the "joint" and "conditional" fuzzy relations. To recognize that the concept of conditional and joint possibilities stated by Hissel [3] turns to be very helpful in understanding the problem.

Assuming that the conditional fuzzy relation is defined by the implication function, the canonical extension of Baye's formula of probability theory to fuzzy set theory will be made in this paper. Various ways to handle implication in fuzzy logic have been proposed by many researchers [1,2], we feel it is necessary to compare characteristics of these implication functions.

Firstly, the joint relational functions will be derived from the conditional functions or implication functions. Secondly, the characteristics of these relational functions associated with types of implication function will also be investigated in depth.

The relations mentioned above are, in a sense, the mapping from inverse of discourse, say U , to another universe of discourse, say V ; fuzzy inverse problem, on the other hand, deals with a mapping in the opposite direction, i.e., from V to U , under the assumption that the mapping from U to V does exist.

*Presently with Bell Laboratories, Holmdel, NJ 07733, USA

A fuzzy inverse problem was first proposed by Sanchez [4]. He investigated the problem to find $Q \subset X \times Y$ knowing $R \subset X \times Z$ and $S \subset X \times Z$ such that

$$Q \circ R = S$$

He further showed a condition of the solution by giving the least upper bound of the solution. Tashiro et al. [5] and Tsukamoto [6,7] followed Sanchez's work, and proposed an algorithm to find the lower bound of the solution for the problem stated as follows: "given a fuzzy relation R on $U \times V$ and a fuzzy subset B of V , find all the fuzzy subsets A of U such that $B = A \circ R$ ".

In the second half of this paper we propose a new method to search a lower and upper bound of the solution for the fuzzy inverse problem. First, we propose a simple operation to find the solution of the inverse problem, then, we prove that the proposed operation gives the necessary and sufficient range of the solution.

Fuzzy Sets and Relevant Properties

A fuzzy subset A of a universe of discourse U is the set of ordered pairs defined by

$$A = \{(u, \mu_A(u)) | u \in U \text{ and } \mu_A \in [0,1]\} \quad (1)$$

A fuzzy subset A can be viewed as the union of its constituent elements with characteristic function μ_A 's. On the basis, A may be represented in the form suggested by Zadeh [8]:


$$A = \int_U \mu_A(u)/u \quad (2)$$

where the integral sign stands for the union of $\mu_A(u)/u$. If A has a finite number of elements u_1, u_2, \dots, u_N in U , it may be alternatively represented in the form

$$A = \mu_A(u_1)/u_1 + \mu_A(u_2)/u_2 + \dots + \mu_A(u_N)/u_N,$$

or

$$A = \sum_{i=1}^N \mu_A(u_i)/u_i \quad (3)$$



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

Fuzzy Cartesian Product --- Let A be a fuzzy subset of a universe of discourse U , and let B be a fuzzy subset of a possibly different universe of discourse V . Then, the fuzzy Cartesian product of A and B , denoted by $A \times B$ symbolically, is defined by

$$A \times B = \int_{U \times V} \mu_A(u) \wedge \mu_B(v) / (u, v) \quad (4)$$

In other words, $A \times B$ is a fuzzy set of ordered pairs (u, v) , $u \in U$, $v \in V$, with the grade of membership of (u, v) in $A \times B$ characterized by $\mu_A(u) \wedge \mu_B(v)$.

Domain and Range --- Let $R \subset U \times V$ be a fuzzy relation. The domain of R , denoted by $dom(R)$, and the range of R , denoted by $ran(R)$, are defined respectively by

$$\mu_{dom(R)}(u) = \bigvee_v \mu_R(u, v); \quad \forall u \in U \quad (5a)$$

and

$$\mu_{ran(R)}(v) = \bigvee_u \mu_R(u, v); \quad \forall v \in V. \quad (5b)$$

Subdomain and Subrange --- Let $R \subset U \times V$ be a fuzzy relation. The subdomain of R , denoted by $sdom(R)$, and the subrange of R , denoted by $sran(R)$, are defined by

$$\mu_{sdom(R)}(u) = \bigwedge_v \mu_R(u, v); \quad \forall u \in U \quad (6a)$$

and

$$\mu_{sran(R)}(v) = \bigwedge_u \mu_R(u, v); \quad \forall v \in V. \quad (6b)$$

Inversion or Transposition --- Let $R \subset U \times V$ be a fuzzy relation. The inverse or transpose of R , denoted by R^{-1} or R^T , is the fuzzy relation on $V \times U$ defined by

$$\begin{aligned} \mu_R(u, v) &= \mu_{R^{-1}}(v, u) \\ &= \mu_{R^T}(v, u). \end{aligned} \quad (7)$$

Separability --- A relation R on $U \times V$ is said to be "separable" if and only if there exist $A \subset U$ and $B \subset V$ such that $R = A \times B$, where

$$A = \text{Sup}\{u \mid uRv\} = dom(R) \quad (8a)$$

$$B = \text{Sup}\{v \mid uRv\} = ran(R). \quad (8b)$$

Noninteraction --- A and B are "noninteractive" under $R = A \times B$ if and only if R is separable. This concept is analogous to the well known concept so called "independence" of random variables in probability theory.

Fuzzy Implications and Their Impact on Fuzzy Relations

In this section we will present the basic definitions of conditional fuzzy relations and joint fuzzy relations and hence demonstrate how a marginal membership function can be induced from the joint membership function. Some insight concerning the interplay between these two relations will be of some interest. As a result of our investigation, the justification of the use of the max-min operation for the compositional rule of inference as defined by Zadeh [8] may be explained in a more satisfactory manner.

There are a number of ways that the conditional membership function can be constructed. We intend to summarize here the most frequently encountered types of implications in fuzzy logic to demonstrate their potential usefulness for future applications. The effect of an implication to fuzzy relations will also be investigated accordingly.

Conditional Fuzzy Relation --- A relation from a subset A to another subset B , designated by the fuzzy implication function, is a conditional relation and symbolically denoted as $R_{A \rightarrow B}$. This relation is characterized by a bivariate membership function:

$$R_{A \rightarrow B} = \int_{U \times V} \mu_{R_{A \rightarrow B}}(v/u) / (u, v) \quad (9)$$

where $A \subset U$, $B \subset V$, $u \in U$, and $v \in V$.

Joint Fuzzy Relation --- The joint fuzzy relation $R_{A, B} \subset U \times V$ is defined by the membership function $\mu_{R_{A, B}}(u, v)$ satisfying

$$\mu_{R_{A, B}}(u, v) = \mu_A(u) \wedge \mu_{R_{A \rightarrow B}}(v/u) \quad (10)$$

where $A \subset U$, $B \subset V$, $u \in U$, and $v \in V$. Similarly the joint fuzzy relation $R_{B, A} \subset V \times U$, the transposition of $R_{A, B}$, is defined by the membership function $\mu_{R_{B, A}}(v, u)$ satisfying

$$\mu_{B, A}(v, u) = \mu_{R_{B, A}}(v, u) = \mu_B(v) \wedge \mu_{R_{B \rightarrow A}}(u/v). \quad (11)$$

Marginal Membership Functions --- The marginal membership functions, analogous to the Zadehian definition of the domain and range of R may be defined through the following operations:

$$\mu_A(u) = \bigvee_v \mu_{R_{A, B}}(u, v) \quad (12a)$$

$$= \bigvee_v \mu_{R_{B, A}}(v, u), \quad (12b)$$

$$\mu_B(v) = \bigvee_u \mu_{R_{A, B}}(u, v) \quad (13a)$$

$$= \bigvee_u \mu_{R_{B, A}}(v, u). \quad (13b)$$

Using the definition of transposition, and substituting (11) and (10) into (12b) and (13b) respectively, the marginal membership functions $\mu_A(u)$ and $\mu_B(v)$ can then be expressed in the alternative forms as shown in the following:

$$\mu_A(u) = \bigvee_v \mu_{R_{B, A}}(v, u)$$

$$= \bigvee_v \mu_{R_{B, A}}(v, u)$$

$$= \bigvee_v [\mu_B(v) \wedge \mu_{R_{B \rightarrow A}}(u/v)] \quad (14)$$

$$\mu_B(v) = \bigvee_u [\mu_A(u) \wedge \mu_{R_{B \rightarrow A}}(v/u)]. \quad (15)$$

Note that a fuzzy subset B will be induced from a fuzzy subset A and the conditional fuzzy relation $R_{A \rightarrow B}$. On the other hand, a subset A will be induced from a fuzzy subset B and the conditional relation $R_{B \rightarrow A}$. Therefore, both (14) and (15) are the same as the max-min operation as being used for the fuzzy compositional rule of inference by Zadeh [8].

Furthermore, substituting (10) and (11) into (12a) and (13a) respectively, $\mu_A(u)$ and $\mu_B(v)$ can be alternately given in the form

$$\mu_A(u) = \bigvee_v [\mu_A(u) \wedge \mu_{R_{B \rightarrow A}}(v/u)] \quad (16)$$

$$\mu_B(v) = \bigvee_u [\mu_B(v) \wedge \mu_{R_{B \rightarrow A}}(u/v)]. \quad (17)$$

From (12a), (13a), (16), and (17), the following two inequalities can be obtained readily.

$$[\bigvee_v \mu_{R_{B \rightarrow A}}(v/u)] \geq \mu_A(u) = \bigvee_v \mu_{R_{B \rightarrow A}}(u,v), \quad (18)$$

$$[\bigvee_u \mu_{B \rightarrow A}(u/v)] \geq \mu_B(v) = \bigvee_u \mu_{R_{B \rightarrow A}}(u,v). \quad (19)$$

Some important characteristics of fuzzy relations can be established. From (10) and (11), we have

$$\mu_{R_{B \rightarrow A}}(u,v) \leq \mu_{R_{A \rightarrow B}}(v/u) \quad (20)$$

$$\mu_{R_{B \rightarrow A}}(v,u) \leq \mu_{R_{A \rightarrow B}}(u/v). \quad (21)$$

as it should be. On the other hand, from (18) and (19), we have

$$\mu_A(u) \geq \mu_{R_{B \rightarrow A}}(u,v) \quad ; \forall v \in V \quad (22)$$

$$\mu_B(v) \geq \mu_{R_{B \rightarrow A}}(v,u). \quad ; \forall u \in U \quad (23)$$

Note that a given row in $\mu_{R_{B \rightarrow A}}(u,v)$ consists of entries which are less than or equal to $\mu_A(u)$; a given column in $\mu_{R_{B \rightarrow A}}(v,u)$ consists of entries which are less than or equal to $\mu_B(v)$. These inequality relations between joint and conditional functions agree with those between joint and conditional probabilities in probability theory.

There are a number of ways that the conditional membership function can be constructed. We intend to summarize here the most frequently encountered types of implications in fuzzy logic with the objective of demonstrating their potential usefulness in applications.

$$(Type 1) \quad \mu_R(v/u) = \mu_A(u) \wedge \mu_B(v) \quad (24)$$

$$(Type 2) \quad \mu_R(v/u) = (\mu_A(u) \wedge \mu_B(v)) \vee (1 - \mu_A(u)) \quad (25)$$

$$(Type 3) \quad \mu_R(v/u) = 1 \wedge (1 - \mu_A(u) + \mu_B(v)) \quad (26)$$

$$(Type 4) \quad \mu_R(v/u) = (1 - \mu_A(u)) \vee \mu_B(v) \quad (27)$$

$$(Type 5) \quad \mu_R(v/u) = \begin{cases} 1 & \text{if } \mu_A(u) \leq \mu_B(v) \\ \mu_B(v) & \text{if } \mu_A(u) > \mu_B(v) \end{cases} \quad (28)$$

The essential characteristics of each type of implication are summarized in Table 2.1. Types 1 and 5 share most of essential characteristics; Type 2, 3, and 4 share the similar characteristics mutually but are distinctly different from the other cluster of Type 1 and 5. The joint relation obtained from the Type 5 conditional relation is the exactly same as that of Type 1. The joint relations obtained from the Type 2, 3, and 4 conditional relations are not exactly the same but very similar to that of Type 1.

The analytical development made in this paper does confirm the existence of the mathematical relations between joint and conditional fuzzy relations. It also support the rational and the utilitarian value of the fuzzy compositional rule of inference as originally proposed by Zadeh [8]. If antecedents, A 's, the consequences, B 's, are noninteractive, then Type 1 implication, in particular, can be advantageously used.

Fuzzy Relations and Some Inverse Operations

Let us begin with some novel definitions which will be proved to be useful later on.

Bounded Fuzzy Subset --- Let U be the universe of discourse; let A , A_U , and A_L be fuzzy subsets of U . Then, a *bounded fuzzy subset*, \tilde{A} , of U is a collection of fuzzy subsets

$$\tilde{A} = \{A \mid \forall A \subset U \text{ and } A_L \subseteq A \subseteq A_U\} \quad (29)$$

where A_U is called the "upper bound" of \tilde{A} ; A_L , the "lower bound" of \tilde{A} .

The bounded fuzzy subset \tilde{A} can be alternatively characterized by the interval of the membership functions of A_U and A_L as follows:

$$\mu_{\tilde{A}}(u) = [\mu_{A_L}(u), \mu_{A_U}(u)] \quad ; \forall u \in U. \quad (30)$$

A fuzzy subset is considered as a special case of the bounded fuzzy subset where the upper bound and the lower bound are identical; that is, $A_U = A_L$. A bounded fuzzy subset is well illustrated by the hatched region as shown in Figure 1.

Sufficient Bounded Fuzzy Subset -- Let U be the universe of discourse. Assume that \tilde{A} and \tilde{X} represent bounded fuzzy subsets; X_U , X_L , and X , represent fuzzy subsets of U . Then, a *sufficient bounded fuzzy subset* of \tilde{A} is a bounded fuzzy subset

$$\tilde{X} = \{X \mid \forall X \subset U, X_L \subseteq X \subseteq X_U, \text{ and } \text{Inf}(\tilde{A}) \subseteq X_L, X_U \subseteq \text{Sup}(\tilde{A})\} \quad (31)$$

where X_U and X_L are called an "upper sufficient bound" and a "lower sufficient bound" of \tilde{A} , respectively.

Necessary Bounded Fuzzy Subset --- Let U be the universe of discourse. Let \tilde{A} and \tilde{Y} be bounded fuzzy subsets; Y , Y_U , and Y_L are fuzzy subsets of U . Then a *necessary bounded fuzzy subset* of \tilde{A} is a

	Type 1	Type 2	Type 3	Type 4	Type 5
$R_{A \rightarrow B}$	$Ax \underline{B}$	$(Ax \underline{B})U(\neg Ax \underline{U})$	$\neg A \oplus B$	$\neg AUB$	$A = B$
$R_{A, B}$	$Ax \underline{B}$	$(Ax \underline{B})U(\neg Ax \underline{A})$	$Ax(1 - A + B)$	$(Ax \underline{B})U(Ax \underline{\neg A})$	$Ax \underline{B}$
$R_{A \rightarrow B} = R_{B \rightarrow A}$	Yes	No	No	No	No
$R_{A, B} = R_{B, A}$	Yes	No	No	No	Yes
$R_{A, B} = R_{A \rightarrow B}$	Yes	No	No	No	No
* $dom(R_{A, B}) = A$	Yes	Yes	Yes	Yes	Yes
* $dom(R_{B, A}) = A$	Yes	No	No	No	No
** $ran(R_{B, A}) = B$	Yes	Yes	Yes	Yes	Yes
** $ran(R_{A, B}) = B$	Yes	No	No	No	No
** $A \circ R_{A \rightarrow B} = B$	Yes	No	No	No	Yes

*: If $\mu_A(u) \leq \mu_B(v)$, **: if $\mu_B(v) \leq \mu_A(u)$

Table I Summary of Types of Implication

bounded fuzzy subset

$$\tilde{Y} = \{Y \mid \forall Y \subseteq U, Y_L \subseteq Y \subseteq Y_U, \text{ and } Y_L \subseteq \text{Inf}(\tilde{A}), \text{Sup}(\tilde{A}) \subseteq Y_U\}$$

(32)

where Y_U and Y_L are called an "upper necessary bound" and a "lower necessary bound" of \tilde{A} respectively.

The sufficient bounds and necessary bounds are also illustrated in Figure 1.

Greatest Lower Bound and Least Upper Bound --- Let \tilde{A} and \tilde{B} be bounded fuzzy subsets in the universe of discourse U . Suppose A_U and B_U are upper bounds of \tilde{A} and \tilde{B} , respectively; A_L and B_L , lower bounds of \tilde{A} and \tilde{B} , respectively. A *greatest lower bound*, $Lmax$, and a *least upper bound*, $Umin$, are defined respectively as

$$Lmax = \int_U \mu_{A_L}(u) \vee \mu_{B_L}(u) / u, \quad (33)$$

$$Umin = \int_U \mu_{A_U}(u) \wedge \mu_{B_U}(u) / u, \quad (34)$$

where $u \in U$. This relation is illustrated in Figure 2.

Ω -Composition --- Let A and B be fuzzy subsets on U , and $u \in U$. An Ω -composition of A and B , denoted by $A \Omega B$ is a binary operation, and is uniquely defined as

$$\mu_{A \Omega B}(u) = \mu_A(u) \omega \mu_B(u) \quad (35)$$

where

$$\mu_A(u) \omega \mu_B(u) = \begin{cases} \mu_B(u), & \text{if } \mu_A(u) \geq \mu_B(u) \\ [0, \mu_A(u)], & \text{if } \mu_A(u) < \mu_B(u). \end{cases}$$

Note that this Ω -composition is not commutative and is a different operation from the ω -composition proposed by Tsukamoto et al. [6].

$\hat{\Omega}$ -composition --- Let A and B be fuzzy subsets of U , and $u \in U$. An $\hat{\Omega}$ -composition of A and B , denoted by $A \hat{\Omega} B$, is defined as

$$\mu_{A \hat{\Omega} B}(u) = \mu_A(u) \hat{\omega} \mu_B(u), \quad (36)$$

where

$$\mu_A(u) \hat{\omega} \mu_B(u) = \begin{cases} \mu_B(u), & \text{if } \mu_A(u) \geq \mu_B(u) \\ 0, & \text{if } \mu_A(u) < \mu_B(u). \end{cases}$$

$\check{\Omega}$ -composition --- Let A and B be fuzzy subsets of U , and $u \in U$. An $\check{\Omega}$ -composition of A and B , denoted by $A \check{\Omega} B$ is defined as

$$\mu_{A \check{\Omega} B}(u) = \mu_A(u) \check{\omega} \mu_B(u), \quad (37)$$

where

$$\mu_A(u) \check{\omega} \mu_B(u) = \begin{cases} 1, & \text{if } \mu_A(u) \geq \mu_B(u) \\ \mu_A(u), & \text{if } \mu_A(u) < \mu_B(u). \end{cases}$$




Figure 1 A bounded fuzzy subset.




Figure 2 Greatest Lower and Least Upper Bounds.

Note that both $\hat{\Omega}$ -composition and $\check{\Omega}$ -composition are the special cases of Ω -composition; the upper bound of Ω -composition is given by $\check{\Omega}$ -composition; the lower bound of Ω -composition, by $\hat{\Omega}$ -composition. The relation can be expressed as

$$\text{Sup}(A \Omega B) = A \check{\Omega} B \quad (38)$$

$$\text{Inf}(A \Omega B) = A \hat{\Omega} B \quad (39)$$

o-fuzzy Inference --- Let R be a fuzzy relation on $U \times V$, and A be a fuzzy subset of U . For a given fuzzy subset B of V , we define $A = B \circ R^{-1}$, *o-fuzzy inference* or Zadehian fuzzy inference, by

$$\mu_A(u) = \check{V} [\mu_B(v) \wedge \mu_{R^{-1}}(v, u)] \quad (40)$$

$\hat{\omega}$ -fuzzy Inference --- Let $R \subset U \times V$ be a fuzzy relation. For given fuzzy subset B of V , we define $A = B \hat{\omega} R$, the *$\hat{\omega}$ -fuzzy inference* by

$$\mu_A(u) = \check{V} [\mu_B(v) \hat{\omega} \mu_{R^{-1}}(v, u)] \quad (41)$$

where $u \in U$ and $v \in V$.

ω -fuzzy Inference --- Let $R \subset U \times V$ be a fuzzy relation. For a given fuzzy subset B of V , we define $A = B \omega R$, the *ω -fuzzy inference*, by

$$\mu_A(u) = \check{V} [\mu_B(v) \omega \mu_{R^{-1}}(v, u)] \quad (42)$$

where $u \in U$ and $v \in V$.

ω -fuzzy Inference --- Let $R \subset U \times V$ be a fuzzy relation. For a given fuzzy subset B of V , we define $A = B \omega R$, the *ω -fuzzy inference*, by

$$\mu_A(u) = \check{V} [\mu_B(v) \omega \mu_{R^{-1}}(v, u)] \quad (43)$$

where \check{V} denotes the operation to find the interval between the least upper bound, $Umin(u)$, and the greatest lower bound, $Lmax(u)$, of $\mu_B(v) \omega \mu_{R^{-1}}(v, u)$.

An alternative definition, making the use of $\hat{\omega}$ -operation and ω -operation, is presented as follows:

$$\begin{aligned} \mu_A(u) &= \check{V} [\mu_B(v) \omega \mu_{R^{-1}}(v, u)] \\ &= [Lmax(u), Umin(u)] \end{aligned} \quad (44)$$

where

$$Lmax(u) = \check{V} [\mu_B(v) \hat{\omega} \mu_{R^{-1}}(v, u)]$$

$$Umin(u) = \check{V} [\mu_B(v) \omega \mu_{R^{-1}}(v, u)].$$

The relationship between the different types of fuzzy inference described above can be best summed up through the following equations in a concise manner

$$\text{Sup}(B \omega R^{-1}) = B \check{\omega} R^{-1} \quad (45)$$

$$\text{Inf}(B \omega R^{-1}) = B \hat{\omega} R^{-1} \quad (46)$$

Let us now point out some useful properties of the ω - and $\hat{\omega}$ -operation and their interplay with fundamental operators \wedge and \check{V} . These identities will allow use to derive some theorems in the next section.

($\hat{\omega}$ -operation) With $p, q, t \in [0, 1]$, $\hat{\omega}$ -operation is defined as

$$p \hat{\omega} q = \begin{cases} q, & \text{if } p \geq q \\ 0, & \text{if } p < q. \end{cases} \quad (47)$$

$$o p \hat{\omega} q \geq t \hat{\omega} q, \text{ if } p \geq t. \quad (48)$$

$$o p \hat{\omega} q \leq p \wedge q \quad (49)$$

$$o p \wedge (p \hat{\omega} q) = p \hat{\omega} q \quad (50)$$

$$o (p \hat{\omega} q) \wedge q = p \hat{\omega} q \quad (51)$$

$$o (p \vee t) \hat{\omega} q \leq p \hat{\omega} q \quad (or \geq t \hat{\omega} q) \quad (52)$$

$$o p \hat{\omega} (p \wedge q) = p \wedge q \leq q \quad (or \leq p) \quad (53)$$

$$o (p \wedge q) \hat{\omega} q = p \hat{\omega} q \quad (54)$$

$$o (p \hat{\omega} q) \hat{\omega} q = p \hat{\omega} q \quad (55)$$

$$o (p \hat{\omega} t) \wedge q \leq t \wedge q \quad ; \forall t. \quad (56)$$

($\check{\omega}$ -operation) With $p, q, t \in [0, 1]$, $\check{\omega}$ -operation is defined as

$$p \check{\omega} q = \begin{cases} 1, & \text{if } p \geq q \\ p, & \text{if } p < q. \end{cases} \quad (57)$$

$$o p \wedge (p \check{\omega} q) = p \quad (58)$$

$$o (p \check{\omega} q) \wedge q = p \wedge q \quad (59)$$

$$o p \check{\omega} (q \vee t) \leq p \check{\omega} q \quad (or \leq p \check{\omega} t) \quad (60)$$

$$o (p \vee t) \check{\omega} q \geq p \check{\omega} q \quad (or \geq t \check{\omega} q) \quad (61)$$

$$o p \check{\omega} (p \wedge q) = 1 \quad (62)$$

$$o (p \wedge q) \check{\omega} q = p \check{\omega} q \quad (63)$$

$$o (p \check{\omega} q) \check{\omega} q = p \check{\omega} q \quad (64)$$

$$o (p \check{\omega} t) \wedge q \geq p \wedge q \quad ; \forall t. \quad (65)$$

In this section, some essential theoretical results will be presented in the form of eleven theorems. The proofs will be found in [9].

For the further investigation, let \check{A} and \check{B} be bounded fuzzy subsets, and let A and B be fuzzy subsets of \check{A} and \check{B} , respectively.

Theorem 1 For a given fuzzy subset $A \subset U$ and a fuzzy relation $R \subset U \times V$, we have

$$A \cap \text{dom}(R) \subseteq (A \circ R) \circ R^{-1} \quad (66)$$

Theorem 2 For a given fuzzy subset $A \subset U$ and a fuzzy relation $R \subset U \times V$, we have

$$A \hat{\cap} \text{dom}(R) \subseteq (A \circ R) \hat{\omega} R^{-1} \quad (67)$$

Theorem 3 For a given fuzzy subset A of U and a fuzzy relation R in $U \times V$ we have

$$A \check{\omega} R \subseteq (A \circ R) \check{\omega} R^{-1} \quad (68)$$

Theorem 4 For a given fuzzy subset $B \subset V$ and a fuzzy relation $R \subset U \times V$, we have

$$B \cap \text{ran}(r) \subseteq (B \circ R^{-1}) \circ R. \quad (69)$$

Theorem 5 For a given fuzzy subset $B \subset V$ and a fuzzy relation $R \subset U \times V$, we have

$$B \hat{\cap} \text{ran}(R) \subseteq (B \hat{\omega} R^{-1}) \circ R. \quad (70)$$

Theorem 6 For a given fuzzy subset $B \subset V$ and a fuzzy relation $R \subset U \times V$, we have

$$B \cap \text{ran}(r) \supseteq (B \check{\omega} R^{-1}) \circ R. \quad (71)$$

Theorem 7 For a given fuzzy subset $B \subset V$ and a fuzzy relation $R \subset U \times V$, we have

$$(B \check{\omega} R^{-1}) \circ R \subseteq (B \circ R^{-1}) \circ R. \quad (72)$$

Theorem 8 For a given fuzzy subset B of V and a fuzzy relation R in $U \times V$, we have

$$(B \hat{\omega} R^{-1}) \circ R \subseteq (B \circ R^{-1}) \circ R. \quad (73)$$

This is obvious from the definition of $\hat{\omega}$ - and \circ -operations.

From definitions, we have some important properties;

$$(A \hat{\cap} \text{dom}(R)) \subseteq (A \cap \text{dom}(R)) \subseteq A, \quad (74)$$

$$A \subseteq A \check{\omega} R \subseteq (A \hat{\cap} \text{dom}(R)). \quad (75)$$

Theorem 9 For a given fuzzy subset $A \subset U$ and a fuzzy relation $R \subset U \times V$, we have

$$A \circ R = (A \cap \text{dom}(R)) \circ R. \quad (76)$$

Note that Theorem 9 indicates that $\{A \cap \text{dom}(R)\}$ and A produce the same results through \circ -inference. In words, theorem 9 indicates that $\{A \cap \text{dom}(R)\}$ is a necessary and a sufficient lower bound of A ; that is, $\{A \cap \text{dom}(R)\}$ is the lower bound of A .

Theorem 10 For a given fuzzy subset A of U and a fuzzy relation R on $U \times V$, we have

$$A \circ R \subseteq (A \overset{\vee}{\omega} R) \circ R. \quad (77)$$

Theorem 11 For a given fuzzy subset $B \subset V$ and a fuzzy relation $R \subset U \times V$, we have

$$(B \cap \text{ran}(R)) \circ R^{-1} = B \circ R^{-1}. \quad (78)$$

Thus $B \cap \text{ran}(R)$ is a sufficient lower bound of B .

Conclusion

Topics associated with the fuzzy relational function, which has great application in solving engineering problems, have been investigated in the course of this work.

The concept of conditional, joint, and marginal fuzzy relations has been introduced, extended, and put into right perspective. Now, the existence of their mutual relationship can be explained in the more satisfactory manner. In addition, these mutual relationship can be established through explicit mathematical expression in a consistent and more unified manner. This study has revealed some intrinsic properties of the Zadehian inference from a different perspective. The rationale of this inference, hence, has picked up stronger supportive evidence.

Furthermore, the precise condition for a fuzzy subset A to satisfy the relation $A \circ R_{A \rightarrow B} = B$ (*modus ponens*) has been established.

A clear meaning of so-called "interactiveness" - a concept which may be analogous to the "dependence" in probability theory - seems desirable at this point; however, this work would be for further inquiry.

In the last second half of this paper, a novel method to search the upper and lower bounds for a solution to the fuzzy inverse problem has been proposed. It has been proven that the proposed method, i.e., Ω -composition, is more flexible than the technique currently available. The major advantage of the proposed method lies in the fact that it can establish the so-called "sufficient bound" and "necessary bound" as well. Although various methods for establishing bounds for inverse problem does exist, this study has provided a quite powerful approach to search bounds.

REFERENCES

- [1] Sembi, B. S. and Mamdani, E. H., 1979. "On the Nature of Implication in Fuzzy Logic," *Proc. 9th Int. Symp. on Multiple-Valued Logic* (Bath, England), pp. 143-151.
- [2] Mizumoto, M., Fukami, S., and Tanaka, K., 1979. "Several Methods for Fuzzy Conditional Inferences," *Proc. IEEE Conf. on Decision & Control*. (Florida, December 12-14) pp. 777-782.
- [3] Hisdal, E., 1978. "Conditional Probability Independence and Noninteractions," *Fuzzy Sets and Systems*. 1: 283-397.
- [4] Sanchez, E., (1976).
- [5] Tashiro, T., Terano, R., and Tsukamoto, Y., (1978). "Inverse of Fuzzy Correspondence and Evolutionary Diagnosis," *Proc. Int. Conf. on Cybernetics and Society*, Vol. 2, pp. 938-941, Tokyo.

- [6] Tsukamoto, Y. and Terano, T., (1977). "Failure Diagnosis by Using Fuzzy Logic," *Proc. IEEE Conf. on Decision and Control*, pp. 1390-1394, New Orleans, Lu.
- [7] Tsukamoto, Y., (1979). *Fuzzy Logic Based on Lukasiewicz Logic and Its Applications to Diagnosis and Control*, Ph.D. Dissertation, Tokyo Institute of Technology.
- [8] Zaden, L. A., (1973). "Outline of a New Approach to the Analysis of Complex Systems and Decision Processes," *IEEE Trans. on Sys., Man, and Cybern.*, Vol. SMC-3, No. 1, pp. 28-45.
- [9] Togai, Masaki, (1982). *Principles and Applications of Fuzzy Inference: A New Approach to Decision-Making Processes in Ill-Defined System*. Ph.D. Dissertation, Duke University.



REGULAR TERNARY LOGIC FUNCTIONS
 --- TERNARY LOGIC FUNCTIONS SUITABLE FOR TREATING AMBIGUITY ---

Masao Mukaidono

Faculty of Engineering, Meiji University
 1-1-1 Higashi-mita, Tama-ku, Kawasaki-shi, JAPAN 214

Abstract

A special group of ternary functions, called regular ternary logic functions, are defined. These functions are useful in switching theory, programming languages, algorithm theory and many other fields, if we are concerned with the indefinite state in such fields. This paper describes the fundamental properties and representations of the regular ternary logic functions.

1. Introduction

Logics and algorithms are generally based on the two-valued principle, that is, true or false, or yes or no. However, in some cases, we experience a state in which it is impossible or unnecessary to decide true or false. For example, each value of a signal in a logic circuit, which takes 0 or 1 in a steady state, changes from 0 to 1 or from 1 to 0 in a transient state; that is, it is impossible to decide whether the value is 0 or 1. The initial states of sequential circuits is another example, where it is difficult to know whether the value is 0 or 1 in many cases. Furthermore, it may be said that an algorithm does not stop for a given data, or that some data are not applicable to the algorithm. In the cases mentioned above, we may use ternary logic (three-valued logic), instead of binary logic (two-valued logic), in which the third truth value is introduced to represent an ambiguous state apart from true and false.

On the other hand, ternary functions have been studied for some time from the standpoint of their functional completeness or representation. When applying ternary functions to various fields of engineering, we seldom use all the ternary functions; instead, we employ only some subsets, which have special properties or meanings. In fact, Mukaidono [1980] has introduced some special subsets of ternary functions, called regular, normal and uniform, respectively, which have important and useful properties.

The present paper discusses in detail a special group of ternary functions, called regular ternary logic functions and introduced firstly in Mukaidono [1980], which are significant if the third truth value is considered to represent an ambiguous state. That is, regular ternary logic functions, which will

be studied in this paper, are suitable for treating ambiguity. In Section 2, we shall introduce regular ternary logic functions from three different standpoints and show that they are all the same definitions. A representation of regular ternary logic functions is discussed in Section 3, and their axioms and functional completeness are explained in Section 4. Finally, in Section 5, the canonical form, which is determined uniquely for any given regular ternary logic function, is studied.

2. Regular Ternary Logic Functions

A ternary function is defined as follows, using the symbol 1/2 as the third truth value in contrast to 0 (false) and 1 (true): Letting $V = \{0, 1/2, 1\}$, a n-variable ternary function F is defined to be a mapping from V^n to V :

$$F: V^n \rightarrow V.$$

Here, we will interpret the truth value 1/2 as "uncertain 0 or 1", that is, "ambiguous". Then, we can define the truth tables of the logic connectives AND(\cdot), OR($+$) and NOT($\bar{\quad}$) as in Table 1. Also, let us consider the ternary functions defined by the following condition:

- (C1) the ternary functions which can be represented by well-formed logic formulas consisting of variables x_1, \dots, x_n , constants 0, 1/2, 1

A B	0	1/2	1
0	0	0	0
1/2	0	1/2	1/2
1	0	1/2	1

AND: $A \cdot B$

A B	0	1/2	1
0	0	1/2	1
1/2	1/2	1/2	1
1	1	1	1

OR: $A + B$

A	0	1/2	1
1	1/2	0	

NOT: \bar{A}

Table 1: Truth tables of ternary AND, OR and NOT.

and logic connectives AND(\cdot), OR($+$) and NOT ($\bar{\quad}$) defined in Table 1. Hereafter, we call a ternary function satisfying the above condition C1 a ternary function representable by a logic formula.

[Note 1] The truth tables of Table 1 are called Kleene's ternary logic system (Kleene[1952]). The same truth tables as Table 1 were used independently by Goto[1949] to analyze indefinite behaviors of relay circuits.

Here, let us define a partial ordered relation " \ll " concerning ambiguity on $V=\{0,1/2,1\}$ and V^n as follows:

[Definition 1] $0 \ll 1/2, 1 \ll 1/2, i \ll i, i \in V$.

In the relation \ll , 0 and 1 are not comparable with each other. The relation can be extended among V^n as follows: For two elements $A=(a_1, \dots, a_n)$ and $A'=(a'_1, \dots, a'_n)$ of V^n , $A' \ll A$ if and only if $a'_i \ll a_i$ for all values of i . If $A' \ll A$, then A' is said to be less ambiguous than or equal to A .

[Example 1] Suppose $A_1=(0,1/2,1/2)$, $A_2=(1,1/2,0)$ and $A_3=(1/2,1/2,1/2)$; then $A_1 \ll A_3$, $A_2 \ll A_3$, where A_1 and A_2 are not comparable with each other.

As a condition for a ternary function F to be significant when the truth value $1/2$ is assumed to represent an ambiguous state, it will be postulated that if the value of $F(A)$ is definite, that is, 0 or 1, then, $F(A')$ takes an equal value for every element A' which is less ambiguous than or equal to A ; that is,

(C2) Regularity: if $F(A) \in B = \{0,1\}$; then, $F(A') = F(A)$ for every A' such as $A' \ll A$.

[Definition 2] A ternary function F is called a regular ternary logic function if and only if F satisfies the regularity condition C2.

[Example 2] Let the two-variable ternary functions F_1 and F_2 be given by Table 2. Then, F_1 is a regular ternary logic function while F_2 is not. In fact, $(1,1) \ll (1/2,1)$, but $F_2(1,1) = 1 \neq 0 = F_2(1/2,1)$.

[Note 2] The condition of regularity C2 defined above is an extension of Kleene's definition to

$x_2 \backslash x_1$	0	1/2	1
0	1	1/2	0
1/2	1	1/2	1/2
1	1	1/2	1/2

F_1 -- Regular ternary logic function

$x_2 \backslash x_1$	0	1/2	1
0	1/2	1/2	1
1/2	1/2	1/2	1
1	0	0	1

F_2 -- Non-regular ternary logic function

Table 2: Example 2.

n -variable ternary functions, where Kleene's original definition (Kleene[1952]) of regularity for a truth table is as follows: The truth table never takes 0 or 1 as an entry in the " $1/2$ row (or column)" unless this entry 0 or 1 occurs uniformly throughout its entire column (or row, respectively).

Next, a ternary function which satisfies the condition,

(C3) Monotonicity for ambiguity: if $A' \ll A$, then $F(A') \ll F(A)$,

is called an A-ternary logic function. It is known (Mukaidono[1978b]) that A-ternary logic functions can be applied to design fail-safe logic circuits by letting $1/2$ correspond to a failure state.

[Note 3] A ternary function F which satisfies the condition C3 and, also, the condition of normality (Mukaidono[1980]), that is, if $A \in B = \{0,1\}^n$, then $F(A) \in B$, is called a B-ternary logic function (Mukaidono[1972]) and is applied to detecting hazards (Yoeli and Rinon[1964], Mukaidono[1978]) and fail-safe logic (Mukaidono[1969]).

Thus far, three different conditions C1, C2 and C3 have been defined for ternary functions. In the following, we will prove that these three conditions are equivalent to each other.

[Theorem 1] F is a regular ternary logic function if and only if F is a A-ternary logic function.

(Proof) Let us suppose that if $F(A) \in B$, then $F(A) = F(A')$ for every A' such as $A' \ll A$. If $F(A) = 1/2$, then it is evident that $F(A') \ll F(A) = 1/2$ holds for every A' . If $F(A) \in B$, then $F(A') \ll F(A)$ holds for every A' such as $A' \ll A$ by the supposition. That is, it is always valid that if $A' \ll A$, then $F(A') \ll F(A)$. Conversely, let us suppose that if $A' \ll A$, then $F(A') \ll F(A)$. If $F(A) \in B$, then $F(A') \ll F(A)$ implies $F(A') \in B$. (Q.E.D.)

[Theorem 2] If F is a ternary function representable by a logic formula, then F is a regular ternary logic function.

(Proof) It will be shown by induction concerning the number of logic connectives. It is evident that the constants 0, $1/2$ and 1, and each variable x_1, \dots, x_n satisfy the condition C2. Suppose that all ternary functions representable by logic formulas, in which the number of logic connectives is smaller than or equal to n , satisfy the condition C2. Next, let us suppose that F is a ternary function representable by a logic formula in which the number of logic connectives is $n+1$. Hereafter, for simplicity, we will identify a logic formula with the ternary function represented by the formula. F is one of \bar{F}_1 , $F_1 \cdot F_2$ and $F_1 + F_2$. \bar{F}_1 satisfies the condition C2 because of the fact that $F_1(A') \ll F_1(A)$ is equal to $\bar{F}_1(A') \ll \bar{F}_1(A)$. Suppose that $A' \ll A$ and $(F_1 \cdot F_2)(A) \neq (F_1 \cdot F_2)(A')$. Then, this fact leads to one of (1) $(F_1 \cdot F_2)(A) = 0$ and $(F_1 \cdot F_2)(A') \neq 0$, (2) $(F_1 \cdot F_2)(A) = 1$ and $(F_1 \cdot F_2)(A') \neq 1$. Either case does not hold as shown below. If $(F_1 \cdot F_2)(A) = 0$, then $F_1(A) = 0$ or $F_2(A)$

$=0$. By the assumption of deduction, we can obtain that $F_1(A')=0$ or $F_2(A')=0$, that is $(F_1 \cdot F_2)(A')=0$. This contradicts the assumption. It is similar in the case of (2). Therefore, $F_1 \cdot F_2$ satisfies the condition C2. Next, suppose that $A' \ll A$ and $(F_1 + F_2)(A') \neq (F_1 + F_2)(A)$. In a similar manner, we can show that $F_1 + F_2$ satisfies the condition C2, because $(F_1 + F_2)(A)=0$ and $(F_1 + F_2)(A)=1$ lead to a contradiction. From the above, it has been shown that all ternary functions representable by logic formulas satisfy the condition C2. (Q.E.D.)

The converse of Theorem 2, that is, every regular ternary logic function can be represented by a logic formula, will be shown in the next section.

3. Representation of Regular Ternary Logic Function

A literal is a variable x_i or \bar{x}_i , the negation of x_i . A conjunction of one or more literals is called a simple phrase if it does not contain a literal and its negation, $x_i \cdot \bar{x}_i$, simultaneously for at least one variable x_i , and is called a complementary phrase otherwise. A disjunction of one or more literals is called a simple clause if it does not contain a literal and its negation, $x_i + \bar{x}_i$, simultaneously for at least one variable x_i , and is called a complementary clause otherwise. In the above definitions, it is assumed that any repeated literals are removed.

[Note 4] As evident from Table 1, $x \cdot \bar{x} = 0$ and $x + \bar{x} = 1$ when $x = 1/2$ do not hold in Kleene's system. Therefore, we can not ignore conjunctions and disjunctions containing a literal and its negation simultaneously.

[Definition 3] Let $A = (a_1, \dots, a_n)$ be an element of V^n . Then, A and a simple phrase $\alpha = x_1^{a_1} \dots x_n^{a_n}$ (simple clause $\beta = x_1^{a_1} + \dots + x_n^{a_n}$) correspond to each other if the following conditions hold: If $a_i = 0$, then $x_i^a = \bar{x}_i$ ($x_i^a = x_i$); if $a_i = 1$, then $x_i^a = x_i$ ($x_i^a = \bar{x}_i$); and if $a_i = 1/2$, then there is no variable x_i in $\alpha(\beta)$.

[Example 3] Let $A = (1, 1/2, 0)$. Then, the simple phrase α corresponding to A is $\alpha = x_1 \cdot \bar{x}_3$, and the simple clause β corresponding to A is $\beta = \bar{x}_1 + x_3$.

[Definition 4] Let $A = (a_1, \dots, a_n)$ and $A' = (a'_1, \dots, a'_n)$ be any two elements of V^n . Then, it is said that A and A' are disjoint to each other and written as $A \cap A' = \emptyset$ if there is i in $\{1, \dots, n\}$ such that a_i is 0 or 1 and $a'_i = \bar{a}_i$.

[Lemma 1] Let A be any element of V^n and α, β be the corresponding simple phrase and simple clause, respectively. Then,
 (1) $A' \ll A$ iff $\alpha(A') = 1$,

(2) $A' \cap A = \emptyset$ iff $\alpha(A') = 0$,
 (3) $A' \neq A$ and $A' \cap A \neq \emptyset$ iff $\alpha(A') = 1/2$,
 (4) $A' \ll A$ iff $\beta(A') = 0$,
 (5) $A' \cap A = \emptyset$ iff $\beta(A') = 1$,
 (6) $A' \neq A$ and $A' \cap A \neq \emptyset$ iff $\beta(A') = 1/2$.
 (Proof) Let $A = (a_1, \dots, a_n)$ and $\alpha = x_1^{a_1} \dots x_n^{a_n}$, where a_{ij} ($j=1, \dots, k$) is 0 or 1 and other elements of A are $1/2$. For an element $A' = (a'_1, \dots, a'_n)$, $\alpha(A') = 1$ if and only if the value of $x_{ij}^{a_{ij}}$ is 1 for all j 's ($1 \leq j \leq k$). This means that if a_{ij} is 0 or 1, then $a'_{ij} = a_{ij}$, that is, $A' \ll A$. Therefore, (1) is justified. Similarly, $\alpha(A') = 0$ if and only if there is at least one j such that $a'_{ij} = \bar{a}_{ij}$, that is, $A' \cap A = \emptyset$. Thus, we arrive at (2). Also, (3) is derived directly from (1) and (2). In a similar manner, we can show (4), (5) and (6). (Q.E.D.)

[Theorem 3] Let F be a regular ternary logic function and A be an element of V^n . Then,

- (1) if $F(A) = 1$, then $F(A') = 1$ for every A' such that $A' \ll A$,
- (2) if $F(A) = 0$, then $F(A') = 0$ for every A' such that $A' \ll A$,
- (3) if $F(A) = 1/2$, then $F(A') = 1/2$ for every A' such that $A \ll A'$.

(Proof) These are evident from the condition of regularity (C2) and monotonicity for ambiguity (C3). (Q.E.D.)

Let F be an n -variable regular ternary logic function. Then, $F^{-1}(1)$, $F^{-1}(0)$ and $F^{-1}(1/2)$ represent the subsets of V^n mapped to 1, 0 and $1/2$, and are called the 1-set, 0-set and $1/2$ -set, respectively. Theorem 3 indicates that $F^{-1}(1)$, $F^{-1}(0)$ and $F^{-1}(1/2)$ are partial ordered sets in regard to the relation \ll and that the sets $F^{-1}(1)$ and $F^{-1}(0)$ are determined uniquely by their maximal elements while $F^{-1}(1/2)$ is determined uniquely by its minimal elements (Figure 1). Here, of course, $F^{-1}(1) \cup F^{-1}(0) \cup F^{-1}(1/2) = V^n$ holds. In Figure 1, the symbol




Figure 1: $V^n = F^{-1}(1) \cup F^{-1}(0) \cup F^{-1}(1/2)$.

• indicates the maximal elements of the 1-set, the symbol \blacktriangle the maximal elements of the 0-set, and the symbol \times the minimal elements of the 1/2-set.

[Theorem 4] Any regular ternary logic function F can be represented by the logic formula

$$F = F^1 + (1/2) \cdot F^0,$$

where F^1 is the disjunction of simple phrases corresponding to all the maximal elements of the 1-set of F and where F^0 is the conjunction of simple clauses corresponding to all the maximal elements of the 0-set of F .

(Proof) Let A' be any element of V^n and $F(A')=1$. Then, there is a maximal element A in 1-set of F such that $A' \ll A$. Hence, there is a simple phrase α corresponding to A in F^1 , where $\alpha(A')=1$ (Lemma 1(1)). Therefore, $F^1(A')=1$, that is, $(F^1 + (1/2) \cdot F^0)(A')=1$. Next, suppose $F(A')=1/2$. Then, A' does not belong to either the 1-set or the 0-set of F . Hence, there is no simple phrase in F^1 and no simple clause in F^0 corresponding to A such that $A' \ll A$. As a result, $F^1(A') \neq 1$ and $F^0(A') \neq 0$ (Lemma 1(1) and (4)). $F^0(A') \neq 0$ means that $F^0(A')=1$ or $F^0(A')=1/2$. Thus, we can show that $(F^1 + (1/2) \cdot F^0)(A')=1/2$. Finally, suppose $F(A')=0$. Then, there is a simple clause corresponding to A such that $A' \ll A$ in F^0 . Therefore, $F^0(A')=0$ holds (Lemma 1(4)). On the other hand, $A' \cap A = \emptyset$ is valid for every element A of the 1-set of F because A' belongs to the 0-set. That is, $F^1(A')=0$ is justified by Lemma 1(2). From the above, we have $(F^1 + (1/2) \cdot F^0)(A')=0$. (Q.E.D.)

As we have seen, the three conditions C1, C2 and C3 described in the preceding section are equivalent to each other. It is apparent from the above proof that F^1 and F^0 are determined uniquely (ignoring the order of phrases or clauses) for any given regular ternary logic function F . Therefore, the logic formula described in Theorem 4 can be used as a canonical form of regular ternary logic functions. In Section 5, we will consider another canonical form called the canonical disjunctive form.

[Example 4] Let us represent F_1 of Table 2 in Example 2 by a logic formula based on the above theorem. The set of maximal elements of the 1-set is $\{(0,1/2)\}$ and that of the 0-set is $\{(1,0)\}$. Therefore, we have $F_1 = \bar{x}_1 + (1/2) \cdot (\bar{x}_1 + x_2)$.

4. Axioms and Functional Completeness of Regular Ternary Logic Functions

Any regular ternary logic function can be represented by a logic formula composed of constants 0, 1/2 and 1, and logic connectives AND(\cdot), OR($+$) and NOT($\bar{\quad}$) defined by Table 1. As an algebraic system, the set of regular ternary logic functions satisfies the following equalities which also hold in Boolean algebra:

- (1) the commutative laws $A+B=B+A$, $A \cdot B=B \cdot A$,
- (2) the associative laws $A+(B+C)=(A+B)+C$,

- (3) the absorption laws $A+(A \cdot B)=A$, $A \cdot (A+B)=A$,
 - (4) the distributive laws $A \cdot (B+C)=(A \cdot B)+(A \cdot C)$, $A+(B \cdot C)=(A+B) \cdot (A+C)$,
 - (5) the idempotent laws $A+A=A$, $A \cdot A=A$,
 - (6) De Morgan's laws $\overline{(A+B)}=\bar{A} \cdot \bar{B}$, $\overline{A \cdot B}=\bar{A} + \bar{B}$,
 - (7) the double negation law $\overline{\bar{A}}=A$,
 - (8) the least element $0+A=A$, $0 \cdot A=0$,
 - (9) the greatest element $1+A=1$, $1 \cdot A=A$,
 - (10) Kleene's laws $(A \cdot \bar{A})+B+\bar{B}=B+\bar{B}$, $A \cdot \bar{A} \cdot (B+\bar{B})=A \cdot \bar{A}$,
 - (11) center $1/2=1/2$,
- except
(the complementary laws) $A+\bar{A}=1$, $A \cdot \bar{A}=0$.

The equalities (1)--(10) except (11) are equivalent to axioms of Kleene algebra or fuzzy algebra and have been studied in detail in Mukaidono[1981]. The element satisfying (11) is called a center. The regular ternary logic functions satisfy the axioms of Kleene (or fuzzy) algebra with a center.

Next, we will examine these regular ternary logic functions from a standpoint of functional completeness. The set of logic connectives $\{0, 1/2, 1, +, \cdot, \bar{\quad}\}$ (we consider constants as 0-variable logic connectives) cannot represent all ternary functions; that is, it is not functionally complete for ternary functions, but, as mentioned above, it is functionally complete in a strong sense (Mukaidono[1980]) for regular ternary logic functions. That is, any regular ternary logic function can be represented by $\{0, 1/2, 1, +, \cdot, \bar{\quad}\}$; and conversely, a ternary function represented by $\{0, 1/2, 1, +, \cdot, \bar{\quad}\}$ is always regular.

Let us define ternary NOR(\dagger) and NAND(\ddagger) as in Table 3.

[Theorem 5] The set of logic connectives $\{0, 1/2, \dagger\}$ is functionally complete for regular ternary logic functions.

(Proof) It is shown by $\bar{A}=A \dagger A$, $1=0$, $A+B=\bar{A} \dagger \bar{B}$ and $A \cdot B=\bar{A} \dagger \bar{B}$. (Q.E.D.)

[Theorem 6] The set of logic connectives $\{0, 1/2, \ddagger\}$ is functionally complete for regular ternary logic functions.

(Proof) It is shown by $\bar{A}=A \ddagger A$, $1=0$, $A+B=\bar{A} \ddagger \bar{B}$ and $A \cdot B=\bar{A} \ddagger \bar{B}$. (Q.E.D.)

[Note 5] The following problem arises: if a non-regular ternary logic function is added to the set of regular ternary logic functions, is the

A \ B	0	1/2	1
0	1	1/2	0
1/2	1/2	1/2	0
1	0	0	0

NOR: $A \dagger B$

A \ B	0	1/2	1
0	1	1	1
1/2	1	1/2	1/2
1	1	1/2	0

NAND: $A \ddagger B$

Table 3: Truth tables of ternary NOR and NAND.

new set always functionally complete for ternary function? That is, are regular ternary logic functions maximal? The answer is negative. In fact, one-variable ternary functions u_1, \dots, u_6 of Table 4 are non-regular, and even if one of them is added to the family of regular ternary logic functions, they are not functionally complete for ternary functions. But it can be proved that if any non-regular one-variable ternary function except those of Table 4 is added to the set of regular ternary logic functions, then they are functionally complete for ternary functions.

x	0	1/2	1
$u_1(x)$	0	0	1/2
$u_2(x)$	1/2	0	0
$u_3(x)$	1/2	0	1/2
$u_4(x)$	1/2	1	1/2
$u_5(x)$	1/2	1	1
$u_6(x)$	1	1	1/2

Table 4: Non-regular one-variable ternary functions.

5. Canonical Form of Regular Ternary Logic Functions

In this section, we shall introduce a canonical form for regular ternary logic functions, which is different from that of Theorem 4. We shall also discuss on the methods to obtain such a canonical form. Any logic formula representing a regular ternary logic function F can be expanded into a disjunctive form

$$F = \gamma_1 + \dots + \gamma_m,$$

where $\gamma_i (i=1, \dots, m)$ is a product term, because the distributive, absorption, De Morgan's, idempotent and other laws stand valid as stated in the preceding section. Here, each product term γ_i is one of

the following three types:

- type 1: ----- α ,
- type 2': ----- $(1/2) \cdot \alpha$,
- type 3': ----- β ,

where α is a simple phrase and β is a complementary phrase as described in Section 3. If a product term $(1/2) \cdot \beta$ (β is a complementary phrase) exists, then we can omit $1/2$ and it is equal to type 3' because $x_i \cdot \bar{x}_i \leq 1/2$ stands always true. If a variable x_i does not exist in a product term $(1/2) \cdot \alpha$ of type 2', then the following relation holds:

$$(1/2) \cdot \alpha = (1/2) \cdot (x_i + \bar{x}_i) \cdot \alpha = (1/2) \cdot \alpha \cdot x_i + (1/2) \cdot \alpha \cdot \bar{x}_i,$$

as $x_i + \bar{x}_i \geq 1/2$ is always valid. In a similar manner,

if a variable x_i does not exist in a complementary phrase β of type 3', then

$$\beta = \beta \cdot (x_i + \bar{x}_i) = \beta \cdot x_i + \beta \cdot \bar{x}_i$$

holds, since there is a factor $x_j \cdot \bar{x}_j$ in β for a variable x_j where $x_j \cdot \bar{x}_j \leq 1/2 < x_i + \bar{x}_i$ always holds. From the above, we can expand α of type 2' and β of type

3' into disjunctions of product terms in which all variables exist, respectively. A simple phrase and complementary phrase in which all variables exist are called a minterm and complementary minterm, respectively.

Consequently, any regular ternary logic function can always be expanded into the disjunction of the following three types of product terms:

- type 1: $\alpha = x_{1j}^{a_{1j}} \dots x_{ik}^{a_{ik}}$ ----- simple phrase,
- type 2: $(1/2) \cdot \alpha' = (1/2) \cdot x_1^{a_1} \dots x_n^{a_n}$ ----- α' is a minterm
- type 3: $\beta = x_1^{a_1} \dots x_n^{a_n} \cdot x_{ij}^{1-a_{ij}} \dots x_{ik}^{1-a_{ik}}$ ----- complementary minterm,

where a_i is 0 or 1.

Next, let us examine the relations of each type of product term. Here, for two product term γ and γ' , if all literals of γ exist in γ' as well, then it is written as $\gamma \supseteq \gamma'$. In this case, $\gamma + \gamma' = \gamma$ is true; that is, γ' is absorbed by γ in accordance with the absorption law.

[Definition 5] Let $A = (a_1, \dots, a_n)$ be an element of V^n . Then, the element A corresponds to a product term of type 2 or type 3 if the following relations holds:

- if $a_i = 0$, then $x_i^{a_i} = x_i$,
- if $a_i = 1$, then $x_i^{a_i} = \bar{x}_i$,
- if $a_i = 1/2$, then $x_i^{a_i} = x_i \cdot \bar{x}_i$.

[Example 5] $(0, 0, 1)$ corresponds to a product term of type 2, $(1/2) \cdot \bar{x}_1 \cdot \bar{x}_2 \cdot x_3$, and $(0, 1/2, 1)$ corresponds to that of type 3, $\bar{x}_1 \cdot x_2 \cdot \bar{x}_3$. Product terms of type 2 correspond to elements of B^n , and product terms of type 3 to those of $V^n - B^n$, where $B^n = \{0, 1\}^n$.

[Lemma 2] Let α be a product term of type 1, α' be that of type 2 or type 3, and A and A' be elements corresponding to α and α' , respectively. Then,

- (1) if $\alpha(A') = 1$, then $\alpha \supseteq \alpha'$,
- (2) $\alpha'(A) = 1/2$ if and only if $A' < A$.

(Proof) It is shown by the definitions of type 1, type 2, type 3 and Definition 5. (Q.E.D.)

[Definition 6] If a regular ternary logic function F is represented by a logic formula

$$F = \gamma_1 + \dots + \gamma_m,$$

then it is said that F is in the canonical disjunctive form, where $\gamma_i (i=1, \dots, m)$ is one of type 1, type 2 or type 3 and $\gamma_i \not\supseteq \gamma_j$ for all $i, j (i \neq j)$.

[Theorem 7] Any regular ternary logic function can be represented uniquely (ignoring the order of the product terms) by the canonical disjunctive form.

(Proof) Let us suppose $F_1 = \gamma_1 + \dots + \gamma_s$ and $F_2 = \gamma_1' + \dots + \gamma_t'$ are two different canonical disjunctive forms of a regular ternary logic function F . (It is evident from the above discussion that there is at least one canonical disjunctive form for F). Now, we can suppose that a product term γ exists in F_1 but not in F_2 without loss of generality. First, assume γ is a product term of type 1, that is, a simple phrase. If A is an element corresponding to

γ , then $F_1(A)=1$ because $\gamma(A)=1$. Then, it should be $F_1(A)=F_2(A)=1$. Therefore, there is a product term γ' of type 1 corresponding to A' such that $A \ll A'$ in F_2 (Lemma 1(1)), where, by the assumption, $\gamma \neq \gamma'$, that is, $A \neq A'$ holds. Here, $\gamma'(A')=1$ leads to $F_2(A')=1$ which is equal to $F_1(A')=1$. Therefore, in a similar manner, there is a product term γ'' of type 1 corresponding to A'' such that $A' \ll A''$ in F_1 . Then, γ can be omitted by γ'' because $A \ll A''$ and $A \neq A''$, that is, $\gamma \subseteq \gamma''$. Hence, this is contradictory to the assumption that F_1 is the canonical disjunctive form.

Secondly, assume γ is a product term of type 2 or type 3. Letting A be an element corresponding to γ , $\gamma(A)=1/2$ leads to $F_1(A)=1/2$, because if we assume that $F_1(A)=1$, then the following contradiction arises: there should exist a simple phrase γ' such that $\gamma'(A)=1$ in F_1 and γ is omitted by γ' (Lemma 2(1)). Hence, $F_2(A)=1/2$ holds. This means that there is a product term γ' of type 2 or type 3 corresponding to A' such that $A' \ll A$ (Lemma 2(2)) or that there is a simple phrase corresponding to A' such that $A \cap A' \neq \emptyset$ (Lemma 1(2)). Here, the latter does not hold, since if so, then $F_2(A')=F_1(A')=1$ dictates that there is a simple phrase γ'' corresponding to A'' such that $A' \ll A''$ in F_1 and γ is absorbed by γ'' . Therefore, only the former stands valid, where, by the assumption, $\gamma \neq \gamma'$, that is, $A \neq A'$. Similarly, from $\gamma'(A')=1/2$, we can show that there is a product term γ'' of type 2 or type 3 corresponding to A'' such that $A'' \ll A'$ in F_1 . Then, γ is absorbed by γ'' because $A'' \ll A$ and $A'' \neq A$. This is contradictory to the assumption that F_1 is a canonical disjunctive form. Therefore, any product term which exists in F_1 also exists in F_2 . From the above, we have shown that the canonical disjunctive form of F is determined uniquely. (Q.E.D.)

The following is an algorithm to obtain the canonical disjunctive form of any given regular ternary logic function:

- (1) expand the given logic formula into a disjunctive form (a disjunction of product terms),
- (2) expand product terms of type 2' and type 3' into the disjunctions of product terms of type 2 and type 3, respectively,
- (3) based on the absorption law, omit, if any, product terms which are included by other product terms,
- (4) the logic formula obtained finally is a canonical disjunctive form.

[Example 6] The canonical disjunctive form of the regular ternary logic function of Example 4 is obtained as follows:

$$\begin{aligned}
 F &= \bar{x}_1 + (1/2) \cdot \bar{x}_1 + (1/2) \cdot x_2 \\
 &= \bar{x}_1 + (1/2) \cdot \bar{x}_1 \cdot x_2 + (1/2) \cdot \bar{x}_1 \cdot \bar{x}_2 + (1/2) \cdot x_1 \cdot x_2 \\
 &\quad + (1/2) \cdot \bar{x}_1 \cdot x_2 \\
 &= \bar{x}_1 + (1/2) \cdot x_1 \cdot x_2.
 \end{aligned}$$

This paper has concentrated on the canonical disjunctive form, but the canonical conjunctive form can also be treated in a similar fashion.

6. Conclusion

We have defined regular ternary logic functions as a significant and useful family of ternary functions and have discussed the fundamental properties of these functions. In particular, we have considered their representations and canonical forms. Recently, Yamamoto[1980] has introduced three-valued majority functions as a family of significant ternary logic functions. The three-valued majority functions are a special example of regular ternary logic functions described in this paper.

Acknowledgements

The author would like to thank honorary Prof. M. Goto of Meiji University for his continued encouragement. He also wish to thank Prof. J. Berman of the University of Illinois at Chicago Circle and Mr. Y. Ohiwa for advising to refine this paper.

References

- Kleene, S.C.[1952], Introduction to Metamathematics, North-Holland Pub., pp.332--340.
- Goto, M.[1949], Application of logical mathematics to the theory of relay networks, Jour. IEE Japan, Vol.69.
- Mukaidono, M.[1969], On the mathematical structure of C-type fail-safe logic, Trans. IECE Japan, 52-C, 12.
- Mukaidono, M.[1972], On the B-ternary logical function -- A ternary logic considering ambiguity, Systems Computers Controls, 3, No.3, 27--36.
- Mukaidono, M.[1978], The B-ternary logic and its applications to the detection of hazards in combinational switching circuits, Proceedings of 8-th ISMVL, 269--275.
- Mukaidono, M.[1980], Some kinds of functional completeness of ternary logic functions, Proceedings of 10-th ISMVL, 81--87.
- Mukaidono, M.[1981], A set of independent and complete axioms for a fuzzy algebra (Kleene algebra), Proceedings of 11-th ISMVL, 27--34.
- Mukaidono, M.[1982], New canonical forms and their applications to enumerating fuzzy switching functions, Proceedings of 12-th ISMVL, 275--279.
- Mukaidono, M.[1978b], A special kinds of ternary logic functions and their applications to fail safe logic circuits, preprint.
- Yamamoto, Y. and S. Fujita[1980], Three-valued majority functions, Trans. IECE Japan, Vol.J63-D, No.6.
- Yoeli, M. and S. Rinon[1964], Application of ternary algebra to the static hazards, J. ACM, 11, 1.

Session 7A
Reliable Design

PREVIOUS PAGE
IS BLANK

CYCLIC ST-AN CODES AND MODULAR ST DISTANCE

by

Yoshiteru OHKURA, Ryosaku SHIMADA and Toshiharu HASEGAWA

Tokushima Bunri University, Yamashiro, Tokushima, 770 Japan
 Faculty of Engineering, Tokushima University, Tokushima, 770 Japan
 Faculty of Engineering, Kyoto University, Kyoto, 606 Japan

ABSTRACT

Cyclic AN codes play important roles for detecting and correcting errors in digital systems consisting of arithmetic processors and data transmission channels. This paper describes a new class of ternary cyclic AN codes for the digital systems using the symmetric-ternary numbers. In this class, every code with code length n is an *Ideal* in the finite ring of the absolute-minimum residue class modulo 3^n-1 . A new concept of modular distance is introduced for these codes. Many formulas to calculate the actual minimum distance are presented. A good number of multiple-error correcting codes are effectively constructed.

1. INTRODUCTION

Binary arithmetic AN codes are useful for error-detecting and error-correcting in digital systems consisting of arithmetic processors and data transmission channels [1]. An arithmetic AN code with cyclic nature is called a cyclic AN code. A class of binary cyclic AN codes with multiple-error correcting capability were first proposed by D. Mandelbaum [2]. Formulas to calculate the minimum distance of the larger class of these codes were given by N. T. Tsao-Wu [3] and R. T. Chien et al. [4]. The theory of cyclic AN codes has been extended to non-binary ones [5,6]. This paper proposes a new class of ternary cyclic AN codes.

For a ternary number N ,

$$N = \sum_{i=0}^{n-1} a_i 3^i,$$

there are two important number representations; modulo-3 (M3) representation using 0, 1 and 2 as each coefficient a_i and symmetric-ternary (ST) representation using -1, 0 and +1 as each a_i . Ternary arithmetic operations using the ST representation can be performed without considering distinction between signs of numbers. This makes the ternary arithmetic systems clear and efficient considerably [7]. ST arithmetic AN codes, which were proposed by the authors, are considered to be useful for such systems [8,9].

In this paper, cyclic ST-AN codes are defined as a subclass of ST-AN codes after a brief summary

of ST-AN codes. Every cyclic ST-AN code is an *Ideal* in the finite ring of the absolute-minimum residue class modulo 3^n-1 . A new type of modular distance* between two integers is defined in that ring. The error-correcting capability of various cyclic ST-AN codes are evaluated in the distance.

2. SUMMARY of ST-AN CODES

An arithmetic AN code is a set of products AN 's, where N is an integer to be coded and A (code generator) is a constant positive integer. When every AN (code number or code word) is expressed in ST representation (1),

$$AN = a_{n-1}3^{n-1} + \dots + a_1 3 + a_0 \\ = (a_{n-1} \dots a_1 a_0)_{ST}, \quad (a_i \in \{1, 0, \bar{1}\}, i=0, 1, \dots, n-1), \quad (1)$$

where $\bar{1}$ stands for -1, the code is called an ST-AN code. If the code generator A and radix 3 are not relatively prime, the lowest order digits in every code number will always be zeros. This is undesirable, because these digits do not contribute to error control. Therefore, A and 3 should be relatively prime, that is,

$$(A, 3) = 1. \quad (2)$$

ST arithmetic weight, shortly ST weight, of an integer $N=(a_{m-1} \dots a_1 a_0)_{ST}$ is defined by

$$W_{ST}(N) = \sum_{i=0}^{m-1} |a_i|. \quad (3)$$

The ST weight of every code number AN (or every integer) is easily obtained from the number of nonzero digits in its ST representation (1), because the absolute value $|a_i|$ is equal to either 0 or 1, but not 2.

Suppose that, in consequence of failure or noise in the system, an error occurs at only one digit a_i of a code word AN and then AN turns into an erroneous word R . Then, two types of errors are considered as follows:

* The ordinary concept of modular distance was first proposed by T. R. N. Rao et al. [11]. This is defined as a distance between two integers in the non-negative minimum residue class modulo 3^n-1 .

- (1) 1-error ; the difference between AN and R = 3^i , (as shown in Fig. 1(a)).
- (2) 2-error ; the difference between AN and R = 2×3^i , (as shown in Fig. 1(b)).

In the ordinary AN codes, weight 1 is given to both 1-error and 2-error. This means that every error at one digit is treated as the same in the weight. In certain types of arithmetic processors and data transmission channels [9], the probability that 2-error occurs is remarkably less than the probability that 1-error does. In this case, ST weight is a more natural metric than the ordinary one.




Fig. 1 Types of the errors occurring at a digit a_i in $AN = (a_{n-1} \dots a_i \dots a_1 a_0)_{ST}$.
 ---> : A carry into the upper digit a_{i+1} , which is a kind of apparent propagation of these errors.)

3. CYCLIC ST-AN CODES and THEIR CONSTRUCTION

[Definition 1] An ST-AN code is a cyclic ST-AN code, if and only if, for any code number;

$$AN = (a_{n-1} a_{n-2} \dots a_1 a_0)_{ST},$$

an ST number;

$$(a_{n-2} \dots a_1 a_0 a_{n-1})_{ST}$$

obtained by shifting cyclically the digits of AN to the left once is also a code number.

For any code number AN of an ST-AN code, a number obtained by shifting cyclically the digits of AN to the left once is expressed in (4).

$$(a_{n-2} \dots a_1 a_0 a_{n-1})_{ST} = 3AN - a_{n-1}(3^n - 1) \quad (4)$$

If $3^n - 1$ is divisible by A, this number is also a multiple of A, that is, another code word. If $3^n - 1$ is not divisible by A, this number can not be a code word. Therefore, the following theorem is obtained.

[Theorem 1] An ST-AN code with code length n is a cyclic ST-AN code if and only if the code generator A divides $3^n - 1$.

The above theorem means that there exists a positive integer B satisfying the following equation:

$$3^n - 1 = AB \quad (5)$$

Therefore, a cyclic ST-AN code can be constructed

as follows:

- (1) A positive integer B such that $(3, B) = 1$ is chosen for the number of code words.
- (ii) If 3 belongs to the exponent e modulo B, that is, $e = E(3, B)$, there exists a positive integer A satisfying

$$A = (3^e - 1)/B \quad (6)$$

Then, an ST-AN code with code length $n=e$ is generated by A in (6). This code is a cyclic ST-AN code by Theorem 1.

An absolute-minimum complete-residue system modulo AB ($=3^n - 1$);

$$R_{AB} = \{0, \pm 1, \pm 2, \dots, \pm(\frac{AB}{2} - 1), \frac{AB}{2}\} \quad (7)$$

forms a commutative ring under addition and multiplication modulo AB. The cyclic ST-AN code is a subset of R_{AB} , which consists of multiples of A. For any two code words AN_1 and AN_2 ,

$$(AN_1 \pm AN_2) \bmod AB = A[(N_1 \pm N_2) \bmod B]^*.$$

This means that the sum of the code words (or the difference between them) is also another code word. In this sense, cyclic ST-AN code is a linear code. It can be shown that cyclic ST-AN code is an Ideal I_A of R_{AB} generated by A.

The structure of a cyclic ST-AN code I_A with code length $n=e$ is explained through the decomposition of the absolute-minimum complete-residue system modulo B, i. e., R_B . The following discussion is analogous to that of ordinary cyclic AN codes [3,5]. A cyclic ST-AN code can be decomposed as follows:

$$I_A = \sum_{d_j | B} Ad_j \cdot G(B/d_j), \quad (G(B/B) = G(1) = \{0\}), \quad (8)$$

where $d_j (1 \leq d_j \leq B)$ is an exact divisor of B and $G(B/d_j)$ is an absolute-minimum reduced-residue system modulo B/d_j . Then, $G(B/d_j)$ forms a commutative group under multiplication. Every term $Ad_j \cdot G(B/d_j)$ is called a subcode. Each subcode has as many code words as $\varphi(B/d_j)$, i. e., the order of $G(B/d_j)$, where φ is Euler's function.

In every $G(B/d_j)$, the subset;

$$H^1(B/d_j) = \{3^k \bmod B/d_j \mid k=0, 1, \dots, e_j-1\}, \quad (e_j = E(3, B/d_j)) \quad (9)$$

forms a subgroup of $G(B/d_j)$ under multiplication.

Consider subsets formed as follows: The first subset is the subgroup $H^1(B/d_j)$ with the identity. The second subset $H^2(B/d_j)$ is a set which the first element is any element b_2 of $G(B/d_j)$ not appearing in the first subset and the rest elements are obtained by multiplying each subgroup element by the first element b_2 . So that each element is given by $[b_2 \times (3^k \bmod B/d_j)] \bmod B/d_j = b_2 3^k \bmod B/d_j$. Similarly a third, fourth and fifth subset are formed and each is formed with a previously unused group element until all the group elements appear somewhere. As the results, $G(B/d_j)$ can be partitioned into mutually exclusive cosets;

* For any two integers a and $m > 0$, the absolute-minimum residue modulo m is denoted "a mod m" throughout this paper.

$$H^l(B/d_j) = \{b_7 3^k \bmod B/d_j \mid k=0,1,\dots,e_j-1\}. \quad (10)$$

A subcode corresponding to $G(B/d_j)$ is moreover partitioned into one or more component codes in (11).

$$\text{Adj} \cdot G(B/d_j) = \sum_{l=1}^{v_j} \text{Adj} \cdot H^l(B/d_j), \quad (v_j = \mathcal{P}(B/d_j)/e_j) \quad (11)$$

Every component code consists of code words which are cyclic shifts of a code word belonging to it. The component code is called to be strictly cyclic. Evidently, every code word of a component code has exactly the same ST weight. Code word $\text{Adj} b_7$ of a component code $\text{Adj} \cdot H^l(B/d_j)$ is called the leading code word and the ST weight is called ST weight of the component code.

When a code word AN of I_A is expressed in ST representation (1), a digit a_i is given by the following equation [10].

$$a_i = -(B \bmod 3) [(N \times 3^{n-1} \bmod B) \bmod 3], \quad (i=0,1,\dots,n-1) \quad (12)$$

Suppose that code word AN is the leading code word of $\text{Adj} \cdot H^l(B/d_j)$. Then, $N=d_j b_7$ and d_j is an exact divisor of B . Equation (12) is consequently expressed in the following equation;

$$a_i = -(B \bmod 3) [d_j (b_7 3^{n-1} \bmod B/d_j) \bmod 3] = -(B \bmod 3) [d_j \bmod 3] [(b_7 3^{n-1} \bmod B/d_j) \bmod 3]. \quad (13)$$

The term $b_7 3^{n-1} \bmod B/d_j$ in (13) is an element of the coset $H^l(B/d_j)$. When the integer l of this term changes from 0 to $n-1$, the value of this term takes all elements of this coset exactly at n/e_j times. Since $(3, B)=1$, $B \bmod 3 \neq 0$. So that $d_j \bmod 3 \neq 0$ because d_j is an exact divisor of B . Therefore, the digit a_i in (13) is nonzero, i. e., 1 or $\bar{1}$, unless $[(b_7 3^{n-1} \bmod B/d_j) \bmod 3]$ is equal to zero. From the definition of ST weight, the ST weight of the component code is given by the following theorem:

[Theorem 2] ST weight of a component code $\text{Adj} \cdot H^l(B/d_j)$, that is, $W_{ST}(\text{Adj} b_7)$ is given by the following formula:

$$W_{ST}(\text{Adj} b_7) = n/e_j \times [\text{the number of those element of } H^l(B/d_j) \text{ which are not multiples of } 3], \quad (14)$$

where $n(=e_1)$ is the code length.

Example 1. A cyclic ST-AN code I_A with 44 code words ($B=44=2^2 \times 11$);

$$\begin{aligned} \text{code length } n &= E(3,44) = 10 \\ \text{code generator } A &= 1342 \text{ (from (6))} \end{aligned}$$

Since B has 6 divisors 1, 2, 4, 11, 22 and 44, I_A is decomposed into 6 subcodes as follows;

$$\begin{aligned} I_A &= A \cdot G(44) + A2 \cdot G(22) + A4 \cdot G(11) + A11 \cdot G(4) \\ &\quad + A22 \cdot G(2) + \{0\} \\ &= A \cdot \{\pm 1, \pm 3, \pm 5, \pm 7, \pm 9, \pm 13, \pm 15, \pm 17, \pm 19, \pm 21\} \end{aligned}$$

$$\begin{aligned} &+ A2 \cdot \{\pm 1, \pm 3, \pm 5, \pm 7, \pm 9\} \\ &+ A4 \cdot \{\pm 1, \pm 2, \pm 3, \pm 4, \pm 5\} \\ &+ A11 \cdot \{\pm 1\} + A22 \cdot \{1\} + \{0\}. \end{aligned}$$

Then, for instance, a subcode $A2 \cdot G(22)$ is decomposed into two component codes $A2 \cdot H^1(22)$ and $A2 \cdot H^2(22)$, because $v_2 = \mathcal{P}(22)/E(3,22) = 10/5$. The subgroup $H^1(22)$ and the other coset $H^2(22)$ are shown in Table 1. The ST weight of the component code $A2 \cdot H^1(22)$ is given by (14). Consequently,

$$W_{ST}(A2) = 10/5 \times 3 = 6 (=W_{ST}(-A2)).$$

In fact, both leading code words of these component codes are expressed in

$$\begin{aligned} A2 &= 2684 = (0011\bar{1} \ 0011\bar{1})_{ST} \\ \text{and} \\ -A2 &= -2684 = (00\bar{1}\bar{1} \ 00\bar{1}\bar{1})_{ST}. \end{aligned}$$

Table 1 The subgroup and another coset in $G(22)$

k	0	1	2	3	4	
$3^k \bmod 22$	1	3	9	5	-7	$H^1(22)$
$-3^k \bmod 22$	-1	-3	-9	-5	7	$H^2(22) = -H^1(22)$

4. MODULAR ST DISTANCE and ERROR-CORRECTING CAPABILITY of CYCLIC ST-AN CODES

[Definition 2] Modular ST distance $D_{MST}(N, M)$ between any pair of integers in R_{AB} is defined as

$$D_{MST}(N, M) = W_{ST}((N - M) \bmod AB). \quad (15)$$

By using the properties of ST weight [8,9] and the above definition, it can be shown that the following theorem is true [10]. Modular ST distance is simply called MST distance, hereafter.

[Theorem 3] MST distance is a metric function satisfying the following relations.

$$\left. \begin{aligned} D_{MST}(N, M) &\geq 0 \quad (\text{positive definite}) \\ D_{MST}(N, M) &= D_{MST}(M, N) \quad (\text{symmetry}) \\ D_{MST}(N, M) &\leq D_{MST}(N, L) + D_{MST}(L, M) \quad (\text{triangle inequality}) \end{aligned} \right\} (16)$$

[Definition 3] The minimum of all the distances between every pair of code words of a cyclic ST-AN code is called the minimum MST distance d_m of the code.

As a cyclic ST-AN code is a linear code, the addition or the subtraction modulo AB of every pair of code words results in another code word. Namely, the MST distance between every two code words is equal to ST weight of another code word. Therefore, the minimum MST distance of a cyclic ST-AN code is equal to the minimum ST weight of the code.

Suppose that an ST number E is erroneously added to the code word AN in consequence of failure or noise in the system. Then, if ST

weight of E is d this error is called a d-fold error. The relation between the minimum MST distance of a cyclic ST-AN code and error-correcting capability is described in Theorem 4 and Corollary 4.1. These proofs are omitted because these can be derived by using the triangle inequality in (16), as easily as the case in parity check codes.

[Theorem 4] A cyclic ST-AN code can detect all errors of d-fold or less if and only if the minimum MST distance d_m satisfies $d_m \geq d+1$. And a cyclic ST-AN code can correct all errors of t-fold or less if and only if $d_m \geq 2t+1$.

[Corollary 4.1] A cyclic ST-AN code can correct all errors of t-fold or less and can detect all errors of d-fold or less if and only if $d_m \geq t+d+1$, where $t \leq d$.

5. CALCULATION of MINIMUM MST DISTANCE

A basic way of generating a cyclic ST-AN code has been given in 3. The error-correcting capability is measured by using of the minimum MST distance as mentioned in 4. If the capability of the code is unknown the code is useless. The minimum MST distance can be effectively calculated by the following three steps procedure.

1. Decomposition of B, the number of code words, as shown in Example 1.
2. Calculation of ST weight of every component code by using Theorem 2.
3. Determination of the minimum among these weights.

Many formulas to calculate the minimum MST distances of cyclic ST-AN codes having the following forms of B will be given. In these forms, both p and q are prime numbers not less than 5 and have various constraints.

- i. p, 2p, 4p
- ii. $p^\alpha, 2p^\alpha, 4p^\alpha, (\alpha \geq 2)$
- iii. $2^\gamma, (\gamma \geq 3)$
- iv. pq, 2pq
- v. $p^\alpha q, 2p^\alpha q, (\alpha \geq 2)$
- vi. $p^\alpha q^\beta, 2p^\alpha q^\beta, (\alpha, \beta \geq 2)$

Every subcode of the cyclic ST-AN codes mentioned here consists of one component code or two in terms of the constraints. If a subcode consists of a single component code is called to be self-complementary. Then, $\mathcal{G}(B/d_j)/e_j=1$. From (11), $\mathcal{G}(B/d_j) = H^l(B/d_j)$ because 3 is the primitive root modulo B/d_j. Therefore, if a code word AN belongs to the component code, -AN also belongs to the same component code. On the other hand, if a subcode consists of two component codes and each AN and -AN belongs to another component code, as shown in A2-G(22) of Example 1, the component codes are called to be mutually complementary. In these cases, every code word belonging to the subcode has the same weight. Therefore,

ST weight of a self-complementary component code $\text{Adj} \cdot \mathcal{G}(B/d_j)$:
 $n/e_j \times$ [the number of elements which are not multiples of 3 in $\mathcal{G}(B/d_j)$]

and

ST weight of mutually complementary component codes $\pm \text{Adj} \cdot H^l(B/d_j)$:

$n/e_j \times$ [a half of the number of elements which are not multiples of 3 in $\mathcal{G}(B/d_j)$].

The following formulas to calculate the minimum MST distance can be obtained on the basis of these points. They are derived from number theory. Since these processes are pretty long, an example of the fundamental derivation will be given in Appendix. The other formulas can be obtained by applying the similar way to the case of Appendix.

i. $B=p, 2p, 4p$

i-1. p; a prime having 3 as a primitive root

(a) $B=p; n=p-1, A=(3^n-1)/p$

$$d_m = \begin{cases} 2/3 \times (p-1), & (p \equiv 1 \pmod{3}) \\ 2/3 \times (p+1), & (p \equiv -1 \pmod{3}) \end{cases}$$

(b) $B=2p; n=p-1, A=(3^n-1)/(2p)$

$$d_m = \begin{cases} 2/3 \times (p-1), & (p \equiv 1 \pmod{3}) \\ 2/3 \times (p-2), & (p \equiv -1 \pmod{3}) \end{cases}$$

(c) $B=4p, 4|(p-1); n=p-1, A=(3^n-1)/(4p)$

$$d_m = 2/3 \times (p-2), (p \equiv -1 \pmod{3})$$

i-2. p; a prime having -3, but not 3, as a primitive root

(a') $B=p; n=(p-1)/2, A=(3^n-1)/p$

$$d_m = 1/3 \times (p+1), (p \equiv -1 \pmod{3})$$

(b') $B=2p; n=(p-1)/2, A=(3^n-1)/(2p)$

$$d_m = 1/3 \times (p-2), (p \equiv -1 \pmod{3})$$

(c') $B=4p; n=p-1, A=(3^n-1)/(4p)$

(See Example 1.)

$$d_m = (\text{the same as } d_m \text{ in (c)})$$

ii. $B=p^\alpha, 2p^\alpha, 4p^\alpha, (\alpha \geq 2)$

ii-1. p^α ; a power of a prime having 3 as a primitive root

(d) $B=p^\alpha; n=p^{\alpha-1}(p-1), A=(3^n-1)/p^\alpha$

$$d_m = \begin{cases} 2/3 \times p^{\alpha-1}(p-1), & (p \equiv 1 \pmod{3}) \\ 2/3 \times p^{\alpha-2}(p+1)(p-2), & (p \equiv -1 \pmod{3}) \end{cases}$$

(e) $B=2p^\alpha; n=p^{\alpha-1}(p-1), A=(3^n-1)/(2p^\alpha)$

$$d_m = \begin{cases} 2/3 \times p^{\alpha-1}(p-1), & (p \equiv 1 \pmod{3}) \\ 2/3 \times p^{\alpha-1}(p-2), & (p \equiv -1 \pmod{3}) \end{cases}$$

(f) $B=4p^\alpha, 4|(p-1); n=p^{\alpha-1}(p-1), A=(3^n-1)/(4p^\alpha)$

$$d_m = 2/3 \times p^{\alpha-1}(p-2), (p \equiv -1 \pmod{3})$$

ii-2. p^α ; a power of a prime having -3, but not 3, as a primitive root

(d') $B=p^\alpha; n=p^{\alpha-1}(p-1)/2, A=(3^n-1)/p^\alpha$

$$d_m = 1/3 \times p^{\alpha-2}(p+1)(p-2), (p \equiv -1 \pmod{3})$$

(e') $B=2p^\alpha; n=p^{\alpha-1}(p-1)/2, A=(3^n-1)/(2p^\alpha)$

$$d_m = 1/3 \times p^{\alpha-1}(p-2), (p \equiv -1 \pmod{3})$$

(f') $B=4p^\alpha; n=p^{\alpha-1}(p-1), A=(3^n-1)/(4p^\alpha)$

$$d_m = (\text{the same as } d_m \text{ in (f)})$$

iii. $B=2^\gamma, (\gamma \geq 3)$

(g) $B=2^\gamma; n=2^{\gamma-2}, A=(3^n-1)/(2^\gamma)$

$$d_m = 2^{\gamma-3} (= 1/8 \times 2^\gamma)$$

iv. $B=pq, 2pq$

iv-1. p, q ; primes having 3 as each primitive root,
 $4 \mid (p-1)$ or $4 \mid (q-1)$,
 $(p-1, q-1)=2$.

(h) $B=pq; n=(p-1)(q-1)/2, A=(3^n-1)/(pq)$

$$d_m = \begin{cases} 1/3 \times [(p-1)(q-1)-4], & (p \equiv q \equiv -1 \pmod{3}) \\ 1/3 \times (p-1)(q-1), & \text{(the other cases)} \end{cases}$$

(i) $B=2pq; n=(p-1)(q-1)/2, A=(3^n-1)/(2pq)$

$$d_m = \begin{cases} 1/3 \times (p-1)(q-2), & (p \equiv -q \equiv 1 \text{ or } p \equiv q \equiv -1 \pmod{3}), p > q \\ 1/3 \times (p-2)(q-1), & (p \equiv -q \equiv -1 \text{ or } p \equiv q \equiv -1 \pmod{3}), p < q \end{cases}$$

iv-2. p ; a prime having 3 as a primitive root,
 q ; a prime having -3, but not 3,
 $(p-1, q-1)=2$.

(h') $B=pq$; (all the same as in (h))

(i') $B=2pq; n=(p-1)(q-1)/2, A=(3^n-1)/(2pq)$

$$d_m = \begin{cases} 1/3 \times (p-1)(q-2), & (p \equiv -q \equiv 1 \text{ or } p \equiv q \equiv -1 \pmod{3}), p > q \\ 1/3 \times (p-2)(q-1), & (p \equiv -q \equiv -1 \pmod{3}), p < q \end{cases}$$

v. $B=p^\alpha q, 2p^\alpha q, (\alpha \neq 2)$

v-1. p^α, q ; a power of a prime and a prime having 3 as primitive roots,
 $4 \mid (p-1)$ or $4 \mid (q-1)$,
 $(p^\alpha - p^{\alpha-1}, q-1)=2$.

(j) $B=p^\alpha q; n=p^{\alpha-1}(p-1)(q-1)/2, A=(3^n-1)/(p^\alpha q)$

$$d_m = \begin{cases} 1/3 \times p^{\alpha-1}(p-1)(q-1), & (p \equiv 1 \pmod{3}) \\ 1/3 \times p^{\alpha-2}(p+1)(p-2)(q-1), & (p \equiv -q \equiv -1 \text{ or } p \equiv q \equiv -1, 2p+1 < q) \\ 1/3 \times p^{\alpha-1}[(p-1)(q-1)-4], & (p \equiv -q \equiv -1, 2p+1 > q) \end{cases}$$

(k) $B=2p^\alpha q; n=p^{\alpha-1}(p-1)(q-1)/2,$

$$A=(3^n-1)/(2p^\alpha q)$$

$$d_m = \begin{cases} 1/3 \times p^{\alpha-1}(p-1)(q-2), & (p \equiv -q \equiv 1 \text{ or } p \equiv q \equiv -1, p > q) \\ 1/3 \times p^{\alpha-1}(p-2)(q-1), & (p \equiv q \equiv -1, p < q \text{ or } p \equiv -q \equiv -1) \end{cases}$$

v-2. p^α ; a power of a prime having 3 as a primitive root,
 q ; a prime having -3, but not 3,
 $(p^\alpha - p^{\alpha-1}, q-1)=2$.

(j') $B=p^\alpha q$; (all the same as in (j))

(k') $B=2p^\alpha q$; (all the same as in (k))

v-3. p^α ; a power of a prime having -3, but not 3 as a primitive root,
 q ; a prime having 3,
 $(p^\alpha - p^{\alpha-1}, q-1)=2$.

(j'') $B=p^\alpha q$; (all the same as in (j))

(k'') $B=2p^\alpha q$; (all the same as in (k))

vi. $B=p^\alpha q^\beta, 2p^\alpha q^\beta, (\alpha, \beta \neq 2)$

vi-1. p^α, q^β ; powers of primes having 3 as primitive roots,
 $4 \mid (p-1)$ or $4 \mid (q-1)$,
 $(p^\alpha - p^{\alpha-1}, q^\beta - q^{\beta-1})=2$

(l) $B=p^\alpha q^\beta; n=p^{\alpha-1}q^{\beta-1}(p-1)(q-1)/2,$

$$A=(3^n-1)/(p^\alpha q^\beta)$$

$$d_m = \begin{cases} 1/3 \times p^{\alpha-1}q^{\beta-2}(p-1)(q+1)(q-2), & (p \equiv -q \equiv 1 \text{ or } p \equiv q \equiv -1, q < (p-1)/2) \\ 1/3 \times p^{\alpha-2}q^{\beta-1}(p+1)(p-2)(q-1), & (p \equiv -q \equiv -1 \text{ or } p \equiv q \equiv -1, q > 2p+1) \\ 1/3 \times p^{\alpha-1}q^{\beta-1}[(p-1)(q-1)-4], & (p \equiv q \equiv -1, (p-1)/2 < q < 2p+1) \end{cases}$$

(m) $B=2p^\alpha q^\beta; n=p^{\alpha-1}q^{\beta-1}(p-1)(q-1)/2,$

$$A=(3^n-1)/(2p^\alpha q^\beta)$$

$$d_m = \begin{cases} 1/3 \times p^{\alpha-1}q^{\beta-1}(p-1)(q-2), & (p \equiv -q \equiv 1 \text{ or } p \equiv q \equiv -1, p < q) \\ 1/3 \times p^{\alpha-1}q^{\beta-1}(p-2)(q-1), & (p \equiv q \equiv -1, p > q \text{ or } p \equiv -q \equiv -1) \end{cases}$$

vi-2. p^α ; a power of a prime having 3 as a primitive root,
 q^β ; a power of a prime having -3, but not 3,
 $(p^\alpha p^{\alpha-1}, q^\beta q^{\beta-1})=2$.

(l') $B=p^\alpha q^\beta$; (all the same as in (l))

(m') $B=2p^\alpha q^\beta$; (all the same as in (m))

Table 2 Minimum MST distance of cyclic ST-AN codes
 (°; minimum B satisfying each type of conditions)

B	$\varphi(B)$	$E(3, B) = n$	$E(-3, B)$	Type	d_m
5	4	4	4	(a)°	4
7	6	6	6	(a)°	4
8	4	2	2	(g)°	1
10	4	2	2	(b)°	2
11	10	5	10	(a')°	4
13	12	3	6	(c)°	2
14	6	6	3	(b)°	4
16	8	4	4	(e)°	2
17	16	16	16	(a)°	12
19	18	10	9	(a)°	12
20	8	4	4	(c)°	2
22	10	5	10	(b')°	3
23	22	11	22	(a)°	8
25	20	20	20	(d)°	12
26	12	3	6	(c)°	1
28	12	6	3	(d)°	2
29	28	20	28	(a)°	20
31	30	30	15	(a)°	20
32	16	8	8	(c)°	4
34	16	16	16	(b)°	10
35	24	12	12	(h)°	8
37	36	18	9	(a)°	12
40	16	4	4	(c)°	2
41	40	8	8	(a)°	4
43	42	42	21	(a)°	28
44	20	10	10	(c)°	6
46	22	11	22	(b)°	7
47	46	23	46	(a)°	16
49	42	42	21	(d)°	28
50	20	20	20	(e)°	10
52	24	6	6	(c)°	2
53	52	52	52	(a)°	36
55	40	20	20	(h)°	12
64	32	16	16	(g)°	8
70	24	12	12	(i)°	6
100	40	20	20	(f)°	10
110	40	20	20	(i)°	10
175	120	60	60	(j)°	36
350	120	60	60	(k)°	30
529	506	253	506	(d)°	168
539	420	210	210	(j)°	140
1058	506	253	506	(e)°	161
1078	420	210	210	(k)°	126
1225	840	420	420	(l)°	252
2116	1012	506	506	(f)°	322
2450	840	420	420	(i)°	210
2645	2024	1012	1012	(j)°	644
5290	2024	1012	1012	(k)°	506

Minimum MST distance d_m of a code with composite number B not satisfying the conditions mentioned above can be found by a computer program performing the basic process to find d_m (Step 1 -

3). A part of the results is shown in Table 2. The codes whose d_m 's can be found by the formulas mentioned above are also shown in that table.

The minimum MST distance d_m of each code mentioned above is plotted against B in Fig. 2. It can be seen that d_m of every code lies along one of four lines, i. e., $d_m/B=2/3, 1/3, 1/6$ or $1/8$. From every formula to calculate d_m , it can be found that d_m/n , which is called the capability of the code, is nearly equal to $2/3$ except a case of (g). The capability of a code satisfying the condition (g) whose B is represented as 2^Y is incidentally equal to $1/2$.

These cyclic ST-AN codes are multiple-error correcting codes and are effectively useful because of simplicity of these formulas.




Fig. 2 Plot of d_m for cyclic ST-AN codes satisfying the conditions i - vi on B

6. CONCLUSION

A new class of ternary cyclic AN codes and a new type of modular arithmetic distance were introduced in this paper. This class is considered to be useful for error control in ternary digital systems consisting of symmetric-ternary arithmetic processors and ternary data transmission channels.

Symmetric-ternary arithmetic operations can be performed without considering distinction between signs of numbers. These operations are much simpler and clearer than the ordinary ternary ones in which a negative number is represented as the complement to 3^n or 3^n-1 . This makes the derivation of these formulas for d_m effective in many cases mentioned in 5.

Many formulas to calculate the actual minimum MST distances of cyclic ST-AN codes were presented under various conditions on prime factors of B. Cyclic ST-AN codes satisfying these conditions have multiple-error correcting capability. The decoding problem will be studied in subsequent works.

REFERENCES

[1] Peterson, W. W. and Weldon Jr., E. J., "Error

Correcting Codes", 2nd ed., The MIT Press, Cambridge, Mass. (1972)

- [2] Mandelbaum, D., "Arithmetic codes with large distance", IEEE Trans., Inf. Theory, vol. IT-13, pp. 237-242 (1967)
- [3] Tsao-Wu, N. T., "Arithmetic cyclic codes", Part I of Communication Theory Group Report No. 10, Northeastern Univ., Boston, Mass. (1968)
- [4] Chien, R. T., Hong, S. J. and Preparata, F. P., "Some results in the theory of arithmetic codes", R-440, Coordinated Science Laboratory, Univ. of Illinois (1971)
- [5] Fukumura, T. and Goto, M., "Arithmetic Coding Theory", Corona Publishing Co. Ltd, Tokyo (1978) (in Japanese)
- [6] Ecker, A., "How to compute the minimum distance for cyclic AN-codes over an arbitrary base", Inf. and Cont., 46, pp. 219-240 (1980)
- [7] Mine, H., Hasegawa, T. and Shimada, R., "Ternary four arithmetic operations", IECE Trans., vol. 54-C, No. 1, pp. 66-73 (1971)
- [8] Ohkura, Y., Shimada, R. and Hasegawa, T., "Symmetric ternary arithmetic weight and symmetric ternary arithmetic AN codes", 11th Int. Symp. on Multi-Valued-Logic, pp. 163-167 (1981)
- [9] Ohkura, Y., Shimada, R. and Hasegawa, T., "Symmetric ternary arithmetic AN codes", IECE Trans., vol. J64-D, No. 6, pp. 502-509 (1981)
- [10] Ohkura, Y., Shimada, R. and Hasegawa, T., "Fundamental concept of cyclic ST-AN codes", IECE Trans., vol. J65-D, No. 11, pp. 1358-1365 (1982)
- [11] Rao, T. R. N. and Garcia, O. N., "Cyclic and multiresidue codes for arithmetic operations", IEEE Trans., Inf. Theory, vol. IT-17, No. 1, pp. 85-91 (1971)

APPENDIX

A derivation of formulas to calculate the minimum MST distance in the case of i-1 (a) :

Since 3 is a primitive root modulo p and p is a prime number,

$$E(3, p) = \mathcal{P}(p) = p-1.$$

Therefore, the code length $n = p-1$ and the code generator $A = (3^{p-1}-1)/p$ from (6). Moreover,

$$\begin{aligned} G(p) &= H^1(p) \\ &= \{3^k \bmod p \mid k=0, 1, \dots, p-2\} \\ &= \{\pm k' \mid k'=1, 2, \dots, (p-1)/2\}. \end{aligned}$$

By Theorem 2, ST weight of the component code $A \cdot H^1(p)$ is equal to the number of those elements of $G(p)=H^1(p)$ which are not multiples of 3. When $p \equiv 1 \pmod{3}$, $(p-1)/2$ is also a multiple of 3. All of the elements which are not multiples of 3 are as follows;

$$\{\pm 1, \pm 2, \pm 4, \pm 5, \dots, \pm[(p-1)/2-2], \pm[(p-1)/2-1]\}.$$

Then, the number of these elements is given by $2 \times (2/3) \times (p-1)/2 = 2/3 \times (p-1)$. When $p \equiv -1 \pmod{3}$, $(p+1)/2$ is a multiple of 3. Since all the elements which are not multiples of 3 are as follows;

$$\{\pm 1, \pm 2, \pm 4, \pm 5, \dots, \pm[(p+1)/2-2], \pm[(p+1)/2-1]\},$$

the number of these elements is $2 \times (2/3) \times (p+1)/2 = 2/3 \times (p+1)$.

A UNIFIED APPROACH TO COMPOSITE MVL WITH MONOTONIC SUBFUNCTION

Matsuroh Nakamichi and Hideo Itoh

Department of Electronic Engineering, Faculty of Engineering
Chiba University, Yayoi-cho, Chiba 260, Japan

ABSTRACT

The concept of composite multiple-valued logic (CMVL) is introduced. The CMVL has subfunctions in the subsets of logical values. The subfunctions, especially monotonic ones play role to make the system testable; fault detectable and diagonosable.

The CMVL contains C-type fail safe logic and A-type which have one monotonically increasing subfunction, and also contains some new logics, D-type with two monotonic ones, J-type with three monotonic ones etc..

Classification and properties of these functions and systems are discussed using the concept of CMVL, and the properties give suggestions for design strategies of two valued or binary and multiple valued or higher radix testable logical systems.

I. INTRODUCTION

An advantage or merit of multiple-valued logic (MVL) is that it has three or more radix. The higher radix should bring about higher information processing capability per unit gate and also higher transmission density of information per line. To utilize and realize these features, the basic and application oriented studies of MVL have been done [1-4].

Another merit originated in higher radix or multiple logical values is that MVL can have useful two valued and, in general, multiple valued special subfunctions in the subset of logical values. Taking notice of these subfunctions, one can introduce new classes of special functions which are connected with new applications [5-16].

Typical works of this area are found in the studies of fail safe logical systems. Their features are based on the monotonic properties [4], which also bring about testability; fault detectability and diagnosability [5-12]. Non-fail safe but testable systems and their elements are also studied [12-15], and they are classified using ordered graph [14]. Another approach, the higher radix technique, for testable system are proposed [16].

In this paper, a unified approach to CMVL with monotonic subfunctions is presented. These CMVL's contain C-type and A-type 3 valued logic and D-type, J-type MVL. The relations among these functions and the special properties which are attributed to the

monotonic subfunctions are discussed. These properties also give suggestions for designing of testable digital systems [11-15].

II. DEFINITION AND CLASSIFICATION OF CMVL(1) CMVL and subfunctions(a) Definition and notations

The MVL can have some non-constant subfunctions in the domain of subsets of multiple logical values. These MVL's are defined as follows:

Definition 1

Let the function of r valued n variable combinational circuit be

$$f: L^n \rightarrow L, \quad L = \{v_1, v_2, \dots, v_j, \dots, v_r\} \\ = \{v_{11}, v_{12}, \dots, v_{1j}, \dots, v_{1p}, \\ v_{21}, v_{22}, \dots, v_{2j}, \dots, v_{2q}, \\ v_{i1}, v_{i2}, \dots, v_{ij}, \dots, v_{it}, \\ v_{m1}, v_{m2}, \dots, v_{mj}, \dots, v_{mu}\} \quad (1) \\ p + q + \dots + t + \dots + u = r$$

where L is the whole set of v_j or v_{ij} which represent a logical value.

The function f is defined as a composite multiple valued logic (CMVL) or CMVL function, if f has following subfunctions g_i or both g_i and h_j :

$$g_i: L_i^n \rightarrow L_i, \quad L_i = \{v_{i1}, v_{i2}, \dots, v_{ij}, \dots, v_{it}\} \quad (2)$$

$$h_j: L_j^n \rightarrow L_j, \quad L_j = \{v_{1j}, v_{2j}, \dots, v_{ij}, \dots, v_{mj}\} \quad (3)$$

where L_i and L_j are subsets of logical values, and

$v_{i1}, v_{i2}, \dots, v_{ij}, \dots, v_{it}$ are logical values in the L_i ,

$v_{1j}, v_{2j}, \dots, v_{ij}, \dots, v_{mj}$ are the ones in the subsets

$L_1, L_2, \dots, L_i, \dots, L_m$ respectively.

By exchanging the partial or all input or output variables to the other definite ones, if the function satisfies the relation (2), or relations (2) and (3), the function f can be treated as the equivalent CMVL.

If some functions in the function group h_j ; $h_1, h_2, \dots, h_j, \dots$, are the same or the same class of functions, the group of function h_j can be expressed as follows:

$$h_s: L_s^n \rightarrow L_s, L_s = \{\{S_1\}, \{S_2\}, \dots, \{S_i\}, \dots, \{S_m\}\} \subseteq L \quad (4)$$

or
$$h_p: L_p^n \rightarrow L_p, L_p = \{\{L_1\}, \{L_2\}, \dots, \{L_i\}, \dots, \{L_m\}\} = L \quad (5)$$

where L_s and L_p are sets of sets, $\{S_i\} \subseteq \{L_i\}$ for every i , and S_i, L_i must satisfy equation (2).

In other word, equation (4), (5) show that the logical operations for the combinations of each logical value in different $\{S_i\}$ or $\{L_i\}$ are equal or in the same class. If the logical operations are the same, the $\{S_i\}$ or $\{L_i\}$ in equation (4) or (5) can be treated as equivalent single value with respect to the logical operations. (see Appendix)

(b) Classification by subfunctions [15]

The CMVL is classified by the number and classes of the subfunctions, g_i and h_i , and their properties. Some examples of composite three valued logic (abbreviated to CTVL) are shown as follows:

(i) Number of logical values subset

Example 1 Three valued logic with logical values 0, 1, and R can have a set in the following combinations of logical values:

$\{1, 0\}$, $\{\{R\}, \{1, 0\}\}$ Note: In reference [15] and others, R is expressed by symbol ϕ .
 $\{0, R\}$, $\{\{1\}, \{0, R\}\}$
 $\{R, 1\}$, $\{\{0\}, \{R, 1\}\}$

(ii) Set of subfunctions and related notations

The CTVL can have a set of subfunctions, 2 valued functional complete [4] and monotonic [4] ones etc..

Example 2 A CTVL has following set of 2 valued and equivalent 2 valued subfunctions [15]:

$$g_0 [FC]: \{1, 0\}^n \rightarrow \{1, 0\} \quad (6)$$

$$h_0 [MI]: \{\{R\}, \{1, 0\}\}^n \rightarrow \{\{R\}, \{1, 0\}\}$$

where $g_0 [FC]$ denotes the functional completeness and $h_0 [MI]$ in equation (6) denotes the monotonically increasing for R, and the R is placed first in the (). Another example is shown as follows:

$$g_1 \text{ or } h_1 [AND]: \{1, 0\}^n \rightarrow \{1, 0\} \quad (7)$$

$$g_2 \text{ or } h_2 [AND]: \{R, 1\}^n \rightarrow \{R, 1\}$$

$$g_3 \text{ or } h_3 [AND]: \{0, R\}^n \rightarrow \{0, R\}$$

where g_1 or $h_1 [AND]$ express the AND function with respect to the first logical value in ().

(2) CMVL systems and logical elements

(a) Definition and construction rule

Definition 2

The CMVL system is defined as the system (a set of logical gates) with functional completeness and also (useful) subfunctions, or as combinational circuits or networks which are constructed so as to have the subfunctions.

The CMVL system with monotonic subfunctions are constructed using following rule.

Theorem 1

The CMVL system with monotonic subfunctions are constructed with the set of CMVL logical gates with monotonic subfunctions in the same subset of logical values.

If the subfunctions of the gates (elements) are

monotonically increasing for the same logical value or set of values, the CMVL circuits constructed with the elements, and with any structure and any function with respect to the logical values of functional complete subset, have the same monotonically increasing subfunction.

Proof: It is derived from definition 2 and property of monotonically increasing function [15].

Property 1

Any function of the part of the network which is composed of the gates (elements) with functional complete and monotonically increasing subfunctions, has the same monotonically increasing subfunctions.

This property of network simplify the fault detection [17-19].

(c) Family of elements and ordered graph

Minimum unit of network is logical gate or element, and the elements having functional complete and monotonically increasing subfunctions are also a system with the same subfunctions.

The 3 valued elements which can be these systems, and others are classified using ordered graph in Fig. 1 [14].
































Family I		C-type	A-type	ϕ -type	J-type
	A				
	0				
$(2^3 \times 3, C_3 = 8^*)$					
Family II		D-type	E-type	H-type	
	S				
	A				
$(2^2 \times 3, C_2 = 12^*)$ A: AND, NAND O: OR, NOR S: Special function					
	0				
Family III		Family IV			
	A				
	S				
$(2^1 \times 3, C_1 = 6^*)$ $(2^0 \times 3, C_0 = 1^*)$					

Fig. 1 Classification of some ternary logical elements

* () : number of elements in each family

Definition 3 [14]

Ordered graph is a graphical representation of logical element function f , and it is specified as follows:

(i) node : The input value x_i is marked in node circle, and output value y_i can be marked outside the node with short line to it. The y_i is specified by the output for all x_i inputs as follows:

$$y_i = f(x_i, x_i, \dots, x_i) = f(x_i) \quad (8)$$

(ii) line : The line between nodes marked with x_i and x_j , shows the relation of order or advantage between x_i and x_j for determining the output when x_i and x_j applied together.

(iii) directed line : If the line directs to the node x_j from x_i , x_i is sensitizing (line) value [4] and x_j is non-sensitizing one i.e. advantageous one, then the output becomes as follows:

$$f(x_i, x_j) = f(x_j) = y_j \quad (9)$$

(iv) no line : If there exist no line between nodes, x_i and x_j , the above output for x_i and x_j changes as follows:


$$f(x_i, x_j) = y_k = f(x_k) \quad (10)$$

where y_k, x_k are another output and input value different from y_i, y_j and x_i, x_j . (example of this case will be shown in Table 2)

Example 3

(i) 2 valued logics

The AND, NAND, OR and NOR functions are represented by ordered graph as shown in Fig.2.



(ii) 3 valued logics

Some 3 valued elements under the condition $f(R)=$ are shown in Fig. 1. The elements with functional complete and monotonically increasing for R are C-type, A-type, ϕ -type and J-type in family I, so they can be a CTLV system. The J-type and all types of family II, III and IV except D-type can not have definite output value for $f(0,1,R)$, so the input number must be restricted to 2.

The logical operations of A, C, D, and J-type are also shown in Table 1-3.

III. TESTABLE CTLV SYSTEMS AND SPECIAL FUNCTION

(1) CTLV with 2 valued functional completeness

The C-type [9] and A-type [12] systems are defined as a special class of CTLV with monotonically increasing subfunctions.

Definition 4

The C-type and A-type systems are defined one of the special CTLV with following set of subfunctions g_0 and h_p :

$$g_0[FC] : \{1,0\}^n \longrightarrow \{1,0\}$$

$$h_p[OR \text{ or } AND] : \{\{R\}, \{1,0\}\}^n \longrightarrow \{\{R\}, \{1,0\}\} \quad (11)$$

Example 4 [13-15]

From theorem 1 and equation (11) the elements which can construct the A-type and C-type systems are introduced.

They are shown in Table 1.

Table 1 C-type and A-type elements (NAND)

C-type				A-type																															
Truth Table	OrderedGraph	Truth Table	OrderedGraph																																
<table border="1"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>R</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>R</td></tr> <tr><td>R</td><td>R</td><td>R</td><td>R</td></tr> </table>		0	1	R	0	1	1	R	1	1	0	R	R	R	R	R		<table border="1"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>R</td><td>1</td><td>0</td><td>R</td></tr> </table>		0	1	R	0	1	1	1	1	1	0	0	R	1	0	R	
	0	1	R																																
0	1	1	R																																
1	1	0	R																																
R	R	R	R																																
	0	1	R																																
0	1	1	1																																
1	1	0	0																																
R	1	0	R																																

The functions of NOR gate can be understood by dividing to subfunctions and combining them.

Property 2

(i) The systems have following properties which come from the AND or OR subfunctions:

$$C : f(1,0,R) = h_p(\{R\}, \{1,0\}) = R \quad (12)$$

$$A : f(1,0,R) = h_p(\{R\}, \{1,0\}) = \{1,0\} = b(1 \text{ or } 0)$$

where $f(1,0,R)$ denotes a function of variables, 1,0, and R, $h_p(\{R\}, \{1,0\})$ an equivalent 2 valued subfunction of variables $\{R\}$ and $\{1,0\}$.

Utilizing these properties, in a tree like network, we can have functional independent universal $n+1$ test as follows [12,15] :

$$C : bb---b, Rb---b, bRb---b, ---, bb---bR$$

$$A : RR---R, bR---R, RbR---R, ---, RR---Rb$$

It is known that we can have a tree like network for any function g_0 or equivalent tree like ones by providing observing or controlling points in the reconvergent paths [20].

(ii) The C-type has fail safe property, but the A-type has not. The difference also comes from the difference of each element or system subfunctions which are shown in Table 1 or in the following relations:

$$C : f(R,0) = f(R,R) = R \quad f(R,1) = f(R,R) = R$$

$$A : f(R,0) = f(1,0) \neq f(1,1) \quad f(R,1) = f(1,1) \neq f(0,1) \quad (13)$$

(2) D-type and J-type CTLV functions

(a) D-type and related ones

A CTLV function which is not functional complete but has two monotonic subfunctions is introduced.

Definition 5 [15]

The D-type function is defined as a CTLV function with following two subfunctions h_2 and h_3 :

$$h_2[OR] : \{R,1\}^n \longrightarrow \{R,1\}$$

$$h_3[OR] : \{R,0\}^n \longrightarrow \{R,0\} \quad (14)$$

If the function h_2, h_3 are all AND functions, the CTLV is also defined as E-type.

Example 5 [14,15]

The CTVL circuit with above subfunctions is realized using the elements shown in Table 2.

Table 2 D-type and E-type elements

D-type				E-type																															
Truth Table	OrderedGraph	Truth Table	OrderedGraph																																
<table border="1" style="font-size: small;"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>0</td><td>R</td><td>R</td></tr> <tr><td>1</td><td>R</td><td>1</td><td>R</td></tr> <tr><td>R</td><td>R</td><td>R</td><td>R</td></tr> </table>		0	1	R	0	0	R	R	1	R	1	R	R	R	R	R		<table border="1" style="font-size: small;"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>0</td><td>R</td><td>0</td></tr> <tr><td>1</td><td>R</td><td>1</td><td>1</td></tr> <tr><td>R</td><td>0</td><td>1</td><td>R</td></tr> </table>		0	1	R	0	0	R	0	1	R	1	1	R	0	1	R	
	0	1	R																																
0	0	R	R																																
1	R	1	R																																
R	R	R	R																																
	0	1	R																																
0	0	R	0																																
1	R	1	1																																
R	0	1	R																																

Property 3 [15]

The D-type function has following properties:
 (i) Function value is 1 (0) if and only if the vector of variables is $\mathbf{1}$ ($\mathbf{0}$) as follows:

$$\begin{aligned}
 f(\mathbf{1}) &= h_2(\mathbf{1}) = 1 & \mathbf{1} &= 1, 1, \dots, 1 \\
 f(\mathbf{0}) &= h_3(\mathbf{0}) = 0 & \mathbf{0} &= 0, 0, \dots, 0 \\
 f(\mathbf{x} \neq \mathbf{1}, \mathbf{x} \neq \mathbf{0}) &= R
 \end{aligned}
 \tag{15}$$

This property can be called "double degeneration".
 (ii) All stuck at 0, 1 and R faults, single and multiple, in the circuits constructed with D-type elements are detectable with only 2 universal test $\mathbf{1}$ and $\mathbf{0}$ [15,16].

(b) J-type CTVL function with 3 AND or OR subfunctions

The J-type CTVL function is defined as follows:

Definition 6

The J-type function is defined as a CTVL function with following three subfunctions $g_1, g_2,$ and g_3 specified in equation (16) :

$$\begin{aligned}
 g_1 \text{ [AND or OR]} &: \{1, 0\}^n \longrightarrow \{1, 0\} \\
 g_2 \text{ [AND or OR]} &: \{R, 1\}^n \longrightarrow \{R, 1\} \\
 g_3 \text{ [AND or OR]} &: \{0, R\}^n \longrightarrow \{0, R\}
 \end{aligned}
 \tag{16}$$

where $g_1, g_2,$ and g_3 are all AND (OR) functions, and they are subdivided to J_1 -type with AND, J_2 -type with OR subfunctions.

Example 6 [13-15]

The J-type function is realized in the circuits composed of the 2 input gates specified by Table 3.

Table 3 J-type CTVL elements

J_1 -type			J_2 -type																																
Truth Table	OrderedGraph	Truth Table	OrderedGraph																																
<table border="1" style="font-size: small;"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>R</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>R</td><td>R</td><td>1</td><td>R</td></tr> </table>		0	1	R	0	0	0	R	1	0	1	1	R	R	1	R		<table border="1" style="font-size: small;"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>R</td></tr> <tr><td>R</td><td>0</td><td>R</td><td>R</td></tr> </table>		0	1	R	0	0	1	0	1	1	1	R	R	0	R	R	
	0	1	R																																
0	0	0	R																																
1	0	1	1																																
R	R	1	R																																
	0	1	R																																
0	0	1	0																																
1	1	1	R																																
R	0	R	R																																

Property 4

The J-type has following properties :

(i) The J-type has following cyclic property.

$$J_1 \begin{cases} f(1,0)=g_1(1,0)=0 \\ f(R,1)=g_2(R,1)=1 \\ f(0,R)=g_3(0,R)=R \end{cases} \quad J_2 \begin{cases} f(1,0)=g_1(1,0)=1 \\ f(R,1)=g_2(R,1)=R \\ f(0,R)=g_3(0,R)=0 \end{cases}
 \tag{17}$$

(ii) All stuck at 1, 0 and R faults of the network composed of the elements shown in Table 3 are detectable with the test set $\mathbf{1}, \mathbf{0}$ and \mathbf{R} [13,15].

IV. SOME TESTABLE CMVL SYSTEMS

(1) Testable CMVL systems with 2 redundant logical values

(a) D-type CMVL systems

The D-type systems with D-type CTVL subfunction are proposed.

Definition 7 [15]

The D-type system is defined as a CMVL system with a D-type CTVL and r-2 valued functional completeness as follows:

$$\begin{aligned}
 g_o[FC] &: L_0^n \longrightarrow L_0 \quad L = \{v_1, v_2, \dots, v_{r-2}\} \\
 h_p[D] &: \{\{L_0\}, \{R_1\}, \{R_2\}\}^n \longrightarrow \{\{L_0\}, \{R_1\}, \{R_2\}\}
 \end{aligned}
 \tag{18}$$

where $g_2[D]$ is the D-type CTVL subfunction which has following two OR subfunctions for L_0 specified in equation (19).

$$\begin{aligned}
 h_{s1}[OR] &: \{\{L_0\}, \{R_1\}\}^n \longrightarrow \{\{L_0\}, \{R_1\}\} \\
 h_{s2}[OR] &: \{\{L_0\}, \{R_1\}\}^n \longrightarrow \{\{L_0\}, \{R_2\}\}
 \end{aligned}
 \tag{19}$$

These functions are derived by exchanging the variable 1 by R_1 , 0 by R_2 and R by L_0 in equation (14).

Example 7

The D-type 4 valued system (2 valued functional completeness) can be constructed with the element shown in Table 4.

Table 4 D-type CMVL (4 valued) element

Truth Table	Ordered Graph	Note																									
<table border="1" style="font-size: small;"> <tr><td></td><td>0</td><td>1</td><td>R_1</td><td>R_2</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>b</td><td>b</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>b</td><td>b</td></tr> <tr><td>R_1</td><td>b</td><td>b</td><td>R_1</td><td>b</td></tr> <tr><td>R_2</td><td>b</td><td>b</td><td>b</td><td>R_2</td></tr> </table>		0	1	R_1	R_2	0	1	0	b	b	1	0	0	b	b	R_1	b	b	R_1	b	R_2	b	b	b	R_2		b : 1 or 0 subclassified by $f(R_1, R_2)$ $f(1, R_1) f(0, R_1)$ $f(1, R_2) f(0, R_2)$
	0	1	R_1	R_2																							
0	1	0	b	b																							
1	0	0	b	b																							
R_1	b	b	R_1	b																							
R_2	b	b	b	R_2																							

Property 5

All stuck at definite logical value ($v_1, v_2, \dots, R_1, R_2$) faults are detected by applying the dual universal tests R_1 and R_2 . If the output is R_1 for R_1 , and R_2 for R_2 the system is fault free, if the output is in L_0 , the system is fault.

This result corresponds to a proposal of reference [16].

(b) J-type CMVL systems with CTVL subfunction

Definition 8 [13,15]

The J-type system is defined as the CMVL system with following subfunctions:

$$g_o[FC] : L_o^n \longrightarrow L_o, \quad L_o = \{v_1, v_2, \dots, v_{r-2}\} \quad (20)$$

$$h_p[J] : \{\{L_o\}, \{R_1\}, \{R_2\}\}^n \longrightarrow \{\{L_o\}, \{R_1\}, \{R_2\}\}$$

where, $h_p[J]$ is the J-type CTVL subfunction which has following AND or OR subfunctions.

$$g_4[AND \text{ or } OR] : \{R_2, R_1\} \longrightarrow \{R_2, R_1\}$$

$$h_{s1}[AND \text{ or } OR] : \{\{R_1\}, \{L_o\}\} \longrightarrow \{\{R_1\}, \{L_o\}\} \quad (21)$$

$$h_{s2}[AND \text{ or } OR] : \{\{L_o\}, \{R_2\}\} \longrightarrow \{\{L_o\}, \{R_2\}\}$$

These functions correspond to the ones in equation (14) exchanging the variable 1 by R_2 , 0 by R_1 and R by L_o .

Example 8 [13,15]

The J-type 4 valued system which has 2 valued functional completeness can be constructed with the elements specified in Table 5.

Table 5 J-type CMVL (4 valued) element

Truth Table		Ordered Graph		Note
0	1	R_1	R_2	
0	1	0	b	R_2
1	0	0	b	R_2
R_1	b	b	R_1	R_1
R_2	R_2	R_2	R_1	R_2

Property 6

All stuck at $v_1, v_2, \dots, v_{r-2}, R_1$ and R_2 single and multiple faults are detected by applying the triple universal test V, R_1 , and R_2 . If the output is in L_o for input V, R_1 for R_1 and R_2 for R_2 , the system is good, if otherwise the system is fault.

(2) Notes on applications

(a) Selection of CMVL functions

Fail safe system is constructed by,

- i) letting the elements asymmetrically fault, (direction 1)
- ii) selecting monotonically increasing functions, (direction 2) and matching these directions. As the common safety side, the redundant value is introduced, then the functions are restricted to C-type and ϕ -type [6-10].

The equivalent ϕ -type system is realized by 2 rail binary system, and assignment of logical values sets are closely related to the code, these studies have been developed to the area of self-checking circuit design.

Applicable CMVL functions for testable design are classified, 1) A-type and C-type with one redundant logical value, 2) D-type and J-type with two redundant values, and they are extendable to arbitrary multiple-valued system.

(b) Elements implementation and fault modes

Various implementation proposals for fail safe logical elements have been done and at present ϕ -

type is easily realizable [21,23]. The A-type is also realized with simple circuit (2-4 gates) [12], D-type has attractive property, but necessary number of gates increases (10 or more). The J-type has interesting property and it has applicability for special use, because it is realizable as a logic of three phase pulse signals [13].

Another problem is in multiplexity of fault modes of elements. Some of them may be not easily detectable and these modes depend on the elements circuit configurations [15,26]. For overcoming these problems, function transform or control strategies are proposed, but the fault coverage problem between normal operation state and controlled detectable state, is remained [24,25].

V. CONCLUSIONS

A unified classification, construction methods and properties of CMVL systems with monotonic subfunctions have been presented.

The concept of composite or hybrid logical function acquires a significance when the system is multiple-valued logic, because the MVL can have special and useful 2 valued and 3 valued subfunctions, but the subfunctions of 2 valued system are degenerated to the constants. These fact can be an origin of the important and interesting features of MVL.

In some CMVL discussed in this paper, the D-type and J-type are especially interesting. They have two or three monotonic subfunctions, AND or OR, and all stuck at constant faults are detectable with two or three universal (function independent) tests. They are probably most testable ones in all MVL. These CMVL with useful subfunctions will give a suggestion to a testable design of digital systems and other applications.

There remain following problems:

- 1) Studies on the CMVL's which have other special subfunctions other than the monotonic ones.
- 2) Overcoming the gate implementation problems which are common difficulties and obstacles in the applications of MVL.

VI. ACKNOWLEDGEMENT

This paper is a development of the studies on fail safe logical systems, the authors greatly appreciate to the authors of referred papers and others, and also would like to thank to Mr. Shukuri Ryo for his cooperation in this research.

Thanks are due to referees for revising paper especially Definition 1.

REFERENCES

- [1] D.C.Rine Ed., Computer Science and Multiple-Valued Logic — Theory and Applications, North-Holland, 1977
- [2] T.Hasegawa et al., Multiple-Valued Logics and Their Applications, II,III, Kyoto University, 1972, 1982
- [3] K.C.Smith, Circuits for Multiple Logic — A Tutorial and Application, Proc. of 7th Inter. Symp. on MVL, pp.30-43, May 1976
- [4] S.M.Lee, Modern Switching Theory and Digital Design, Prentice-Hall, 1978

- [5] H.Mine and Y.Koga, Basic Properties and a Construction Method for Fail Safe Logical Systems, IEEE Trans. Comput. EC-18, 3, pp.282-289, June 1967
- [6] T.Takaoka and H.Mine, N-Fail-Saife Logical Systems, IEEE Trans. Comput., C-20, 5, pp.536-542, May 1971
- [7] N.Tokura, T.Kasami and A.Hashimoto, Fail Safe Logic Nets, IEEE Trns. omput., C-20, 4, pp. 323-330, March 1971
- [8] H.Hirayama, T.Watanabe and Y.Urano, Synthesis of Fail Safe Logical Systems, Trans. IECE Japan, 52-C, 1, pp.33-40, Jan. 1969
- [9] M.Mukaidono, On the Mathematical Structure of the C-type Fail Safe Logic, Trans. IECE Japan, 52-C, 12, pp.812-819, Dec. 1969
- [10] M.Mukaidono, On the B-Ternary Logical Function - A Ternary Logic Considering Ambiguity, Trans. IECE Japan, 55-D, 6, pp.355-362, June 1972
- [11] Y.Koga, Diagnosis of Fail Saif Logic System, Trans. IECE Japan, 58-D, 5, pp.264-270, May 1975
- [12] M.Nakamichi and T.Yagi, Methods of Simplifying Fault Detection by Letting Monoterm Degneracy be Compatible with Functional Completeness, Trns. IECE Japan, 57-D, 9, pp.519-526, Sept. 1974
- [13] M.Nakamichi, S.Ryo and H.Itoh, J-type 3 Valued Logical Systems and Their Fault-Detectability, Trans. IECE Japan, 59-D, 12 pp.941-943, Dec. 1976
- [14] M.Nakamichi, S.Ryo and H.Itoh, Classification of Some 3 Valued Logics Using Ordered Graphs, Trans. IECE Japan, 59-D, 12, pp.943-944, Dec. 1976
- [15] M.Nakamichi, H.Itoh and S.Ryo, Some Testable J-Valued Logics and Their Applications, Paper of Technical Group on Reliability, IECE Japan, R78-2, pp.9-18, May 1978
- [16] A.Druzeta and Z.G.Vranesic, A Higher Radix Technique for Fault Detection in Many-Valued Multithreshold Networks, IEEE Trans. Comput., C-27, 11, pp.1070-1073, Nov. 1978
- [17] R.Betancourt, Derivation of Minimum Test Set for Unate Logical Circuits, IEEE Trns. Comput. C-20, 11, pp.1264-1269, Nov. 1971
- [18] S.B.Akers JR, Universal Test Sets for Logic Networks, IEEE Trns. Comput. C-22, 9, pp.1016-1020, Nov. 1973
- [19] S.M.Reddy, Complete Test Sets for Logic Functions, IEEE Trans. Comput. C-22, 9, pp.1016-1020, Nov. 1973
- [20] J.P.Hayes, On Modifying Logic Networks to Improve Their Diagnosability, IEEE Trans. Comput., C-23, 1, pp.56-62, Jan. 1974
- [21] M.Nakamichi and N.Fujikura, Composite Construction Methods of Three Valued and Leveled Logical Elements and Their Classification, Trans. IECE Jap-n, 57-D, 11, pp.605-612, Nov. 1974
- [22] M.Nakamichi, Fail Safe Logic and Their Application in Contactless Relay Systems, Control Engineering, Japan 13, pp.116-128, Feb. 1969
- [23] S.Tsuchiya, On Ternary C-type Fail-Saif Logic Circuits, Jour. of SICE, Japan, 6-1, pp.81-88, Jan. 1970
- [24] M.Sakauchi and H.Inose, Synthesis of Fault Diagnosable Logical Circuits by Function Conversion Method, Trans. IECE Japan, 56-D, 1, pp.47-54, Jan. 1973
- [25] M.Nakamichi and K.Takemura, Simplification of Fault Detection Utilizing the Power Circuit Lines Control of Composite Type 3 Valued Systems, Trans. IECE Japan, 58-D, 3, pp.113-120, March 1975
- [26] M.Hu and K.C.Smith, On the Use of CMOS Ternary Gates to Realize a Self-Checking Logic System, Proc. of 11th Inter. Symp. on MVL, pp.212-215, May 1981

APPENDIX

Notes on subfunctions and fail safe property

(1) Subfunctions and definition

A class of MVL which contains \downarrow -type and C type A-type as special ones can be defined as the CTVL with subfunctions specified in equation (6). In this case, subfunction h_p has monotonically increasing property for R, but $\{1,0\}$ can not always be treated as a single equivalent value.

For example, the CTVL defined above are realized with the elements specified in Table 6. From Table 6, it is seen that the output for input combination R and $\{1,0\}$, separates into R and $\{1,0\}$.

Table 6 \downarrow -type and J-type NAND

\downarrow -type				J-type																															
Truth Table	Ordered Graph	Truth table	Ordered Graph																																
<table border="1"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>R</td></tr> <tr><td>R</td><td>1</td><td>R</td><td>R</td></tr> </table>		0	1	R	0	1	1	1	1	1	0	R	R	1	R	R		<table border="1"> <tr><td></td><td>0</td><td>1</td><td>R</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>R</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>R</td><td>R</td><td>0</td><td>R</td></tr> </table>		0	1	R	0	1	1	R	1	1	0	0	R	R	0	R	
	0	1	R																																
0	1	1	1																																
1	1	0	R																																
R	1	R	R																																
	0	1	R																																
0	1	1	R																																
1	1	0	0																																
R	R	0	R																																

(2) Fail safe property

The \downarrow -type system which is realized with the \downarrow -type elements has the fail safe property, but the system realized with J-type elements has not. The difference comes from the difference of properties of each NAND element subfunction shown as follows:

$$\begin{aligned} \downarrow &: f(R,0)=f(1,0)=f(0,0) \quad f(R,1)=f(R,R)=R \\ J &: f(R,1)=f(1,1) \neq f(0,1) \quad f(R,0)=f(R,R)=R \end{aligned} \quad (22)$$

The difference is also indicated in ordered graph in simple form :

(i) In \downarrow -type, the node of sensitizing logical value (1 in NAND, 0 in NOR) has two exit lines to nodes R and non-sensitizing or advantageous one (0 in NAND, 1 in NOR). This is necessary condition for fail safe logical elements, and this condition is also satisfied in C-type elements in Fig. 1, but not satisfied in J-type and A-type.

(ii) There exists most advantage value in $\{1,0\}$ and the node of this value also has two entry lines which bring about information loss less property in \downarrow -type, but C-type has not [5-10].

(iii) It is also known that test procedure can be simplified using monotonic properties [17-19]. If the faults are all at R side, they can be detected by the output R, and the diagnosability is also improved [11].

AN ALGEBRAIC METHOD FOR HAZARD ANALYSIS WITH THE MAXIMUM
NUMBER OF SPIKES IN COMBINATIONAL AND SEQUENTIAL CIRCUITS

by Janusz Rajski and Jerzy Tyszer

Regional Computer Center, Technical University
of Poznań, Poznań, Poland

Abstract

A method is described for hazard analysis with the maximum possible number of spikes in combinational and sequential circuits with NAND gates and flip-flops. This paper studies the conditions of creation and propagation of hazards. The influence of hazards of inputs on steady-state of the outputs of a flip-flop with synchronous and asynchronous triggering is considered. Partial results are given in A4 alphabet, where we assume all lines to be 0 or 1. Final, complete results are given in A11 alphabet, where some lines may be x, i.e. in unknown state.

Introduction

The problem of hazard analysis has been extensively studied in literature. Several methods of hazard analysis have been proposed for variety of applications. One application is the design of hazard-free combinational circuits. Most of the early papers are limited to particular classes of hazards such as hazards of a single input variable, static hazards [3] or dynamic hazards [6]. Thayse and Davio [5] introduced separate criteria for static, dynamic and sequential hazards using Boolean differential calculus. Unified approach to combinational hazards was presented by Meister [1]. The approach is based on a pure delay model of combinational circuits and defines a unatness criterion for the appearance of static and dynamic hazards.

Breuer and Harrison [2] introduced a method of hazard analysis based on hazard status flags. The hazard status of a line can be: hazard free (hf), hazard present (hp) or hazard status unknown (hsu). The problem of creation of hazards, creation of hazard free requirements and propagation of hazard status flags was considered for several circuit element types and for the limited number of stimuli, e.g. the conditions for creation of a hazard are formulated as a collection of input stimuli. Thus, the approach as not general may lead to difficulties when applied to a

wide spectrum of circuit elements.

All the abovementioned methods do not investigate the number of spikes that may occur during a hazardous transition. In sequential circuits the hazard analysis based on the hazard status flag may lead to pessimistic results, especially in the case of counters and shift registers. The approach introducing the maximum possible number of spikes during hazardous transition better estimates the range of hazard influence in sequential circuits.

The hazard analysis with the maximum number of spikes in combinational circuits was introduced by Zisapel et al. [7]. This approach uses the extended sum of product representation of a combinational circuit introduced by Unger [6]. The method is functional in nature and can not be easily implemented in logic simulator.

The approach presented in this paper is rather structural than functional and may be easily implemented in a logic table driven simulator with selective trace. The method is modular since we do not assume that an input variable changes only once during a single transition.

Basic notions and assumptions

In this paper we consider circuits composed of NAND gates and flip-flops connected without feedback. For the analysis of steady states and hazards in sequential circuits we introduce the notion of general flip-flop. It satisfies the following conditions:

1. Asynchronous inputs, denoted respectively by S and R, set the flip-flop on 1 or 0,
2. Synchronous inputs, denoted by J and K, set the flip-flop on 1 or 0 if asynchronous inputs are not active,
3. Clock input T may be regarded as edge or level triggered.

In order to avoid the duality of consideration, we assume that the direct set S and reset R input lines are active when low and S is dominant. It does not lead to

loss of generality. Similarly we assume that $P \in \{\bar{z}, z\}$, where z denote write signal.

The problem of circuit delays is not studied extensively. It is assumed that basic elements introduce unbounded but finite delays. The changes of the inputs of a circuit may but need not take place simultaneously. We do not restrict the number of changes on any line, even if it is an input.

Definition 1: A line of a circuit contains a hazard if the number of changes between two steady states during a transition is greater than one.

Since a hazard occurs between two steady-state line values we shall usually represent the value of a line as a triple $S_a^- S_a^+ L_a$, where S_a^- denotes the state of a line a before a transition, S_a^+ denotes the state of a line a after the transition and L_a is the maximum number of spikes during the transition. In the systems C4 and S4 we assume that $S_a^-, S_a^+ \in \{0, 1\}$ for any line a of a circuit. In the systems C11 and S11 the set of steady states is extended and $S_a^- \in \{0, 1, x\}$, $S_a^+ \in \{0, 1, x, \bar{x}, x^x\}$, where x, \bar{x} and x^x represent line values not yet specified to be either 0 or 1.

A transition of a line is the transient process which is initiated by the value S_a^- and ends when the line reaches the value S_a^+ . Examples of the extended description of a line value and corresponding transitions are shown in Fig. 1.




Figure 1

Transition of a line may be described as a sequence S_a of 0 and 1, where the first and last element correspond to the steady-state values. Let us define three variables d_{ab}^{0x} , d_{ab}^{x0} and d_a^1 as follows:

$$d_{ab}^{0x} = \begin{cases} 1, & \text{if } S_a \text{ and } S_b \text{ begin with } 0, \\ 0, & \text{otherwise.} \end{cases}$$

$$d_{ab}^{x0} = \begin{cases} 1, & \text{if } S_a \text{ and } S_b \text{ end with } 0, \\ 0, & \text{otherwise.} \end{cases}$$

$$d_a^1 = \begin{cases} 1, & \text{if } S_a \text{ comprises } 1, \\ 0, & \text{otherwise.} \end{cases}$$

Lemma 1: The maximum number of changes at the output w of the NAND gate with inputs a and b is

$$c_w = d_a^1 d_b^1 (c_a + c_b - d_{ab}^{0x} - d_{ab}^{x0}),$$

where c_a and c_b denote the number of changes in the sequences S_a and S_b .

The proof of this lemma can be found in [4].

Hazard analysis for known line values

In this section we shall consider the system C4 for hazard analysis in combinational circuits and the system S4 for hazard analysis in flip-flops. For this case we assume that $S_a^-, S_a^+ \in \{0, 1\}$. The value of a line a can be briefly denoted as $D_a L_a$, where $D_a \in \{00, 01, 10, 11\}$.

Theorem 1: The extended value of the output w of the NAND gate with input values $D_a L_a$ and $D_b L_b$ is $D_w L_w$. D_w is given by Table I and L_w is determined by Table II.

$$>\forall-1 \quad L_w = d_a^1 d_b^1 (L_a + L_b - 1)$$

$$>+ \quad L_w = d_b^1 (L_a + L_b)$$

$$\forall \quad L_w = d_a^1 (L_a + L_b)$$

$$+1 \quad L_w = L_a + L_b + 1$$

$$+ \quad L_w = L_a + L_b$$

Table I

$D_b \backslash D_a$	00	01	10	11
00	11	11	11	11
01	11	10	11	10
10	11	11	01	01
11	11	10	01	00

Table II

$D_b \backslash D_a$	00	01	10	11
00	>\forall-1	>+	>+	>+
01	\forall+	+	+1	+
10	\forall+	+1	+	+
11	\forall+	+	+	+

Proof: Table I is due to Boolean algebra when applied to initial and final steady-state of transition. The number of spikes is limited by the number of changes according to $L_a = c_a / 2$. Since each spike is composed of two changes and additionally for $D_a = 01, 10$ there is one more change introduced by steady-states the relation between the number of changes and the number of spikes for various steady states is as it is shown in Table III. Based on Lem-

ma 1 and Table III the maximum number of changes for all elements in Table II can be determined as for element (1,1):

$$c_{11} = d_a^1 d_b^1 (2L_a + 2L_b - 1) = d_a^1 d_b^1 2(L_a + L_b - 1)$$

and the maximum number of spikes is

$$L_{11} = c_{11}/2 = d_a^1 d_b^1 (L_a + L_b - 1)$$

This calculation has to be performed for all elements in Table II. Q.E.D.

Corollary: a/ coordinates (2,3) and (3,2) describe the conditions for creation of hazard, b/ coordinates (2,2), (3,3), (4,4), (2,4), (3,4), (4,3) and (4,3) describe unconditional propagation of a hazard from both inputs a and b, c/ coordinates (1,1-4) describe conditional propagation of a hazard under the condition $L_b > 0$, d/ coordinates (1-4,1) describe conditional propagation of a hazard under the condition $L_a > 0$.

In the analysis of a flip-flop the following sequence of this analysis is assumed:

1. The calculation of output states from asynchronous inputs.
2. The calculation of output states from synchronous inputs, if step 1 does not definitely determine the state of output.

We introduce a function ff, which determines steady-state values of a flip-flop output.

Definition 2: Let ff be a function

$$ff: S_S^- S_S^+ \times S_R^- S_R^+ \times S_Q^- \rightarrow S_Q^- S_Q^+$$

defined by Table IV, where z describes influence of synchronous inputs on steady-state of an output, S describes relation between synchronous inputs.

Table IV

R \ S	00	01	10	11
00	11	10	01	00
01	11	1X	01	0z(0,X)
10	11	10	$S_Q^- 1$	$S_Q^- 0$
11	11	1z(1,X)	$S_Q^- 1$	$S_Q^- z(S_Q^-, S)$

Note that the steady-state of an output may be affected by synchronous inputs if $S_S^+ = S_R^+ = 1$. However only in the case $S_S^- S_S^+ = S_R^- S_R^+ = 11$ this influence is uniquely determined. Otherwise simultaneous changes on synchronous and asynchronous inputs lead to sequential hazard, i.e. unknown state of an output. This is why the output has been extended by the symbol x.

Definition 3: Let A and B be states. The operation * is defined as follows:

$$A * B = \begin{cases} A, & \text{if } A = B, \\ x, & \text{if } A \neq B. \end{cases}$$

Let (T, R_T, R_A) denotes write conditions from synchronous inputs, where $T \in \{\bar{z}, z\}$, R_T, R_A denote hazard flags on input T and asynchronous inputs respectively, $R_T, R_A \in \{0, 1\}$ and $R_A = R_S + R_R$.

Definition 4: Let 0 and 1 be an initial state of a flip-flop output and a state of a flip-flop output, if the asynchronous inputs are not active and the clock input is active. The value of $z(Q, I)$ is given in Table V.

Table III

D_a	c_a
00	$2L_a$
01	$2L_a + 1$
10	$2L_a + 1$
11	$2L_a$

Table V

$T \backslash R_T R_A$	00	10	-1
\bar{z}	Q	$Q \cdot 1$	X
z	I	I	X
		X^*	

*for T-type flip-flop

Relations between synchronous inputs and their influence on the steady state of a flip-flop are described by function S.

Definition 5: The steady-state of a flip-flop output as a function S of their synchronous inputs and hazard status flag is defined by Table VI.

Table VI

$R \backslash JK$	00 00	00 11	11 00	11 11	-- --	-- --
0	$S_Q^- S_Q^-$	$S_Q^- 0$	$S_Q^- 1$	$S_Q^- S_Q^-$	$S_Q^- X$	
1	$S_Q^- X$	$S_Q^- X$	$S_Q^- X$	$S_Q^- X$	$S_Q^- X$	

Table VI similarly like in the case of function ff, is not closed on the set A4. In all cases where one of synchronous inputs changes its steady-state the output of a flip-flop is unknown.

Now we shall determine the maximum possible number of spikes on the output of a flip-flop. Let us introduce following symbols:

$$d_a^s = \begin{cases} 1, & \text{if } S_a \text{ contains a state different from } s, \\ 0, & \text{otherwise.} \end{cases}$$

$$I = \begin{cases} 1, & \text{if } S_R^- \neq 0 \wedge S_S^- \neq 0 \wedge S_S^+ \neq 1 \wedge S_Q^- \neq 0, \\ 0, & \text{otherwise.} \end{cases}$$

$$D = \begin{cases} 1, & \text{if } S_S^- \neq 0 \wedge S_R^- \neq 0 \wedge S_Q^- \neq 1 \wedge d_S^1 = 1, \\ 0, & \text{otherwise.} \end{cases}$$

The transition process of a flip-flop will be regarded as a sequence of its

states grouped in three phases: A_I, N, A_{II} delimited by four states: $S_Q^-, B_Q^-, B_Q^+, S_Q^+$ /Fig.2/. It is assumed that with each point in Fig.2 there are connected 6 momentary values: S, R, J, K, T, Q . Two neighbouring points may differ at one position




Figure 2

at least. In some cases a phase is even the whole transition may be reduced to one single point.

S_Q^- and S_Q^+ represent the initial and final steady-state. During phase N the condition $S, R = 1$ is fulfilled by coincidence of non active steady or momentary states in a transition. In phase A_I and A_{II} the case $S, R = 1$ may occur but it is not necessary.

Theorem 2: The maximum number of spikes L_Q observed on the output of a flip-flop is

$$L_Q = [(c_Q^a + c_Q^{syn} d_S^0 d_R^0) / 2]$$

where $c_Q^a = (c_S - D + I) d_R^1 + D$ is the maximum possible number of changes on the output caused by asynchronous inputs, c_Q^{syn} is the maximum possible number of changes on the output caused by synchronous inputs.

Proof: The transition process of a flip-flop may be represented as a directed graph /Fig.3/, where vertices are described by triples $(S, R, Q), S, R, Q \in \{0, 1\}$ and edges represent changes. The nature




Figure 3

of the graph is that every transition from one vertex to another is equivalent to changes observed on the output /solid lines/ or unobserved /dashed lines/. The transition process between the initial steady-state (S_S^-, S_R^-, S_Q^-) and final steady-state (S_S^+, S_R^+, S_Q^+) may be considered as a

path in the graph between two vertices. The maximum possible number of changes on the output is equal to the maximum length of the path in the graph. If the initial vertex is (100) or (001), all changes on input S are observed on the output. In this case $d_R^1 = 1, D = 0$ and $I = 0$. When starting from vertex (110) or (011), changes on input S are observed on the condition that input R changes its state $d_R^1 = 1, I = 0$, then $c_Q^a = c_S - D + D + I = c_S$. In the other case only single change is observed c_Q^{10} if vertex (110) is the initial vertex. S In this case $D=1$ and $c_Q^a = (c_S - 1 + 0)0 + 1 = 1$. If the transition starts from (111), the change c_Q^{10} is observed and additionally it enables changes of S to affect the output. Here we have $I = 1$. If $d_R^1 = 1$, then $c_Q^a = (c_S - 0 + 1)1 + 0 = c_S + 1$, if $d_R^1 = 0$ /no change on R / then $c_Q^a = 0$.

Q.E.D.

It may be shown in the graph 4 that the maximum number of output changes c_Q^a caused by asynchronous inputs with the interference of synchronous inputs is $c_Q^a = c_Q^a + \Delta$, where the variable Δ is defined by Table VII. The rows in the table correspond to the odd and even number of output changes caused by synchronous inputs. For

Table VII

The number of changes \ B_Q^- B_Q^+	00	01	10	11
odd	1	-1	-1	-1
even	0	0	0	-2

given sequences S_S and S_R the values of B_Q^- and B_Q^+ can be calculated from the graph by checking whether $B_Q^- B_Q^+$ reaches the values 00, 01 or 10 and 11 [4].

The sequence of output state caused by synchronous input will be denoted as $S_S(JK)$. For given sequences S_S, S_R and $S_S(JK)$ variable τ will be defined as follows:

$$\tau = \begin{cases} 1, & \text{if the first element of } S_S(JK) \text{ is} \\ & \text{different from } B_Q^-, \\ 0, & \text{otherwise.} \end{cases}$$

Note that if one of asynchronous in-

Table VIII

$D_a \backslash D_b$	00	0X	01	X0	XX	XX ^x	X \bar{X}	X1	10	1X	11
00	V ₁ 11	11	11	11	11	11	11	11	11	11	11
0X	V +	+ 1X	1X	11	1X	1X	1X	1X	11	1X	1X
01	V +	+ +	+ 10	11	1X	1X	1X	10	11	1X	10
X0	V +	+1	+1	+ X1	X1	X1	X1	X1	X1	X1	X1
XX	V +	+ +	+ +	+ +	+ XX	XX ^x	XX ^x	XX ^x	X1	XX ^x	XX
XX ^x	V +	+ +	+1	+1	+ +	+ XX ^x	XX ^x	XX ^x	X1	XX ^x	XX ^x
X \bar{X}	V +	+ +	+1	+1	+ +	+1	+1	+1	+1	XX ^x	X \bar{X}
X1	V +	+ +	+ +	+1	+ +	+1	+1	+1	+1	+ X0	X1
10	V +	+1	+1	+ +	+ +	+1	+1	+1	+1	+ 01	01
1X	V +	+1	+1	+ +	+ +	+1	+1	+1	+ +	+ 0X	0X
11	V +	+ +	+ +	+ +	+ +	+ +	+ +	+ +	+ +	+ +	+ 00

puts remains in non active state there are changes on the other asynchronous input and $\tau=1$, then all changes are observed on an output if synchronous inputs are active. Let $ds=c_S^{10}-c_S^{01}$ and $dr=c_R^{10}-c_R^{01}$ and ca_T denote active state on clock input. It may be shown [4], that the number of changes c_Q^{ase} on an output caused by the interference of changes on one of the asynchronous inputs and the clock input is

$$c_Q^{ase} = T + (T - ds \bar{d}_R - dr \bar{d}_S) (\bar{d}_S + \bar{d}_R)$$

where

$$T = \min(ca_T, \tau d_S \bar{d}_R + c_S \bar{d}_R \bar{d}_S + c_R \bar{d}_S \bar{d}_R)$$

Now we define an operation $\overline{\min}$ over variables c_J and c_K :

$$\overline{\min}(c_J, c_K) = \begin{cases} \min(c_J, c_K) + 1, & \text{if } J = K = 0 \text{ and } \\ & B_Q \text{ is different from the} \\ & \text{state after the first} \\ & \text{change on inputs J and K,} \\ \min(c_J, c_K), & \text{otherwise.} \end{cases}$$

The maximum number of changes observed on the output of a flip-flop generated by synchronous inputs for the edge-triggering ce_Q^{syn} and level-triggering cl_Q^{syn} flip-flop is respectively:

$$ce_Q^{syn} = (\overline{\min}(c_J, c_K), ca_T - T) + \Delta + c_Q^{ase} e_{JK}^{11}$$

$$+ (ca_T + \Delta + c_Q^{ase} - T) e_{JK}^{11}$$

$$cl_Q^{syn} = (\overline{\min}(c_J, c_K) + \Delta + c_Q^{asl}) e_{JK}^{11} d_T$$

where

$$c_Q^{asl} = \tau d_S \bar{d}_R + 2c_S \bar{d}_R \bar{d}_S + 2c_R \bar{d}_S \bar{d}_R - dr \bar{d}_S - ds \bar{d}_R$$

$$e_{JK}^{11} = \begin{cases} 1, & \text{if it is possible to take value} \\ & J=K=1 \text{ at the same time.} \\ 0, & \text{otherwise.} \end{cases}$$

Note that the second component of the ce_Q^{syn} /describing T-type flip-flop/ is a special case of the first part. Since $\overline{\min}(c_J, c_K) = ca_T$, then $\min(ca_T, ca_T - T) + \Delta + c_Q^{ase} = ca_T - T + \Delta + c_Q^{ase}$.

Smilary for cl_Q^{syn} each change of data on synchronous input is observed on an output if the clock input is in active state. Therefore the analysis of changes in this flip-flop may be performed in an edge-triggering flip-flop with the assumption that the number of clock changes is sufficiently great, e.g. $ca_T = \infty$.

Hazard analysis for unknown values

The main deficiency of the system S4 is that it is not closed to the set A4. This is because of well known property of

switching circuits which says that: a hazard in combinational circuit may set a flip-flop to an unknown value. Some lines may be set to an unknown value during power-up or initialization. When a circuit is initially power-up, the initial state of flip-flops is unpredictable.

In the alphabet A11 used in this section we introduce the value x which denotes unknown state. Symbol xx denotes that before and after a transition the value of a line is unknown but the same; xx^x denotes that it is not known whether the unknown value after a transition is the same as before a transition; $x\bar{x}$ denotes that the value is unknown but opposite.

In this section we consider system C11 for hazard analysis in combinational circuits composed of NAND gates and system S11 for circuits with flip-flops. Line states take values from the alphabet A11; $A11 = \{00, 0x, 01, x0, xx, xx^x, x\bar{x}, x1, 10, 1x, 11\}$.

Theorem 3: The extended value of the output w of a NAND gate with input values $D_a L_a$ and $D_b L_b$ is $D_w L_w$. D_w and L_w is given by Table VIII. D_w is given in table above the main diagonal, L_w is determined below the main diagonal in the same table.

Proof: The upper part of Table VIII, above the main diagonal is due to the behaviour of a NAND gate in three-valued logic. The lower part describing the maximum number of spikes is by Theorem 1, because x denotes unknown steady state 0 or 1. It is evident that elements in intersections of rows and columns 1, 3, 9 and 11 in Table VIII correspond to intersections of rows and columns 1, 2, 3 and 4 in Table II. In all remaining cases where symbol x is encountered, we have to check value 0 and 1 and choose the case which leads to the greater number of spikes. If we denote the number of spikes on the output of a gate by $l(D_a L_a, D_b L_b)$, then for instance for row 2 we have:

$$l(0xL_a, D_b L_b) = \max(l(00L_a, D_b L_b), l(01L_a, D_b L_b)) = l(01L_a, D_b L_b)$$

Full mapping is given in Table IX.

Table IX

Table VIII	1	2	3	4	5	6	7	8	9	10	11
Table II	1	2	2	3	4	2,3	2,3	2	3	3	4

Single element in Table VIII corresponds to 1, 2 or 4 elements in Table II. Then the function is selected, which gives the greater number of spikes according to the order:

$$\sqrt{1}, > +, +, +1$$

Table X

S R	00	0X	01	X0	XX	XX ^X	XX̄	X1	10	1X	11
00	11	1X	10	X1	XX	XX ^X	XX̄	X0	01	0X	00
0X	11	1X	1X	X1	Xz(X,X)	XX ^X	XX ^X	XX ^X	01	0X	Oz(0,X)
01	11	1X	1X	X1	Xz(X,X)	XX ^X	XX ^X	XX ^X	01	0X	Oz(0,X)
X0	11	1X	10	X1	XX ^X	XX ^X	XX ^X	X0	01	0X	00
									X1	XX ^X	X0
									-	-	-
XX	11	1X	1X	X1	Xz(X,X)	XX ^X	XX ^X	XX ^X	01	0X	Oz(0,X)
									X1	XX ^X	Xz(X,X)
									-	-	-
XX ^X	11	1X	1X	X1	XX ^X	XX ^X	XX ^X	XX ^X	01	0X	Oz(0,X)
									X1	XX ^X	Xz(X,X)
									-	-	-
XX̄	11	1X	1X	X1	XX ^X	XX ^X	XX ^X	XX ^X	01	0X	Oz(0,X)
									X1	XX ^X	Xz(X,X)
									-	-	-
X1	11	1X	1X	X1	XX ^X	XX ^X	XX ^X	XX ^X	01	0X	Oz(0,X)
									X1	XX ^X	Xz(X,X)
									-	-	-
10	11	1X	10	-	XX ^X	-	-	-	01	0X	00
				X1		XX ^X	XX ^X	X0	X1	XX	X0
				11		1X	1X	10	11	1X	10
1X	11	1X	1X	-	XX ^X	-	-	-	01	0X	Oz(0,X)
				X1		XX ^X	XX ^X	XX ^X	X1	XX	XX ^X
				11		1X	1X	1X	11	1X	1X
11	11	1z 1,X	1z 1,X	-	-	-	-	-	01	0X	Oz(0,S)
				X1	Xz(X,X)	XX ^X	Xz(X,X)	Xz(X,X)	X1	XX	Xz(X,S)
				11	1z(1,X)	1z(1,X)	1z(1,X)	1z(1,X)	11	1z(1,X)	1z(1,S)

$S_Q^- = 0$
$S_Q^- = X$
$S_Q^- = 1$

The table received in this way is equivalent to Table VIII.

Q.E.D.
 Similarly we extend system S4 to S11 to describe steady states and hazards in A11 alphabet.

Definition 6: Let ff be a function

$$ff : S_S^+ \times S_R^+ \times S_Q^- \rightarrow S_Q^+ S_Q^-$$

defined by Table X.

The operation * will be newly defined in alphabet A11.

Definition 7: Let A and B be states in alphabet A11. The operation * is defined as follows

$$A * B = \begin{cases} A, & \text{if } A=B \text{ and } A, B \neq x, \\ x, & \text{if } A \neq B, \\ x^x, & \text{if } A=B=x. \end{cases}$$

As a result of unknown states in alphabet A11 the alphabet of write conditions has been extended from $\{\bar{z}, z\}$ to $\{z, z, z^x\}$, where z^x denotes a possible write signal. The operator z is extended as it is shown in Table XI.

Table XI

T \ R _T A	00	10	-1
z	Q	Q=1	Q=X
z	I	I	Q=X
z*		Q=1	
z ^x	Q=1	Q=1	Q=X

for T-type flip-flop

Example 2: Let us consider 4-bit binary reverse counter in the initial state $S_{Q1}^- = 0, S_{Q2}^- = 1, S_{Q3}^- = 0, S_{Q4}^- = 1$ which is clocked by a simple combinational circuit. The clock input is sensitized by state $S_T^+ S_T^- L_T = 00-2$ /based on Theorem 1/. The state of the counter is determined in following calculations:

$$Q1: S_Q^+ = z(S_Q^-, S_Q^-) = x, \text{ because } R_T = 1 \text{ and } T = \bar{z}$$

$$L_Q = [(ca_T + c_Q^{ase} - T)/2] \\ = [(2 + 0 + 0 - 0)/2] = 1,$$

$$Q2: S_Q^+ = z(S_Q^-, S_Q^-) = x, \text{ because } R_T = 1, T = z^x,$$

$$L_Q = [(1 + 0 + 0 - 0)/2] = 0,$$

$$Q3: S_Q^+ = z(S_Q^-, S_Q^-) = S_Q^- = 0, \text{ because } R_T = 0$$

$$\text{and } T = \bar{z}, \\ L_Q = [(0 + 0 + 0 - 0)/2] = 0,$$

$$Q4: S_Q^+ = z(S_Q^-, S_Q^-) = S_Q^- = 1, \text{ because } R_T = 0$$

$$\text{and } T = \bar{z}, \\ L_Q = 0.$$




Figure 4

Conclusions

This paper describes an algebraic method for hazard analysis with the maximum number of spikes. Basic primitives in this paper are NAND gates and flip-flops. The method can be easily programmed for automatic processing. It is especially convenient for simulation analysis of digital circuits and it may be easily implemented in a table-driven simulator with selective trace. The existence of a hazard is not only detected but also the maximum number of spikes is calculated. The results are more accurate when dealing with such circuits like ripple counters or registers.

References

- [1] J.Beister, "A unified approach to combinational hazards", IEEE Trans. Comp. vol. C-23, pp.566-575, June 1974.
- [2] M.Breuer, A.L.Harrison, "Procedures for eliminating static and dynamic hazards in test generation", IEEE Trans. Comput., vol. C-23, pp.1069 - 1078, October 1974.
- [3] E.B.Eichelberger, "Hazard detection in combinational and sequential switching circuits", IBM J. No 2, pp.90-99, 1965.
- [4] J.Rajski, J.Tyszer, "Detection and propagation of hazards with the maximum possible number of spikes", submitted to IEEE Trans. Comput.
- [5] A.Thayse, M.Davio, "Boolean differential calculus and its application to switching theory", IEEE Trans. Comput. vol. C-22, pp.409-419, April 1973.
- [6] S.H.Unger, "Asynchronous Sequential Switching Circuits", New York :Wiley 1969.
- [7] Y.Zisapel, M.Krieger, J.Kella, "Detection of hazards in combinational switching circuits", IEEE Trans. Comp. vol. C-27, pp.52-56, January 1979.

AD P 002370

FOUR-VALUED LOGIC, STAR ALGORITHM AND THEIR APPLICATIONS

Ting-huai Chen, You-guang Yuan, Zhi-mo Liu, Zhi-min Zhang

Chongqing University, P.R. China

ABSTRACT----This paper is a survey of the works done in Chongqing University on Four-Valued Logic which is useful for describing the dynamic behaviors of logical objects. The mathematical Basis of Four-Valued Logic has been stated. The deduction method----Star Algorithm has been introduced. Three kinds of applications based on different explanations of the component have been dealt with, such as the fault detection of the combinational and the sequential circuits, the hazardous test generation as well as the transition logic. This paper is only an outline and the details should be referred to the original papers. See [1], [2], [3], [4], [5], [6].

0. INTRODUCTION

Two-valued logic is well known to everyone for it provides an efficient implement for studying the static behaviors of the objective phenomena. For example, these two values '1' and '0' can be used to represent the vapor state and the liquid state of water, high and low voltage levels in logic

circuit, truth and falsehood of a proposition, etc.. But it is inconvenient to describe the dynamic behavior which exists obviously in the real world, for example, the condensation and evaporation of water, the fall and rise of a voltage pulse, the transition from state '1' to state '0' and the transition in the reverse order, etc.. In order to denote these transitional states we introduce two additional states D & \bar{D} to the static states 1 and 0. Therefore we can extend two-valued logic to four-valued logic, which is useful for the description of the dynamic phenomena and contains the static logic as its special case.

In section I of this paper we state the mathematical basis of four-valued logic B_4 and introduce Star Algorithm, the deduction technique of this four components. Then we apply this theory to three different areas based upon different explanations of the real meanings of these four elements. Section II is the test generatin for fault detection in combinational and sequential circuits. Section III is the hazardous test generation for combinational circuit. Sec-

tion IV is the transition logic which is the generalization of the classical proposition logic. And in Section V we give a summary and list out some open problems.

I. MATHEMATICAL BASIS ⁽¹⁾

1.1 Four-Valued Boolean Algebra

Definition 1.1 Let B_2 be the Boolean algebra containing only two elements "1" and "0" and having three logical operations ".", "+", "-" over them, then the direct product $B_2 * B_2$ is still a Boolean algebra denoted by B_4 .

Thus if $x, y \in B_4$, then $x = (a_1, a_2)$, $y = (b_1, b_2)$ with $a_1, a_2, b_1, b_2 \in B_2$, and $\bar{x} = (\bar{a}_1, \bar{a}_2)$, $x \cdot y = (a_1 \cdot b_1, a_2 \cdot b_2)$, $x + y = (a_1 + b_1, a_2 + b_2)$. These operations ".", "+", "-" in B_4 satisfy all the fundamental formulas of Boolean algebra. If $x = (a_1, a_2)$, then a_1 and a_2 are called the front and rear components of vector x .

The elements in B_4 are exactly

$$\theta = (0, 0), D = (0, 1), \bar{D} = (1, 0), I = (1, 1).$$

and the operation tables are shown in Table 1.1.

x	\bar{x}	$+$	θ	I	D	\bar{D}	\cdot	θ	I	D	\bar{D}
θ	I	θ	θ	I	D	\bar{D}	θ	θ	θ	θ	θ
I	θ	I	I	I	I	I	I	θ	I	D	\bar{D}
D	\bar{D}	D	D	I	D	I	D	θ	D	D	θ
\bar{D}	D	\bar{D}	\bar{D}	I	I	\bar{D}	\bar{D}	θ	\bar{D}	θ	\bar{D}

Table 1.1 The operation table of B_4

1.2 Boolean Expression and Boolean Function

Definition 1.2

The Boolean expression of n variables is defined below

- (1) 0 and 1 are Boolean expressions.
- (2) The variables x_1, x_2, \dots, x_n are expressions.
- (3) The Expression formed by using the operations ".", "+", "-" finite times is also a Boolean expression.
- (4) Only those expressions satisfying (1), (2), (3) are expressions.

Definition 1.3

Two Boolean expressions of n variables $F(x_1, x_2, \dots, x_n)$, $G(x_1, x_2, \dots, x_n)$ are equivalent denoted by $F(x_1, \dots, x_n) \sim G(x_1, \dots, x_n)$, if and only if one of them can be derived from the other by using the Boolean identities finite times.

Theorem 1.1

$F(x_1, \dots, x_n) \sim G(x_1, \dots, x_n)$ iff $F(x_1, \dots, x_n) = G(x_1, \dots, x_n)$ for all x_i 's in B , where B is any Boolean algebra including B_2 and B_4

Definition 1.4

Let $F(x_1, \dots, x_n)$ be a Boolean expression, when the values of all x_i 's are taken from B_4 , then $y = F(x_1, \dots, x_n)$ defines a mapping $B_4^n \rightarrow B_4$, called a Boolean Function corresponding to the expression $F(x_1, \dots, x_n)$.

1.3 The Set of Mappings $B_4^n \rightarrow B_4$

Let $F(x_1, \dots, x_n)$ be any mapping $B_4^n \rightarrow B_4$ and $\{F_n\}$ be the set of all these mappings $B_4^n \rightarrow B_4$, then $\{F_n\}$ contains 44^n functions, among them only 2^{2^n} functions are Boolean. Each F_n can be uniquely represented by a

table, a normalized vector form or the canonical form using minimum terms. The set $\{F_N\}$ forms a Boolean algebra B_4^4 , it contains all the 2^{2^n} Boolean functions, which can be represented by Boolean expressions, as its sub-Boolean-algebra. Here, the vector form is defined by

Definition 1.5

If we associate a variable in B_4 with four state variables x^0, x^1, x^*, \bar{x}^* in B_2 (here superscripts cannot be misunderstood as exponentials due to the idempotent law of Boolean algebra, subscripts are reserved for numbering variables in B_4) such that

$$x=0 \text{ in } B_4 \text{ iff } x^0=1, x^1=x^*=\bar{x}^*=0 \text{ in } B_2$$

$$x=1 \text{ in } B_4 \text{ iff } x^1=1, x^0=x^*=\bar{x}^*=0 \text{ in } B_2$$

$$x=D \text{ in } B_4 \text{ iff } x^*=1, x^0=x^1=\bar{x}^*=0 \text{ in } B_2$$

$$x=\bar{D} \text{ in } B_4 \text{ iff } \bar{x}^*=1, x^0=x^1=x^*=0 \text{ in } B_2$$

then we call x^0, x^1, x^*, \bar{x}^* the components of the vector x in B_4 . Obviously we have

$$x = x^0 \cdot 0 + x^1 \cdot 1 + x^* \cdot D + \bar{x}^* \cdot \bar{D}$$

which is called the vector form of x in B_4

1.4 Star Algorithm

Given a Boolean function $F(x_1, \dots, x_n)$, we are going to derive the formulas for its components F^0, F^1, F^*, F^* .

Theorem 1.2

For the basic Boolean functions $\bar{x}, x \cdot y, x+y$ we have

$$(\bar{x})^0 = x^1, (\bar{x})^1 = x^0, (\bar{x})^* = x^*, (\bar{x})^{\bar{*}} = x^{\bar{*}}$$

$$\begin{aligned} (x \cdot y)^0 &= x^0 \cdot y^0 + x^* \bar{y}^* + \bar{x}^* y^* & (x \cdot y)^1 &= x^1 y^1 \\ (x \cdot y)^* &= x^* y^1 + x^1 y^* + x^* y^* & (\bar{x} \cdot \bar{y})^* &= \bar{x}^* y^1 + x^1 \bar{y}^* + \bar{x}^* \bar{y}^* \\ (x+y)^0 &= x^0 y^0 & (x+y)^1 &= x^1 y^1 + x^* \bar{y}^* + \bar{x}^* y^* \\ (x+y)^* &= x^* y^0 + x^0 y^* + x^* y^* & (\bar{x}+y)^* &= \bar{x}^* y^0 + x^0 \bar{y}^* + \bar{x}^* \bar{y}^* \end{aligned}$$

Corollary

For any Boolean function F in B_4 , if we exchange all the components "*" and "-*" of the input variables, then the formulas for F^* and \bar{F}^* are exchanged.

Since Boolean function is formed by ".", "+", "-", using Theorem 1.2 iteratively we can derive the formulas of F^0, F^1, F^*, \bar{F}^* for any Boolean function F .

Let $N = \{1, 2, \dots, n\}$, (P, Q) be a partition of N , (x_p, x_q) be a partition of $\{x_1, \dots, x_n\}$, π be a Boolean vector in the subspace $B_2^{|P|}$. Then for any Boolean function $F(x_1, \dots, x_n) = F(X)$, we have

Theorem 1.3 (Expansion)


$$F^* = \sum_{\phi \neq P \subseteq N} \sum_{\pi \in B_2^{|P|}} (x_p^{\pi^*}) \overline{F(\bar{\pi}, x_q)} \cdot F(\pi, x_q)$$

$$\bar{F}^* = \sum_{\phi \neq P \subseteq N} \sum_{\pi \in B_2^{|P|}} (x_p^{\pi^*}) F(\bar{\pi}, x_q) \cdot \overline{F(\pi, x_q)}$$

Where P is taken over all the subset of N , π runs over all the Boolean vector space of dimension $|P|$, $\bar{\pi}$ is the complement of π taken coordinate by coordinate, $(x_p^{\pi^*})$ is the product of those variables with superscripts "*" and "-*".

Example 1.1 For the Boolean function F defined by the circuit shown in Fig 1.1, derive the formula for F^* .

(1) Using Theorem 1.2



$$\begin{aligned}
 F^* &= \overline{(x_4 + x_5)}^* = (\overline{x_4} \cdot \overline{x_5})^* \\
 &= \overline{x_4}^* \overline{x_5}^* + \overline{x_4}^* \overline{x_5}^* + \overline{x_4}^* \overline{x_5}^* \\
 &= \overline{x_4}^* (x_3 + x_4)^1 + \overline{x_4}^* (x_3 + x_4)^* + \overline{x_4}^* (x_3 + x_4)^* \\
 &= \overline{x_4}^* (x_3^1 + x_4^1 + x_3^* \overline{x_4}^* + \overline{x_3}^* x_4^*) + \overline{x_4}^* (x_3^* \overline{x_4}^* + \overline{x_3}^* x_4^* + x_3^* x_4^*) \\
 &\quad + \overline{x_4}^* (x_3^* \overline{x_4}^* + \overline{x_3}^* x_4^* + x_3^* x_4^*)
 \end{aligned}$$

Form (1.1), we have $x_4^1 \overline{x_4}^* = x_4^* \overline{x_4}^* = \overline{x_4}^* x_4^* = \overline{x_4}^* \overline{x_4}^* = 0$.

Thus $F^* = \overline{x_4}^* x_3^1 + x_3^* \overline{x_4}^* + \overline{x_4}^* x_3^*$

$$\begin{aligned}
 &= x_1^* (x_1 x_2)^1 + (x_1 x_2)^* x_1^* + x_1^1 (x_1 x_2)^* \\
 &= x_1^* x_1^1 x_2^1 + (x_1^* x_2^1 + x_1^1 x_2^* + x_1^* x_2^*) x_1^* \\
 &\quad + x_1^1 (x_1^* x_2^1 + x_1^1 x_2^* + x_1^* x_2^*)
 \end{aligned}$$

For $x_1^* x_1^1 = 0, x_1^* x_1^* = x_1^*$, we have

$$F^* = x_1^* x_2^1 + x_1^1 x_2^* + x_1^* x_2^*$$

(2) Using Expansion Theorem 1.3

$$F = \overline{x_1 + \overline{x_1} + x_1} x_2 = x_1 x_2$$

$$F(x_1, 1) = x_1, \quad F(1, x_2) = x_2$$

$$F(x_1, 0) = F(0, x_2) = F(0, 0) = F(0, 1) = F(1, 0) = 0$$

$$F(1, 1) = 1.$$

$$\begin{aligned}
 F^* &= x_1^* F(1, x_2) + \overline{x_1}^* F(0, x_2) + \overline{x_1}^* F(0, x_2) + \overline{x_1}^* F(1, x_2) \\
 &\quad + x_2^* F(x_1, 1) + \overline{x_2}^* F(x_1, 0) + \overline{x_2}^* F(x_1, 0) + \overline{x_2}^* F(x_1, 1) \\
 &\quad + x_1^* x_2^* F(1, 1) + \overline{x_1}^* \overline{x_2}^* F(1, 0) + \overline{x_1}^* \overline{x_2}^* F(1, 0) + \overline{x_1}^* \overline{x_2}^* F(0, 1) \\
 &\quad + \overline{x_1}^* x_2^* F(0, 1) + \overline{x_1}^* \overline{x_2}^* F(0, 0) + \overline{x_1}^* \overline{x_2}^* F(0, 0) + \overline{x_1}^* \overline{x_2}^* F(1, 1) \\
 &= x_1^* x_2^* + x_2^* x_1^* + x_1^* x_2^*
 \end{aligned}$$

the same as formula (1.3).

1.2 Front and Rear Components

Definition 1.6

If $x \in B_4$, then let $x^1 + x^* = \underline{x}$, $x^1 + x^* = \overline{x}$ and call $\underline{x}, \overline{x}$ the front and rear components of x respectively.

Property 1

$$\underline{\overline{x}} = x^0 + x^*, \quad \overline{\underline{x}} = x^0 + x^*$$

Property 2

If $x \in B_2$, then $\underline{\underline{x}} = x, \overline{\overline{x}} = x$;

Property 3

Suppose $F(x_1, \dots, x_n)$ is a Boolean function, then

$$\underline{F} = F(\underline{x}_1, \dots, \underline{x}_n), \quad \overline{F} = F(\overline{x}_1, \dots, \overline{x}_n);$$

Property 4

The multiplication can be shown by the symmetric Table 1.2

	x^0	x^1	x^*	\overline{x}^*	\underline{x}	\overline{x}	$\underline{\overline{x}}$	$\overline{\underline{x}}$
x^0	x^0							
x^1	0	x^1						
x^*	0	0	x^*					
\overline{x}^*	0	0	0	\overline{x}^*				
\underline{x}	0	x^1	x^*	0	\underline{x}			
\overline{x}	0	x^1	0	\overline{x}^*	x^1	\overline{x}		
$\underline{\overline{x}}$	x^0	0	0	\overline{x}^*	0	\overline{x}^*	$\underline{\overline{x}}$	
$\overline{\underline{x}}$	x^0	0	x^*	0	x^*	0	x^0	$\overline{\underline{x}}$

Table 1.2

Property 5

$$(x \cdot y \cdot z)^* = x^* | \underline{y} | \underline{z} + y^* | \underline{x} | \underline{z} + z^* | \underline{x} | \underline{y};$$

$$(x + y + z)^* = x^* | \underline{y} | \underline{z} + y^* | \underline{x} | \underline{z} + z^* | \underline{x} | \underline{y}.$$

Property 6

If equality

$$F(*, *, | \underline{\quad} | \underline{\quad}) = G(*, *, | \underline{\quad} | \underline{\quad})$$

holds, then also holds

$$F(-*, *, | \underline{\quad} | \underline{\quad}) = G(-*, *, | \underline{\quad} | \underline{\quad})$$

in which the components "*" and "-*", "| \underline{\quad} " and "| \underline{\quad} " are exchanged respectively. (e.g. see Property 1).

The advantage of using front and rear

components is that formulas (1.11) and (1.12) contain only n terms while the corresponding formulas using (1.5) and (1.4) should contain 2^n terms. Besides, in virtue of (1.9) the evaluation of these components of a Boolean function F in B_4 is simply the evaluation of F in B_2 with respect to the corresponding component of the input variables.

The introducing of the front and rear components needs four additional states for each variable, and thus needs more space to store them. But these four additional states are essentially the combinations of the components $0, 1, *, -*$. If these eight states are fine coded, for example, if we use four bits to record the components of a variable x , i.e.

$$\begin{aligned} x^0 &= x(1\ 0\ 0\ 0) \\ x^1 &= x(0\ 1\ 0\ 0) \\ x^* &= x(0\ 0\ 1\ 0) \\ \bar{x}^* &= x(0\ 0\ 0\ 1) \end{aligned}$$

then $\underline{x} = x^1 + x^* = x(0\ 1\ 0\ 0) + x(0\ 0\ 1\ 0) = x(0110)$, and $\underline{x} = x(0\ 1\ 0\ 1)$, $\underline{\bar{x}} = (1\ 0\ 0\ 1)$, $\underline{\bar{x}} = (1010)$. The operations can be executed parallelly without increasing the time complexity, e.g.

$$\underline{x} \cdot \underline{x} = x(0110) \cdot x(0101) = x(0100) = x^1$$

The application of Four-Valued Logic will depend upon the meaning which we shall assign to the front and rear components of a variable. Here three kinds of applications are shown in the following sections.

II. STATIC TEST GENERATION^[2]

In a logic circuit. Let us associate to each wire w a variable $x=(a,b)$ in B_4 , where a (b) is the value of w in B_2 when the circuit is normal (faulty). $x^*=1$ ($\bar{x}^*=1$ or $x=D$ (\bar{D})) means the wire w is affected by a fault in the circuit under the given input values, otherwise x is not affected and then takes the value in B_2 . For the output function F , $F^*=1$ or $\bar{F}^*=1$ means that the difference of the normal and faulty effects has been sensitized to the output, hence the corresponding fault can be detected. Here we illustrate it by examples and ignore the theorems.

Example 1.2

In the circuit shown in Fig. 2.1, find out the complete test set for the stuck-at-0 fault at x_5




Fig 2.1

The fault propagates through x_7, x_8 to F , so $x_5, x_7, x_8, F \in B_4$ and $x_1, x_2, x_3, x_4, x_6, x_9, \in B_2$. Using Star-Algorithm

$$\begin{aligned} F^* &= (x_6 + x_7 + x_8 + x_9)^* = (\bar{x}_6 \bar{x}_7 \bar{x}_8 \bar{x}_9)^* \\ &= \bar{x}_7^* \bar{x}_6^* \bar{x}_8^* \bar{x}_9^* + \bar{x}_8^* \bar{x}_6^* \bar{x}_7^* \bar{x}_9^* \\ &\text{for } \bar{x}_6^* = \bar{x}_9^* = 0 \text{ and } \bar{x}_6^* = \bar{x}_6, \bar{x}_9^* = \bar{x}_9 \end{aligned}$$

from property 2 in section 1.5

$$F^* = (x_1 + x_5)^* (\bar{x}_1 + x_2) \{ (x_4 + x_5) (x_3 + \bar{x}_4) + (x_4 + x_5)^* (\bar{x}_1 + x_2) \} (x_1 + x_5) (x_3 \bar{x}_4)$$

$$\text{From (1.4), } (x_1 + x_5)^* = x_5^* \bar{x}_1$$

$$\text{From (1.9) } \{ (x_1 + x_5) = \{ x_4 + \{ x_5 = x_4 + x_5 \} \} \}$$

$$F^* = x_5^* \bar{x}_1 (x_4 + \{ x_5 \}) (x_3 + \bar{x}_4 + x_5^* \bar{x}_4 (\bar{x}_1 + x_2) (x_1 + \{ x_5 \}));$$

$$\text{From (1.10), } x_5^* \{ x_5 = x_5^* \}$$

$$x_5^* (x_4 + \{ x_5 \}) = x_5^* x_4 + x_5^* = x_5^*$$

$$F^* = x_5^* \bar{x}_1 (x_3 + \bar{x}_4) + x_5^* \bar{x}_4 (\bar{x}_1 + x_2)$$

$$= x_5^* (\bar{x}_1 x_3 + x_2 \bar{x}_4 + \bar{x}_1 \bar{x}_4)$$

This means the faulty difference at x_5 can be sensitized to the output F in the same sense (i.e.D) under the input condition:

$$\bar{x}_1 x_3 + x_2 \bar{x}_4 + \bar{x}_1 \bar{x}_4 = 1.$$

Since the fault is $x_5: s-a-0$, the test must make $x_5=1$. Thus the complete test set for x_5 s-a-0 is

$$T = (\bar{x}_2 + \bar{x}_3) (\bar{x}_1 x_3 + x_2 \bar{x}_4 + \bar{x}_1 \bar{x}_4) = \bar{x}_1 \bar{x}_2 \bar{x}_3 \bar{x}_4$$

From (1.11) and (1.12) the output of a gate has value D iff at least one input x_i has value D while the other inputs x_j may or may not have value D . In this case we call x_i the main sensitizing branch. From (1.11) and (1.12), we can take each x_i in turn as main sensitizing branch.

Similarly Star Algorithm can be applied to the test generation for the multiple fault in combinational circuit, hence can also be applied to that of sequential circuit.

Example 1.1

Fig. 2.2 is an asynchronous sequential circuit. If the feedback line, shown by the

dotted line, be cut off, then Fig. 2.3 becomes the model of the same sequential circuit in one time frame, say T ; p_T and q_T become pseudo-input and pseudo-output of the T -th time frame respectively.




Fig. 2.2

Suppose the fault $d: s-a-1$ occurs, then there are three paths for propagating value D from d to y , namely

$$L_1: d-g-h-k-y \quad L_2: d-i-k-y; \quad L_3: d-f-y.$$

these variables $d, g, h, i, f, y \in B_4$, while $a, b, c, p \in B_2$

(1) Taking L_1 as the main sensitizing path, there are four inversions along L_1 , so a \bar{D} at d can cause a \bar{D} at y . We expand y_T^* .

$$\begin{aligned} y_T^* &= (k_T f_T)^* = k_T^* \{ f_T = (\bar{h}_T \bar{i}_T) \} \{ \bar{d}_T b_T \\ &= \bar{h}_T^* \{ \bar{i}_T = (\bar{d}_T \cdot b_T) \} = \bar{h}_T^* \{ \bar{p}_T \} \{ \bar{i}_T \} \{ \bar{d}_T b_T \\ &= \bar{d}_T^* \bar{b}_T \{ \bar{p}_T \} \{ \bar{i}_T \} \{ \bar{d}_T b_T = 0. \end{aligned}$$

This means we can not propagate \bar{D} through this path.

(2) There are three inversions along L_2 , so we need expand y_T^*

$$y_T^* = k_T^* \{ f_T = (\bar{i}_T \bar{h}_T) \} \{ \bar{d}_T b_T = (\bar{d}_T^* \bar{c}_T) \} \{ \bar{h}_T \} \{ \bar{d}_T \} \{ b_T = 0.$$

because at the fan-out point d , we have $\bar{d}_T^* \bar{d}_T = 0$.

(3) There are two inversions along L_3 , we expand y_T^*

$$\begin{aligned} \bar{y}_T^* &= f_T^* \{ k_T = (\bar{d}_T^* b_T) \} \bar{h}_T \bar{i}_T = \bar{d}_T^* b_T (\bar{p}_T + \bar{g}_T) (\bar{c}_T + \bar{d}_T) \\ &= \bar{d}_T^* b_T (\bar{p}_T + \bar{b}_T \bar{d}_T) (\bar{c}_T + \bar{d}_T) = \bar{d}_T^* b_T c_T \bar{p}_T \end{aligned}$$

That means value \bar{D} can be driven to y . Since $d:s-a-1$, the test should make $d_T=0$, thus

$$\text{Test} = \bar{d}_T b_T c_T \bar{p}_T = a_T b_T c_T \bar{p}_T$$

the Pseudo-input \bar{p}_T is the pseudo-output q_{T-1} in the $T-1$ th frame

$$\begin{aligned} \bar{q}_{T-1} &= \bar{h}_{T-1} \bar{i}_{T-1} = (\bar{g}_{T-1} + \bar{p}_{T-1}) (\bar{d}_{T-1} + c_{T-1}) \\ &= (\bar{b}_{T-1} \bar{d}_{T-1} + \bar{p}_{T-1}) (\bar{d}_{T-1} + c_{T-1}) \\ &= \bar{b}_{T-1} c_{T-1} \bar{d}_{T-1} + \bar{p}_{T-1} (\bar{d}_{T-1} + c_{T-1}) \\ &= \bar{b}_{T-1} c_{T-1} a_{T-1} + \bar{p}_{T-1} (\bar{d}_{T-1} + c_{T-1}) \end{aligned}$$

If we take the first term $a_{T-1} b_{T-1} c_{T-1}$, which is independent of the pseudo-input p , then we have one

$$\text{Test} = a_T b_T c_T \bar{p}_T = a_T b_T c_T a_{T-1} \bar{b}_{T-1} c_{T-1}$$

Let $T-1=1$ be the first time frame, then one test sequence obtained is

$$\text{Test} = a_1 \bar{b}_1 c_1 a_2 b_2 c_2$$

which detects the single fault $d:s-a-1$ no matter what initial state the circuit is. The other solutions are included in the second term of \bar{q}_{T-1} , which depends upon \bar{p}_{T-1} , hence upon the inputs in the time frames before $T-1$.

III HAZARDOUS TEST GENERATION (3)

Let us interpret the front and rear values of a variable in B_4 respectively as the voltage levels of a wire before and after a certain moment, then D and \bar{D} become the fall (step-down) and rise (step-up) of a rectangular pulse. Therefore four-valued logic can

be applied to the dynamic study of the logic circuit.

Here our attention is focused on the hazards and the dynamic test generation.

The waveforms of the static 0-hazard (#0), the static 1-hazard (#1), the dynamic step-down hazard (#D), the dynamic step-up hazard (# \bar{D}) are shown in Fig. 3.1. If we only use four-valued logic, they belong to the sets $0, 1, D, \bar{D}$ respectively as shown in the figure. In order to identify a hazard #s, $s \in S$ and $S = \{0, 1, *, -*\}$, we need to expand the corresponding component F^S , ($s \in S$), of the output function F of the combinational circuit by Star Algorithm and ignore the other three. Then we check each term of F^S , whether it causes the output to issue the corresponding hazard or not. To verify this we should deal with six-valued logic and eight-valued logic, see [6]. After that we can divide all the terms of F^S into two parts, the hazard part F^{sh} and the hazard-free part F^{sh}

$$F^S = F^{sh} + F^{sh} \quad s \in \{0, 1, *, -*\}$$




Fig. 3.1

When a logic fault g occurs, the output function becomes G , we can find similarly

$$G^S = G^{sh} + G^{sh} \quad s \in \{0, 1, *, -*\}$$

If the normal circuit is hazard-free while the faulty circuit is hazardous, or if the normal is hazardous while the faulty is hazard-free, then we can distinguish the faulty from the normal. So the complete hazardous test set of the fault g is

$$T_R^H = \sum_{S \in S} (F^{sh} G^S \bar{h} + F^S \bar{h} G^{sh})$$

Example 3.1

For the circuit shown in Fig. 3.2, the normal function $F = xy + \bar{y}$, we have




Fig. 3.2

$$\begin{aligned} F^{0h} &= 0, & F^{0\bar{h}} &= \bar{x}y \\ F^{1h} &= y^*x + x^*y^* + \bar{y}^*x + \bar{x}^*\bar{y}^* & F^{1\bar{h}} &= x + \bar{y} + x^*y + \bar{x}^*\bar{y}^* \\ F^{*h} &= x^*\bar{y}^* & F^{*\bar{h}} &= x^*y + \bar{y}^*\bar{x}^* \\ F^{-*h} &= \bar{x}^*y^* & F^{-*\bar{h}} &= \bar{x}^*y + y^*\bar{x}^* \end{aligned}$$

For the fault $b:s-a-1$ the faulty output function $G = x + \bar{y}$,

$$\begin{aligned} G^{0h} &= 0, & G^{0\bar{h}} &= \bar{x}y \\ G^{1h} &= x^*y^* + \bar{x}^*\bar{y}^* & G^{1\bar{h}} &= x + \bar{y} + x^*y + \bar{x}^*\bar{y}^* \\ G^{*h} &= 0, & G^{*\bar{h}} &= x^*y + \bar{y}^*\bar{x}^* \\ G^{-*h} &= 0, & G^{-*\bar{h}} &= \bar{x}^*y + y^*\bar{x}^* \end{aligned}$$

The complete hazardous test set is

$$\begin{aligned} T_g^H &= \sum_{S \in S} (F^{sh} G^S \bar{h} + F^S \bar{h} G^{sh}) \\ &= y^*x + \bar{y}^*x + x^*\bar{y}^* + \bar{x}^*y^* \end{aligned}$$

The first term y^*x comes from the term $F^{1h}G^{1\bar{h}}$, that means the input $x=1, y=D$ is a test which causes the normal circuit to produce a static 1-hazard while the faulty circuit is 1-hazard free. We call this test a 1-hazard test.

Example 3.2

Consider a circuit with high redundancy shown in Fig. 3.3. Many single stuck faults in it are statically undetectable, but all of them can be detected by 1-hazard tests. this fact is shown in Table 3.1




Fig. 3.3

Leads		Single stuck fault detected														
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	
Static Tests	1											1	1	1	0	1
	0															0
1-hazard test	a b c	1	1					1	1						1	1
	b c	0	0	0	0					0	0	0	0	0	0	0
	c b							0	1							
	c b									0	1					
	a b c															1

Table 3.1

By using the hazardous test we obtained some results:

- (1) If the existence of a given redundant wire R in the circuit C is to eliminate the logic hazard, then the statically undetectable fault at R is hazardously detectable.
- (2) In a non-redundant combinational circuit,

every intragate bridging fault is either statically or hazardously detectable.

IV TRANSITION LOGIC [4]

In the classical two-valued logic, the truth value of each proposition x is taken from $B_2 = \{0, 1\}$. Usually these two values are used to represent two static states of an object in the real world. Now if the value of x is taken from B_4 , i.e. beside the stable states "0" and "1", we have two additional states: $D=(1,0)$ the transitional state from "1" to "0", and $\bar{D}=(0,1)$ the transitional state from "0" to "1", then this four-valued logic can be used to describe (though roughly) the transitional phenomena or the dynamic behavior of the object in the real world. For example, if x represents water, $x=0$ represents x in the liquid state and $x=1$ in the vapor state; these are stable states. Then $x=D=(1,0)$ means x is in the condensation state and $x=\bar{D}=(0, 1)$ means x is in the evaporation state; these are transitional states. The generalization of the classical logic to the transition logic is essential, it seems to be a leap in the process of cognition from the static field into the dynamic field.

4.1 Propositional Calculus and Predicate Calculus

In the definition 1.2 we add two more operations " \rightarrow " and " \Leftarrow " such that

$$F \rightarrow G = F + G, \quad F \Leftarrow G = FG + \bar{F}\bar{G}$$

where F and G are expressions, then the generalized expressions are the formulas for general propositions. Definition 1.3 and Theorem 1.1 for equivalence still holds, especially if $F(x_1, \dots, x_n) = G(x_1, \dots, x_n)$ for all $x_i \in B_2$, then $F(x_1, \dots, x_n) \sim G(x_1, \dots, x_n)$ and therefore $F(x_1, \dots, x_n) = G(x_1, \dots, x_n)$ for all $x_i \in B_4$. Namely the proposition calculus in the classical logic can be generalized to the transition logic without any change.

If we know the equality

$$F(x_1, \dots, x_n) = G(x_1, \dots, x_n)$$

holds for all $x_i \in B_2$, then we can extend it to B_4 . In fact, we can add two additional states $D=(1, 0)$, $\bar{D}=(0, 1)$ to each variable and let $1=(1,1)$, $0=(0,0)$, i.e., let all $x_i \in B_4$. Then for each logic operation O in F and G , we extend its meaning by

$$(a,b)O(c,d) = (aOb, cOd).$$

Since $B_4 = B_2 * B_2$, we assert that this equality also holds after the extension to B_4

Example 4.1

Let the propositions P , Q and R be defined in B_2 as the following

	0	1
P : state of the substance is	liquid	vapor
Q : container temperature is	low	high
R : pressure in the container is	low	high

It is easy to verify that $P = \bar{Q}\bar{R}$ holds in B_2 . Now let us extend the definitions to B_4

	0	1	D	\bar{D}
P: state of the substance is	liquid	vapor	evaporation	condensation
Q: temperat. of the container is	low	high	increasing	decreasing
R: pressure in the container is	low	high	increasing	decreasing

The extended operation $P=Q\bar{R}$ in B_4 is shown in Table 4.1

P=Q \bar{R}	R:	0	1	D	\bar{D}
Q:0		0	0	0	0
1		1	0	D	D
D		D	0	0	D
\bar{D}		D	0	D	0

Table 4.1

It is also reasonable, for example, if we use Star Algorithm

$$P^* = (Q\bar{R})^* = Q^* \bar{R}^* + Q \bar{R}^*$$

That means there are only three possibilities to cause this substance evaporated $Q=D$ and $R=0$; i.e. keeping low pressure and increasing the temperature.

$Q=1$ and $R=\bar{D}$; i.e. keeping high temperature and decreasing the pressure.

$Q=D$ and $R=\bar{D}$; i.e. increasing the temperature and decreasing the pressure.

Since B_4 has more states than B_2 , what the former reflects seems richer and more profound than the latter.

Similarly let

$$(\forall x)F(x) = \prod_{x \in D} F(x)$$

$$(\exists x)F(x) = \sum_{x \in D} F(x)$$

Where D is the domain of x , we can generalize the predicate calculus to B_4 .

Theorem 4.1 Let S be a set of clauses, then S is always true (or non-satisfiable) on B_4 iff S is always true (or satisfiable) on B_2

4.2 Logical Inference

From Theorem 1.1, the rules for logical inference on B_2 can be generalized to B_4

Lemma 1 The formula G is a logical consequence of formula F in B_4 iff G is a logical consequence of F in B_2

Lemma 2 Given a set S of clauses, then a clause C is a logical prime consequence of S in B_4 iff C is a logical prime consequence of S in B_2

Let S be a set of clauses, $R(S)$ be the resolution of S , i.e. the set consisting of the resolution formulas of all the clauses of S and the clause pairs of S . The n -th resolution $R^n(S)$ of S is defined by

$$R^0(S) = S \text{ and } R^n(S) = R(R^{n-1}(S)).$$

Theorem 4.2 (The Completeness of Resolution Principle in B_4)

If a clause C is a logical prime consequence of clause set S , then there is a $n \geq 0$ such that $C \in R^n(S)$.

In B_2 if G is a logical consequence of F , then $G \supseteq F$. The following shows that this relation also holds in B_4 , though B_4 is semi-

ordered.

Definition 4.1

Elements $a, b \in B_4$ have the relation $b \succ a$ iff $a \cdot b = a$.

Obviously $a \succ a$; if $b \succ a$, $c \succ b$, then $c \succ a$.

Lemma 4.3

If formula $F \Rightarrow G$ in B_4 , then $F \succ G$ in B_4

Lemma 4.4

Let C_1 and C_2 be two clauses in B_4 , $R(C_1, C_2)$ is any resolution formula of C_1 and C_2 , then

$$R(C_1, C_2) \succ C_1 \cdot C_2$$

Theorem 4.5

Let S be a set of clause C_1, C_2, \dots, C_m , C^n be any clause in the set $R^n(S)$. Then for every $n \geq 0$, we have

$$C^n \succ \bigwedge_{i=1}^m C_i$$

Y CONCLUSION

In this paper, we just figure out our four-valued logic and three kinds of its applications. This four-valued logic B_4 differs from the classical four-valued logic L_4 by (1) B_4 is semi-ordered, (for D and \bar{D} are not comparable), thus B_4 can not be used to form quadnary number system instead of L_4 which is well ordered.

(2) L_4 is but a distributive lattice while B_4 is a Boolean algebra. So that many advantages of B_4 are inherented from the traditional Boolean algebra which is familiar to everyone.

In test generation, the Star expansion provides a cause-effect relation which tells

us how the external causes (x_i^* 's, the faulty signals) propagate through the network and produce an effect to the output. It seems better to add some state variables to describe the internal cause (faults in the circuit) and obtain a more complete cause-effect relation.

For the second interpretation in III, another potential application of B_4 is the analysis and synthesis of the sequential circuit. Here to solve the Boolean equation in B_4 is a difficult problem, because there are proper zero divisors D and \bar{D} in B_4 (for $D \cdot \bar{D} = 0$).

For the transition logic, B_4 is but a qualitative description. our goal is to find certain kind of quantitative description which is more precise than B_4 .

However, our four-valued logic is at the infant stage, what has been done seems too less than what we have to do in the future.

REFERENCES

1. T.H. Chen, "Four-Valued Logic and Star Algorithm", Chinese Computer Journal, Vol. 2, No.4, pp 243-264, Oct. 1979.
2. Z.M. Zhang and T.H. Chen, "A Near Optimal Algorithm for Test Generation in Sequential Circuit-Star Algorithm", Symposium on Fault Tolerant Computing 1981, held in Portland, Main, USA, June 1981, pp233-237.
3. Y.G. Yuan and T.H.Chen, "The dynamic Testing of Combinational Logic Network", Symposium on Fault Tolerant Computing

1982, held in Santa Monica, California, USA.

Jun. 22-24 1982, pp173-180.

4. T.H. Chen, "Transition Logic", Journal of Chongqing University, No. 3 1981, pp194-197. (in Chinese)
5. Z.M. Zhang and T.H. Chen, "Application of Star Algorithm to Multiple Fault Detection in Combinational Circuit", Journal of Chongqing University, No.3, 1981, pp41-61. (in Chinese)
6. Y.G. Yuan and T.H. Chen, "Hazard Identification in Combinational Logic Circuit", Journal of Chongqing University, No. 3, 1981, pp176-193. (in Chinese)
7. Z.M. Liu; Y.G. Yuan and T.H. Chen, "vector Expansion Transformation of Logic Algebra". ISMVL-83

Session 7B
Algebra II

PREVIOUS PAGE
IS BLANK

AD P 002371

Mx, A MIX-VALUED ALGEBRA

Michael Sinutko Jr.

Department of Defense
Post Office Box 1747
Washington, D.C. 20013
Phone: (202)694-3361

James H. Pugsley

Electrical Engineering Dept.
University of Maryland
College Park, Maryland 20742
Phone: (301)454-6862

Abstract

A combinatorial "mix-valued" algebra, denoted by "Mx," operates on variables representing multivalued signals and buses of any width (including width = 1). A bus of signals is represented as a single multivalued variable. All variables in Mx can range over values and sets of values and are not required to range over the same set. The function set proposed for Mx includes relational, set theoretic, and existential operators. The usual two-valued Boolean algebra is a subalgebra of Mx when all variables are binary and from the same set of values.

Only combinatorial memoryless topics are discussed, but sequential and memory circuits composed of Mx operations are known.

Mx is useful for compact technology-independent representation of digital systems during the design process.

1.0 Introduction

Mx is a technology-independent mix-valued algebra⁹ for describing and designing digital circuits* interconnected by combinations of multivalued signals and buses of any mix of widths including width = 1. A p-wide input or output bus of q-valued signals is treated as a single multivalued variable ranging over up to q^p elements. Variables in Mx can range over dissimilar, heterogeneous sets.

All functions in Mx must conform to the structure given in Section 2.1, but are otherwise arbitrary. Ten such Mx-functions are proposed and described. Other conforming functions can be used, but properties such as functional completeness are the responsibility of their designer.

* We pronounce Mx as "mix." "Circuit" or "network" means combinatorial circuit or network.

For experienced logic designers, the AND, OR, and NOT Mx-operators are 2-valued Boolean operators when applied to binary variables over the same set. Also, the proposed symbolism and design procedure resemble those of 2-valued Boolean algebra.

Each Mx-gate g (function realizor)

- a) accepts inputs and generates outputs from its own independent "reference set," denoted by r_g (a reference set may be ordered or not, as needed)
- b) accepts and generates a "null variable" denoted by \emptyset .

A reference set specifies all I/O (input and/or output) elements recognized by a Mx-gate $\{0,1\}$ is a 2-valued Boolean gate "reference set"). Mx-gates having differing reference sets can interact. A null variable (\emptyset) has zero cardinality and ranges over the heterogeneous set of valueless members⁹. (The member instance of the null variable \emptyset is a member of every set.) "Null" hereafter means null variable unless stated otherwise.

A \emptyset -bearing input is interpreted in one of two ways at Mx-gate inputs depending on the gate type: a) it has vanished, needing no consideration in the gate output determination; or b) it appears to have no value. The "existential" Mx-operators implement (b) by waiting for a non- \emptyset on all, none, or exactly one of the inputs before generating an output.**

Mx never requires more equations than 2-valued Boolean algebra to describe a binary circuit with busing because Mx-equations are written for a whole bus at a time; not for each bus signal component. Using Mx generally results in a very com-

** The "waiting" behavior is similar to that found prior to the "firing" of Petri net "transitions."¹ "Transitions" are undefined for input values not within the operator value-universe. Mx operations are defined under such a condition.

compact set of equations which fully describe the intended behavior of the network. The compactness becomes dramatic with the increased use of busing.

A Mx-logic design needs no redesign to change realizations; only a new translation of the logic design into hardware. Standard implementation circuits for the Mx-gates in various technologies may evolve to fill this need.

The reader is invited to preview the application Sections 2.3 and 2.4 for samples of Mx's operability.

2.0 Formal Definition of Mx

Mx is defined as the pair (S,F) wherein

S is a totally ordered set, the union of the sets I, O, and R_g, and further decomposed such that no member of S is a set, where

I = {x₁, x₂, ...} is the set of all input sets X_m where X_m = {x₁, x₂, ..., x_n}, a set of input variables, for arbitrary m and n,

O = {z₁, z₂, ...} is the set of all output variables z_m,

R_g = {R_{g1}, R_{g2}, ...} is the set of all sets of reference sets r_{gi}, and R_{gm} = {r_{g1}, r_{g2}, ..., r_{gn}} for arbitrary i, m, and n, and

F is a set of functions from I to O.
—End of Definition—

Reference sets, set "I" and set "O" are formally independent of each other, but to date, meaningful applications of F have only involved I and O sets which intersect R_g.

A ∅ can render its sending and receiving Mx-operators temporarily non-associative and non-distributive; it implies an into map. Thus F is conditionally associative and distributive.

2.1 The Mx "General Function Structure" (GFS)

The following definition is in the Mx GFS, to which all functions in F must conform. "fi" and "ci" are function and condi-

tions "i," respectively. Note that although x_i ∈ X, x_i ⊆ r_g is used because generally, x_i can be a set which is a member of X, and a subset but not a member of r_g. x_i can be both a member of X and r_g.

$$\#(X) \equiv \left\{ \begin{array}{l} \forall x_i \in X \exists x_i \in r_g, \text{ only one of:} \\ f_1 \text{ iff } c_1 \text{ are met,} \\ f_2 \text{ iff } c_2 \text{ are met,} \\ \vdots \\ f_n \text{ iff } c_n \text{ are met.} \end{array} \right\}$$

the null variable (∅) otherwise,

where "#" is an arbitrary gate operation, X is the input set, X = {x₁, x₂, ..., x_m}, and f_j ⊆ r_g for j ∈ {1, 2, ..., n}. "∀ x_i ∈ X ∃ x_i ∈ r_g" is an input filter operation.
—End of Definition—

Let x_i ∈ X be variables in an input set X, i ∈ {1, 2, 3, ...}. Define as an "alien" any input instance not a subset of r_g (i.e., an (x_i ∈ X) ⊄ r_g). If one or more aliens are present, the GFS's input filter causes the gate to yield a null. In the presence of a non-alien-bearing input, the GFS requires the output to be one of a set of user-devised conditional functions or a null.

2.2 The Proposed Function Set

Reasons for using a given 2-valued Boolean operation vary. For example, "x AND y" can mean greatest lower bound, product, min, intersect, existential (or, sentential²) truth or simultaneity, and maybe others. Similar statements can be made for OR and NOT. The following table lists some such interpretations on a 2-valued Boolean AND operation over {0,1}. Similar tables can be produced for OR and NOT.

x	y	AND (x,y)	product (x,y)	min (x,y)	intersect (x,y)	existential truth simultaneity
0	0	0	0	0	0	0
0	1	0	0	0	0	0
1	0	0	0	0	0	0
1	1	1	1	1	1	1

These ambiguities in 2-valued Boolean operator use suggest three function classes — AND, OR, and NOT — which are basic to the logic design procedure discussed in Section 2.3.

The proposed set of Mx-functions is $F \equiv \{AND(X), OR(X), NOT(X), UNION(X), INTERSECT(X), COMPLEMENT(X), ANDe(X), ORe(X), NOTe(X), EXIST(X)\}$. F addresses relational, set-theoretic, and existential domains. (The latter is concerned with the presence, or existence, of elements instead of their manipulation.) F members are further assigned to the three function classes as shown in the following table.

Mx-gate	generic identity	class
AND	MIN, algebraic AND	AND
OR	MAX, algebraic OR	OR
NOT	INVERT, algebraic COMPLEMENT	NOT
INTERSECT	set-theoretic AND	AND
UNION	set-theoretic OR	OR
COMPLEMENT	set-theoretic NOT	NOT
ANDe	existential AND	AND
ORe	existential OR	OR
NOTe	existential NOT	NOT
EXIST	existential acknowledgement	AND

To understand some of the proposed Mx-gates first requires the following definitions for "full set" (converse of the empty set), and the "atomizer function" (which decomposes a heterogeneous set so that no member of the resultant set is a set).

Full Set - A set denoted by \underline{U} and composed of

- all members of a given countable set
- all subsets of that countable set excluding all its single member subsets.

Example 2.2-1

Assume the universe is the set $\{a, b, c, d\}$. Then (a) of the full set definition contributes the elements a, b, c, and d to the full set, (b) contributes $\{a, b\}$,

$\{a, c\}, \{a, d\}, \{b, c\}, \{b, d\}, \{c, d\}, \{a, b, c\}, \{a, b, d\}, \{b, c, d\}, \{a, c, d\}$, and $\{a, b, c, d\}$. The full set is then $\underline{U} = \{a, b, c, d, \{a, b\}, \{a, c\}, \{a, d\}, \{b, c\}, \{b, d\}, \{c, d\}, \{a, b, c\}, \{a, b, d\}, \{b, c, d\}, \{a, c, d\}, \{a, b, c, d\}\}$.

—End of Example 2.2-1—

Atomizer Function If $S = \{s_1, s_2, \dots, s_m\}$, $A(S)$ denotes the "atomizer" function on S. If \underline{U} is S's full set, "-" is set difference, and e is an element (= irreducible set member = atom), let $\underline{u} \in \underline{U} \ni: \{\underline{U} - \underline{u}\}$ contains no elements and $e \in \underline{u}$. Then, $A(S) \equiv A:S \rightarrow \underline{u}$ is one-one.

Example 2.2-2

Let $S = \{1, 3, \{6, 7, 8\}, \{\}, 2, \{4, \{5, 9\}\}, 0\}$ where in this example, \emptyset denotes only the null value⁹. Then $A(S) = \{1, 3, 6, 7, 8, \emptyset, 2, 4, 5, 9, 0\} = \{1, 3, 6, 7, 8, 2, 4, 5, 9, 0\}$. If $S \subseteq \underline{u}$, $A(S) = S$, where \underline{u} is from the atomizer function definition.

—End of Example 2.2-2—

If X is a set containing the null set as a member, note that $A(X)$ defines the null value given the null set operand.

The ten definitions for Mx operations, beginning at the bottom of this page, conform to the GFS. In those Definitions, $X = \{x_1, x_2, \dots, x_n\}$ is the input set to a Mx-gate and $x_i \in X$.

The NOT(X) definition needs a totally ordered r_g whose least member behaves like a zero. Its next higher member must behave like a one, the next higher must behave like a two, etc.⁹

"-" is set subtraction in the COMPLEMENT definition.

$$\begin{aligned}
 \text{UNION}(X) &\equiv \begin{cases} \text{union}(\{A(x_1)\}, \{A(x_2)\}, \dots, \{A(x_n)\}) & \text{if } \forall x_i \in X, x_i \in r_g \\ \emptyset & \text{otherwise} \end{cases} \\
 \text{INTERSECT}(X) &\equiv \begin{cases} \text{intersection}(\{A(x_1)\}, \{A(x_2)\}, \dots, \{A(x_n)\}) & \text{if } \forall x_i \in X, x_i \in r_g \\ \emptyset & \text{otherwise} \end{cases} \\
 \text{NOT}(X) &\equiv \begin{cases} \max(r_g) - A(X) & \text{if } \forall x_i \in X, x_i \in r_g \\ \emptyset & \text{otherwise} \end{cases} \\
 \text{AND}(X) &\equiv \begin{cases} \min(A(X)) & \text{if } \forall x_i \in X, x_i \in r_g \\ \emptyset & \text{otherwise} \end{cases} \\
 \text{COMPLEMENT}(X) &\equiv \begin{cases} \{r_g - \text{union}(\{A(x_1)\}, \{A(x_2)\}, \dots, \{A(x_n)\})\} & \text{if } \forall x_i \in X, x_i \in r_g \\ \emptyset & \text{otherwise} \end{cases} \\
 \text{OR}(X) &\equiv \begin{cases} \max(A(X)) & \text{if } \forall x_i \in X, x_i \in r_g \\ \emptyset & \text{otherwise} \end{cases}
 \end{aligned}$$

$$\text{ORe}(X) \equiv \begin{cases} x_1 & \text{if } x_1 \neq \emptyset, x_2 = x_3 = x_4 = \dots = \emptyset \text{ and } x_1 \in r_g, \\ x_2 & \text{if } x_2 \neq \emptyset, x_1 = x_3 = x_4 = \dots = \emptyset \text{ and } x_2 \in r_g, \\ \vdots \\ x_n & \text{if } x_n \neq \emptyset, x_{n-1} = x_{n-2} = \dots \\ & = x_{n+1} = x_{n+2} = \dots = \emptyset, \text{ and } x_n \in r_g, \\ \emptyset & \text{otherwise} \end{cases}$$

$$\text{ANDe}(X) \equiv \begin{cases} X & \text{if } \forall x_i \in X, x_i \in r_g, \text{ and } x_i \neq \emptyset \\ \emptyset & \text{otherwise} \end{cases}$$

$$\text{NOTe}(X) \equiv \begin{cases} r_g & \text{if } x_1 = x_2 = \dots = x_n = \emptyset \\ \emptyset & \text{otherwise} \end{cases}$$

$$\text{EXIST}(X) \equiv \begin{cases} \max(r_g) & \text{if } \forall x_i \in X, x_i \in r_g \text{ and } x_i \neq \emptyset \\ \emptyset & \text{otherwise} \end{cases}$$

EXIST(X) is also written as "Ee(X)" to identify its class.

$\{\cdot, +, \wedge, \vee, \&, \oplus, \exists\}$, $\emptyset * \emptyset = \emptyset$ (null idempotency).

2.2.1 Properties of the Proposed Function

Set Mx uses $\{\cdot, +, \wedge, \vee, \&, \oplus, \exists\}$ as algebraic "connectives" corresponding to {AND, OR, NOT, NOT, INTERSECT, UNION, COMPLEMENT, ANDe, ORe, NOTe, Ee}, respectively. (Note the two "NOT"s in the latter set. The apostrophe-type connective is used only when all variables are 2-valued and range over the same set.)

The execution precedence for Mx-expressions is:

- 1) The usual execution ordering applies for parenthetic statements in Mx-expressions.
- 2) Within each parenthetic statement, the operation precedence is, ordered left-to-right: $\cdot, \wedge, \oplus, \exists, +, \vee, \&, \oplus$. (By this ordering, $x'y \neq x'y$ and $x'y = (x'y)$.)

Following are some F properties which may be useful in manipulating Mx expressions. More are in the original work on Mx⁹.

- 1) $\forall(x,y) \subseteq r_g$ for a given Mx-gate of function $*$ where $*$ $\in \{\cdot, +, \wedge, \vee, \&, \oplus, \exists\}$, $x*y = y*x$ ($x'y$ as a non-unary operation is undefined).
- 2) $\forall(x) \subseteq r_g$ for a given Mx-gate of function $*$, then:
 - a) Where $*$ $\in \{\cdot, +, \wedge, \vee, \&\}$, $x*x = x$ (idempotency). But when $*$ $\in \{\wedge, \oplus, \exists\}$, $x*x \neq x$ ($x'x$ is undefined). Special case: when $x = \emptyset$ and $*$ \in

- b) When $*$ $\in \{\cdot, +, \wedge, \vee, \&, \oplus\}$, $x*\emptyset = x*$ = x , and \emptyset is an identity variable. But when $*$ $\in \{\wedge, \oplus, \exists\}$, $x*\emptyset = x*$ $\neq x$ ($x'\emptyset$ is undefined).

- c) When $*$ $\in \{\cdot, \wedge\}$, $(x*)* = (x*\emptyset)* = x** = x$ (unary closure). When $*$ $\in \{\cdot, +, \wedge, \vee, \&\}$ and x ranges over values only, $(x**)* = x** = x$. When $*$ $\in \{\cdot, +, \wedge, \vee, \&, \oplus, \exists\}$, x ranges over values only, and $x \neq \emptyset$, $(x**)* = x** = x$. When $*$ $\in \{\oplus, \exists\}$, $x** \neq x$. Example: When $r_g = \{0, 1, 2, 3, 4\}$ and $x = 3$, $x++ = 3+ = 3$, $x\cdot\cdot = 3\cdot = 3$, $x\wedge\wedge = 1\wedge = 3$, $x\oplus\oplus = \emptyset\oplus = \{0, 1, 2, 3, 4\}$ (i.e., $x\oplus\oplus \neq x$), $x\exists\exists = 4\exists = 4$ (i.e., $x\exists\exists \neq x$).

- 3) $\forall(x,y,z) \subseteq r_g$, $x*(y*z) = (x*y)*z$ where $*$ $\in \{\cdot, +, \wedge, \vee, \&, \exists\}$ (associativity).
- 4) $\forall(x_i) \subseteq \{r_g - \emptyset\}$ for a given Mx-gate of function $*$ where $*$ $\in \{\cdot, +, \wedge, \vee, \&, \oplus, \exists\}$, $x_1 * x_2 * \dots * x_m * \emptyset_{m+1} * \emptyset_{m+2} * \dots * \emptyset_n = x_1 * x_2 * \dots * x_m$. (The subscripted nulls represent inputs each of which is currently null.)
- 5) Where $x \neq \emptyset$ and r_g is not a single-member set, we observe:
$$x \wedge x' = \emptyset \quad x \wedge x = \emptyset \quad x \vee x = \{x, x\}$$

2.2.2 Completeness in Mx Completeness for the Mx GFS and for the F members is conditional⁹. Existing definitions of completeness (e.g., ^{6,8}) cannot be applied directly to F because they do not treat input alphabets and universes of operation

as independent from the operators. Definitions of completeness appropriate to Mx follow. "Moderate" completeness accompanies the notions of strong and weak completeness.⁴

Strong Completeness - $F_j \subseteq F$ in Mx is "strong complete" over a set S of two or more values iff the minimum count of iterations of networks (including the initial one) composed of members of F_j required to cover S is not less than the cardinality of S.

Moderate Completeness - $F_j \subseteq F$ in Mx is "moderate complete" over a set S having two or more values iff the minimum count of iterations of networks (including the initial one) composed of F_j members required for the union of their outputs to be identical to S is less than the cardinality of S.

Citizen - Any input instance which is a subset of r_g . "Citizen" is the antonym of "alien."

Weak Completeness - $F_j \subseteq F$ in Mx is "weak complete" with respect to a set S where $|S| \geq 2$ iff some citizen(s) of or alien(s) to the F_j members is(are) needed at any input(s) at any iteration of the networks in the strong or moderate complete definitions, excluding the initial iteration, in order to make F_j otherwise strong or moderate complete.

$F_j \subseteq F$ in Mx is moderate complete if also strong complete. The converse may not be true. A strong or moderate complete F_j is weak complete iff all input instances to its members also belong to S. If F_j is weak or moderate complete, it cannot be made stronger without replacing and/or including one or more functions. Any strong or moderate complete simple basis⁴ requires the inclusion of at least one monadic function, or an n-adic function which gives a defined output with all its inputs connected together, to service single-output networks.*









In the following list of predetermined⁹ F member completeness, s, m, w, and


* A monadic operation is defined as an operation requiring one input (argument). An n-ary operation is defined as an m-adic operation having n inputs, where $m \leq n$.

i mean possibly strong, moderate, or weak completeness, and incomplete, respectively.

AND	i
OR	i
NOT	w, conditionally s or m
INTERSECT	i
UNION	i
COMPLEMENT	s or m
ANDe	i
ORe	i
NOTE	s or m
EXIST	i

2.2.3 Gate Symbol Graphics for the Proposed Function Set Symbols for AND, OR, and NOT gates are the usual shapes. The remaining symbols are variations on these.






When only 2-valued variables exist and over the same set of values, " \wedge " is unary; " \vee " may be used instead. " \exists " is undefined for non-unary applications of NOT.

a	b	m= ab	n= a+b	p= a^b	q= b^a	r= a*b	s= b^a	t= a/\b	u= a/\b
0	0	0	0	1	1	0	1	0	0
0	1	0	1	{0,1}	0	\emptyset	0	\emptyset	{0,1}
1	0	0	1	{0,1}	1	\emptyset	1	\emptyset	{0,1}
1	1	1	1	0	0	1	0	1	1
0	\emptyset	0	0	1	\emptyset	1	{0,1}	0	0
1	\emptyset	1	1	0	\emptyset	0	{0,1}	1	1
\emptyset	0	0	0	1	1	1	1	0	0
\emptyset	1	1	1	0	0	0	0	1	1
\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	{0,1}	{0,1}	\emptyset	\emptyset
0	2	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset
1	2	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset
\emptyset	2	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset

2.2.4 Mx Gate Evaluations This section gives examples of Mx-gate behavior. A treatment of set I/O is included. Variables shown sub- and superscripted with radix and bus signal cardinality, respectively, specify bus realizations.

Example 2.2.4-1

Assume $a \in \{\emptyset, 0, 1\}$ and $b \in \{\emptyset, 0, 1, 2\}$. Note that the input buses are not used to their capacities. The input sets are obvious from the figure. Assume all gate reference sets to be $r_g = \{0, 1\}$ with $0 < 1$.



Application of the proposed Mx-function Definitions yields the following truth tables. Note that all gates yield a null when an alien input is present.

a	b	v = a&b	w = b&a	x = a&b	y = a&b	z = a&b
0	0	\emptyset	\emptyset	0	\emptyset	1
0	1	\emptyset	\emptyset	{0,1}	\emptyset	1
1	0	\emptyset	\emptyset	{0,1}	\emptyset	1
1	1	\emptyset	\emptyset	1	\emptyset	1
0	\emptyset	\emptyset	{0,1}	\emptyset	0	1
1	\emptyset	\emptyset	{0,1}	\emptyset	1	1
\emptyset	0	\emptyset	\emptyset	\emptyset	0	1
\emptyset	1	\emptyset	\emptyset	\emptyset	1	1
\emptyset	\emptyset	{0,1}	{0,1}	\emptyset	\emptyset	1
0	2	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset
1	2	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset
\emptyset	2	\emptyset	\emptyset	\emptyset	\emptyset	\emptyset

Null outputs require physical representation (e.g., a D.C. potential) in practice even though $\emptyset \in \{\text{no value, empty set, no answer/output, ...}\}$.

If inputs are restricted to be $\{0, 1\}$, the outputs of the COMPLEMENT and NOT Mx-gates are identical.

For $a \in \{0, 1\}$, $b \in \{0, 1\}$, and outputs t and u in the truth tables, if the null and set outputs are changed to 0 and 1 respectively, then the operations of AND and INTERSECT, and OR and UNION are indistinguishable.

The truth tables show by exhaustion that AND, OR, and NOT Mx-gates, under 0,1 inputs and $\{0, 1\}$ reference sets, yield results identical to 2-valued Boolean AND, OR, and NOT.

—End of Example 2.2.4-1—

Methods exist for representing and physically handling set I/O.⁹ One possibility for outputs is to detect unique set instances within the Mx-gate, then deliver a set identifier to the external circuitry. For example, the symbol "5" can be assigned to a set such as $\{0, 1, 2\}$. A transmitted set identifier (e.g., "5") can be interpreted by receiving Mx-gates as desired.

This set identifier method can be used to "create" elements not in a transmitting gate's reference set. For example, if $r_g =$

{1,2,3}, then outputs of 4 = {1,2,3}, 5 = {1,2}, 6 = {2,3}, 7 = {1,3} can be "created" at its gate's output.

2.3 A Way to Design Using Mx

The following design procedure approximates the truth-table methods familiar to users of 2-valued Boolean algebra.


Procedure 2.3-1 - First-Order Logic Design Using Mx

- 1) Build a truth table for the problem having columns for its inputs followed by columns for its outputs.
- 2) Fill each row with an I/O instance so that all possible I/O conditions are covered.
- 3) For each non- \emptyset input instance, determine (if any) a NOT class gate and reference set to yield it.
- 4) For each non- \emptyset output, determine an AND class gate and reference set to yield it. If satisfactory gate and reference set pairs are all found, go to step 5. Otherwise, insert a blank column before the output columns.
 - a) For each non- \emptyset output, determine an AND class gate and reference set pair and test input (install in the new column) to yield it. If satisfactory input and gate and reference set pair combinations cannot all be found, keep the best ones, insert another blank column before the previous one, then go to step 4a. Otherwise, for each test input given the original inputs, determine an AND class gate and reference set pair to yield it.
- 5) For each output column and pair or other test tuples of rows having non- \emptyset outputs, determine a solving cascade of OR class gate and reference set pairs. If satisfactory gate and reference set pairs are all found, go to step 6. Otherwise, append a blank column to the truth table.
 - a) Similar to step 4a, solve for the test inputs but using OR class gates. Failing, keep the best test sets, insert another blank column before the previous one, then go to step 5a.
- 6) Draw the circuit and/or write the equations accordingly.

—End of Procedure 2.3-1—

Procedure 2.3-1 does not promise a 2-level AND-OR solution. Especially in steps 3 through 5a, much room for interpretation and style exists, which is why the Procedure is called "First-Order." The following simple example uses Procedure 2.3-1. More substantial examples exist.⁹

Example 2.3-1



Specification: Transmit to output z the value from set $\{a,b,c\}$ common to buses p , q , and r .

The bus carrying signal p has a physical capacity of $2^5 = 32$ values, an example use of the notations. Output z is physically 4-valued: one for each member of $\{a,b,c\}$ and one assigned to \emptyset . (The super/subscripts have no algebraic significance and make the broad arrow bus symbol unnecessary.)

Steps 1 and 2 of Procedure 2.3-1 yield the following truth table.

p	q	r	z
a	a	a	a
b	b	b	b
c	c	c	c
otherwise			\emptyset

Applying step 3, no "inversions" exist (e.g., a^c) for any input instance, so no NOT class gates are needed.

Applying step 4, three non- \emptyset outputs exist, so three AND class gates are needed. Any of an AND, INTERSECT, or ANDE gate yields the value common to their inputs. (Two OR class gates, the OR and UNION, also do this.) Arbitrarily select three INTERSECT gates.


Value "a" is required at the output of the INTERSECT gate assigned to the row where all inputs are equal to "a"; otherwise, \emptyset is. Assigning $r_{g1}=\{a\}$ to the gate accomplishes this. Similarly assign $r_{g2}=\{b\}$ and $r_{g3}=\{c\}$ to the INTERSECT gates for the rows where $z=b$ and $z=c$, respectively.

By step 5, since no more than one AND class gate output will be non- \emptyset at any time, any single 3-input OR class gate will


suffice. (Three AND class gates, the AND, INTERSECT, and ANDE would also serve as well.) UNION is arbitrarily chosen.

Only the values a, b, or c can appear at the inputs of the chosen UNION gate. Hence, it can have any reference set r_{gz} provided that $\{a,b,c\}$ is a subset of it. Arbitrarily choose $r_{gz} = \{a,b,c\}$.

Step 6 yields the following circuit, corresponding to the expression, $z = (p \wedge q \wedge r) \vee (p \wedge q \wedge r) \vee (p \wedge q \wedge r)$.



One is tempted to apply idempotency to the expression for z, hoping to reduce it to $z = p \wedge q \wedge r$. Such an application of idempotency is generally invalid, since each gate has a different reference set. However, a single 3-input INTERSECT gate with $r_g = \{a,b,c\}$ allows $z = p \wedge q \wedge r$, reducing the previous circuit to the following equivalent.



Had any AND-class gate other than INTERSECT been chosen, a single-gate solution would not have been possible. All other gates would produce undesired outputs given $r_g = \{a,b,c\}$, and no other reference set would have sufficed.

Intuition suggested using a different reference set to arrive at the single-gate equivalent. Procedure 2.3-1 yielded a correct result, but not one having minimum Mx-gate count. Noticing earlier that the truth table describes set-theoretic intersection under $\{a,b,c\}$ would have led directly to $z = p \wedge q \wedge r$, an application of the definition of INTERSECT.

—End of Example 2.3-1—

2.4 A Way To Turn Mx Designs Into Hardware

Hardware directly realizing the gates of F would be useful.* Two-valued Boolean algebra enjoys that position in small scale ICs (integrated circuits). Some means for realizing Mx-designs have been reported.⁹ But one more method, table-lookup,** is simple yet exploits VLSICs (very large scale ICs) for modest size reference sets and input value cardinalities. Table-lookup, applied to the single-gate solution of Example 2.3-1 follows.

Assume the single-gate solution in Example 2.3-1, a 3-input INTERSECT gate, is to be built in a 2-valued technology as indicated by the Example's first diagram. Then, since input r is a 3-wide bus and the remaining two buses are wider, inputs p and q can be reduced to 3-wide buses also.

Assume that the values a, b, and c are represented by the symbols 2, 5, and 7, respectively, in binary arithmetic notation. The value range of interest must include the alphabet $\{2,5,7\}$. With that as the only constraint, arbitrarily choose $p \in \{0-7\}$, $q \in \{0-7\}$, and $r \in \{0-7\}$.

Two methods of constructing table-lookup hardware use PLAs (programmable logic arrays) or memories. We arbitrarily select an EPROM (erasable, programmable read-only memory).

Since the solution circuit has three 3-wide bus inputs, an EPROM having at least nine (3+3+3) address bits are needed. The output requires at least three bits for non-null representation. Adopting a convention where a null output is signified by the most significant bit being a binary one requires that the output be increased to at least four bits. This implementation requires two more output bits than suggested in Example 2.3-1 because that version assumed the minimal physical configuration. That is, for an n-valued output, no more than $\log_2 n$ signal lines are needed in a bus.

Since nine address bits and four output bits are required, an EPROM with 512 4-bit words (a "2K" EPROM) is needed; well within state-of-the-art technology. (Speed is not considered in this implementation.) Therefore, an EPROM programmed as shown in the following truth tables can directly realize the single gate solution to Example 2.3-1. (A generalization of this EPROM method can serve in other Mx-networks as a

* A patent has been initiated.

** Idea suggested by Dr. Richard K. Kunze, Dept. of Defense, 24 August

standard realization of an INTERSECT gate. This is known as a "standard cell" approach.³⁾

p	q	r	z	address in deci- mal no- tation	output in bi- nary notation
7	7	7	7	511	0111
5	5	5	5	365	0101
2	2	2	2	146	0010
other			∅	other	1xxx

3.0 Conclusions

A technology-independent, heterogeneous, mix-valued logic design algebra denoted by "Mx" was discussed. As an algebra intended for use mainly by logic design practitioners instead of only researchers, Mx is atypical. It has been applied where I/O consists of values and/or sets of values and/or variables. Function I/O appears attractive for preserving numeric representation accuracy.⁵ As examples, a) The natural number, e, may be operated on as a token, saving numeric representation until the last moment, and b) Division, even though not in the proposed Mx-function set, may be carried through a network — a fraction such as 1/3 may be symbolized then decimally represented at the last moment, reducing losses in precision due to recursive operations.

The behavior of Mx-gates depends upon their reference sets (which may be different among the Mx-gates) and input alphabets (which may be different among the inputs) for algebraic properties. Reference sets can be varied with time or other parameters. Real-time changes to the nature of an entire hardware circuit may thereby be possible. Many algebraic properties of Mx remain to be explored.

Mx-gate-level minimization methods are as yet unexplored. Their availability could be useful to realization methods like the one discussed in Section 2.4.

Completeness, associativity, and distributivity in the proposed Mx function set are all conditional. Yet by Example 2.3-1 and others⁹, Mx has been shown to be useful in the design of logic circuits having 2- or multi-valued signals and their buses.

References

1. BAER, J. L., "A Survey of Some Theoretical Aspects of Multiprocessing," Computing Surveys, vol. 5, No. 1, March 1973, pp. 31-80.
2. ENDERTON, Herbert B., A Mathematical

Introduction to Logic, Academic Press, 1972, p. 9.

3. FRANK, Edward H., and SPROULL, Robert F., "Testing and Debugging Custom Integrated Circuits," Computing Surveys, Vol. 13, No. 4, December 1981, pp. 425-451.
4. MUKHOPADHYAY, Amar, "Complete Sets of Logic Primitives," Recent Developments in Switching Theory, Edited by Amar Mukhopadhyay, Academic Press, 1971, pp. 1-26.
5. PETERSON, Ivars, "Can You Count on Your Computer?," Science News, 31 July 1982, Vol. 122, No.5, pp. 72-75.
6. RESCHER, Nicholas, Many-valued Logic, McGraw-Hill Book Company, 1969.
7. RINE, David C., Editor, Computer Science and Multiple-Valued Logic, Theory and Applications, North-Holland, 1977.
8. ROSENBERG, Ivo G., "completeness properties of multiple-valued logic algebras," *ibid.*, pp. 144-186.
9. SINUTKO, Michael Jr., "A Mix-Valued Algebra for Combinatorial Digital Logic Design," Ph.D. Dissertation, University of Maryland, College Park, Maryland, 1982.

A MINIMIZATION METHOD FOR ENGINEERING ESTIMATION

Dr. Suchitra Dhar

Associate Research Scientist
Lockheed Missiles & Space Co.
Sunnyvale, CA 94086ABSTRACT

This paper obtains a convergence-criterion for optimal estimation by constructing a mathematical theory of ordering, based upon topological and algebraic concepts. This theory provides the model for minimizing the variance of error associated with the estimators of a true state. Thus it is a supplement to the classical Kalman filtering approach. The theory is first described in mathematical terms, as an ordering structure consisting of these entities: a non-empty set of estimators, a binary relation of comparison between estimators, and a closed binary operation that composes the estimators in some prescribed fashion. A triple consisting of these entities is an ordering structure, if and only if the axioms of weak order, associativity, monotonicity, and Archimedean property are satisfied. A weak representation theorem is stated regarding the existence of an order-preserving real-valued function on the set of estimators. A stronger version of that theorem, constructing an actual function for a special case, is demonstrated. The Archimedean convergence of estimators that is different from any numeric computation of variance, is mathematically involved in the Representation Theorem. The algorithm can be implemented by using recent Artificial Intelligence techniques.

Keywords: Algebra, axioms, relations

1. OBJECTIVE

This research aims to shed light on the engineering estimation theory, known as Kalman filtering, by a self-sufficient theory. This new approach is based on qualitative ordering, i.e., on obtaining a binary relation, derived from mathematical properties.

2. BASIC FILTERING

Filtering is done with the model described by the following equations.

$$x_t = F_{t-1}x_{t-1} + G_{t-1}w_{t-1} \quad (1)$$

$$z_t = H_t x_t + v_t \quad (2)$$

where x is the n -dimensional state-vector, F is the nxn state transition matrix, G is the nxp noise matrix, w is the p -dimensional noise vector, z is the m -dimensional measurement vector.

H is the mxn measurement matrix and v is the m -dimensional distortion on the measurement.

The problem of filtering is to find recursively the best estimator x_t such that the variance of $(x_t - \hat{x}_t)$ is minimized. Estimation theory has a vast literature. See, for example, references [1], [2] and [3]. The following is a brief description of filtering.

There is a true physical state, e.g., the true position and velocity of a satellite in orbit. We want to estimate that true state as accurately as possible. In order to do so, the following model is assumed. The state x_t is a random variable that changes dynamically according to the above matrix differential equation. The state itself is disturbed by noise w . G is the matrix that determines how the noise is distributed.

It is assumed in classical Kalman filtering theory that the measurements z are given as linear combinations of the elements of the state-vector $H_t x_t$ plus some measurement noise v_t . Noises cause the measurement error.

The sense of approximation of the true state is taken to be the least-squares criterion. That is, the variance of $x_t - \hat{x}_t$ is minimized. The solutions

of these equations can be implemented efficiently in the computer. This is done recursively, that is, from the estimate of the previous times, by updating the estimate from the previous time to the present time. [1] [2] [3]

3. THE BASIC CONCEPT OF MINIMIZATION OF THE PRESENT MODEL

The concept of minimization is to choose the best estimator of a true state, among several candidates, $\hat{x}, \hat{y}, \hat{z}$, by comparing them two at a time with a representation of qualitative ordering between them. So the conventional minimization of error-variance is transformed into a relational form of ordering of any two estimators. The ordering of two variables regarding their variances is now considered.

4. FORMULATION OF THE THEORY4.1. Elements

The theory is formulated in terms of the set A ,

consisting of pairs of estimators and their weights. There are three primitives--a nonempty set A, a binary relation of comparison \succcurlyeq on A, and a closed binary operation o that maps $A \times A$ into A. The interpretation is that A is a set of entities that exhibit the attribute in question (in our case, variance). $\hat{x} \succcurlyeq \hat{y}$ holds if and only if \hat{x} exhibits, in some prescribed qualitative way, at least as much of the attribute a \hat{y} does, and $\hat{x} \circ \hat{y}$ is an entity in A that is obtained by composing \hat{x} and \hat{y} in some specific way. For the sake of notational convenience, from now on we shall use x and y for the estimators \hat{x} and \hat{y} .

4.2. Definitions

Let A be a nonempty set of estimators, \succcurlyeq a binary relation, on A, and o a closed binary operation on $A \times A$. The triple $\langle A, \succcurlyeq, o \rangle$ is an extensive structure iff the following four axioms are satisfied for all elements in A.

- (1) Weak order: $\langle A, \succcurlyeq \rangle$ is a weak order. That is, \succcurlyeq is a reflexive, transitive and connected relation.
- (2) \wedge -associativity: $a \circ (b \circ c) \sim (a \circ b) \circ c$.
- (3) Monotonicity: $a \succcurlyeq b$ iff $a \circ c \succcurlyeq b \circ c$ iff $c \circ a \succcurlyeq c \circ b$, for some c in A.
- (4) Archimedean: If $a \succ b$, then for any c, d in A, there exists a positive integer n such that $na \circ c \succ nb \circ d$, where na is defined inductively as: $1a = a$, $(n+1)a = na \circ a$.

5. EXAMPLE OF ORDERING BY AXIOMS

A special case of estimator-weights pairs, where the weight is interpreted as the inverse of the variance (σ^2) of the scalar estimator, is presented next in order to show that the qualitative axioms of the definition in Sec.4.2 can be verified.

5.1. Weighted Least Squares Estimate

As shown in Sec.2, filtering is a form of recursive least squares estimate. This section briefly explains that least squares method, yielding the concept of weights.

The linear least squares problem involves using a set of measurements z, which are linearly related to the unknown quantities x by the expression

$$z = Hx + v \quad (3)$$

where v is a vector of measurement noise. The goal is to find an estimate of the unknown, denoted by x, y or z. Given the vector difference $z - Hx$, we wish to find the x that minimizes the sum of the squares of the elements of $z - Hx$. The vector inner product generates the sum of the squares of a vector. Thus, the scalar cost function J is minimized where

$$J = (z - Hx)^T (z - Hx) \quad (4)$$

Minimization of a scalar, with respect to a vector, is obtained when

$$\frac{\partial J}{\partial x} = 0 \quad (5)$$

and the Hessian of J is positive semidefinite

$$\left| \frac{\partial^2 J}{\partial x^2} \right| \gg 0. \quad (6)$$

Differentiating J and setting the result to zero yields

$$H^T H x = H^T z \quad (7)$$

The second derivative of J, with respect to x, is positive semidefinite; and thus the equation (7)

does, indeed, define a minimum. When $H^T H$ possesses an inverse, the least squares estimate is

$$x = (H^T H)^{-1} H^T z \quad (8)$$

The above least-squares derivation is based on the assumption that all measurements z are of equal quality. If, in fact, it is known that it is reasonable to apply different weights to the various measurements comprising z, the least squares estimator should be appropriately modified. If the ith measurement z_i has a relative weight of w_i , it is reasonable to construct a diagonal matrix W with $w_1^2, w_2^2, \dots, w_n^2$ on the diagonal. In that case, the least squares estimate is

$$x = (H^T W H)^{-1} H^T W z \quad (9)$$

For the special case under consideration, weights are taken to be inverse of the variance σ^2 , estimators are scalar, o (the closed binary operation on A) is interpreted as weighted average of estimators, and the binary relation \succcurlyeq is interpreted as minimizing the variance of error associated with each estimator.

Given the above interpretation, the following calculations show how the closed operation yields a new estimator.

$$z = \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} = \begin{bmatrix} 1 \\ 1 \end{bmatrix} x + \begin{bmatrix} v_1 \\ v_2 \end{bmatrix} \quad (10)$$

v_1 is $N(0, \sigma^2)$

v_2 is $N(0, \sigma^2)$

$$\begin{aligned} x_3 &= (H^T W H)^{-1} H^T W z \\ &= \left(\begin{bmatrix} 1 & 1 \end{bmatrix} \begin{bmatrix} w_1 & 0 \\ 0 & w_2 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \right)^{-1} \begin{bmatrix} 1 & 1 \end{bmatrix} \begin{bmatrix} w_1 & 0 \\ 0 & w_2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} \\ &= (w_1 + w_2)^{-1} \begin{bmatrix} w_1 & w_2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} \end{aligned}$$

$$\begin{aligned} &= \frac{w_1 x_1 + w_2 x_2}{w_1 + w_2} = \frac{w_1}{w_1 + w_2} x_1 + \frac{w_2}{w_1 + w_2} x_2 = 1 \\ \sigma_3^2 &= \left[\frac{w_1}{w_1 + w_2} \sigma_1^2 + \frac{w_2}{w_1 + w_2} \sigma_2^2 \right]^{1/2} \quad (11) \end{aligned}$$

The w_3 is derived in the following way:

$$w_3 = \frac{1}{\sigma_3^2} = \frac{1}{\left(\frac{w_1}{w_1 + w_2} \right)^2 \cdot \frac{1}{w_1} + \left(\frac{w_2}{w_1 + w_2} \right)^2 \cdot \frac{1}{w_2}}$$

$$= \frac{1}{\frac{w_1}{(w_1+w_2)^2} + \frac{w_2}{(w_1+w_2)^2}} = w_1+w_2 \quad (12)$$

Hence, a third element of the set A, where the elements are estimator-weight pairs, is derived by the concatenation of two other elements in the following way:

$$(x_1, w_1) \circ (x_2, w_2) = \left(\frac{w_1 x_1 + w_2 x_2}{w_1 + w_2}, w_1 + w_2 \right) \quad (13)$$

5.2. Verification of the Axioms

Using the special case of estimator-weight pairs, the following elementary calculations show that the axioms are verified in that case.

(1) Weak order. This property is trivially verified in the case of estimator-weights pairs, since weights are real numbers, and all real numbers can be weakly ordered, i.e., they are reflexive, transitive, and connected.

(2) Associativity. The following elementary calculations with the estimator-weight pairs will show that both sides are qualitatively equivalent, i.e., \sim holds. Let us adopt the convention that the estimators be called a, b, c, --- and their respective weights be called w_a, w_b, w_c , etc. Then the Associativity axiom takes the following form:

$$(a, w_a) \circ ((b, w_b) \circ (c, w_c)) \sim ((a, w_a) \circ (b, w_b)) \circ (c, w_c) \quad (14)$$

First, we note the results of concatenation on the left-hand side.

$$(b, w_b) \circ (c, w_c) = \left(\frac{w_b b + w_c c}{w_b + w_c}, w_b + w_c \right)$$

$$(a, w_a) \circ \left(\frac{w_b b + w_c c}{w_b + w_c}, w_b + w_c \right) = \left(\frac{w_a a + w_b b + w_c c}{w_a + w_b + w_c}, w_a + w_b + w_c \right) \quad (15)$$

Next, we check the results on the other side to see if they are equivalent.

$$(a, w_a) \circ (b, w_b) = \left(\frac{w_a a + w_b b}{w_a + w_b}, w_a + w_b \right)$$

$$\left(\frac{w_a a + w_b b}{w_a + w_b}, w_a + w_b \right) \circ (c, w_c) = \left(\frac{w_a a + w_b b + w_c c}{w_a + w_b + w_c}, w_a + w_b + w_c \right) \quad (16)$$

Therefore, associativity holds.

(3) Monotonicity. It is noted from sec.5.1 that when two elements of the set A are concatenated, their weights are added. In the terms of estimator-weight pairs, monotonicity is verified by noting that

$$(a, w_a) \circ (c, w_c) = \left(\frac{a w_a + c w_c}{w_a + w_c}, w_a + w_c \right),$$

and $(b, w_b) \circ (c, w_c)$ also yields the weight $w_b + w_c$ so, $(a, w_a) \succcurlyeq (b, w_b)$ iff $(a, w_a) \circ (c, w_c) \succcurlyeq (b, w_b) \circ (c, w_c)$ (17)

This is shown to hold by the fact that

$$w_a + w_c > w_b + w_c \text{ iff } w_a > w_b \quad (18)$$

This certainly (and trivially) holds for real numbers.

(4) Archimedean. Before we verify this property, let us adopt some conventions.

Let $(a, w_a) \succcurlyeq (b, w_b)$ mean that a is better than b. In this case, σ^2 of a $\leq \sigma^2$ of b. That is, $\frac{1}{w_a} \leq \frac{1}{w_b}$.

Since these quantities are always positive, one can take reciprocals.

$$w_a > w_b$$

Therefore,

$$(a, w_a) \succcurlyeq (b, w_b) \Leftrightarrow w_a \geq w_b \quad (19)$$

The above is our hypothesis.

According to the formulation of the Archimedean property, there is no hypothesis about (c, w_c) and (d, w_d) except that they are also estimator-weight pairs. The conclusion that we want to draw is that there exists an n such that

$$n(a, w_a) \circ (c, w_c) \succcurlyeq n(b, w_b) \circ (d, w_d) \quad (20)$$

By elementary calculations, it can be shown that

$$n(a, w_a) = (a, n w_a) \quad (21)$$

So, $(a, n w_a) \circ (c, w_c) \succcurlyeq (b, n w_b) \circ (d, w_d)$ (22)

Now we concatenate the left-hand side of equation (22).

$$\left(\frac{n(w_a) a + w_c c}{n(w_a) + w_c}, n(w_a) + w_c \right) \quad (23)$$

and also the right-hand side,

$$\left(\frac{n(w_b) b + w_d d}{n(w_b) + w_d}, n(w_b) + w_d \right) \quad (24)$$

Next we have to prove that there exists an n such that the weight of the left-hand side is quantitatively greater than the weight of the right-hand side, given the hypothesis $w_a > w_b$.

The only facts about numbers that we need to prove this is that the real numbers form an Archimedean system, and the weights are real numbers. So, the Archimedean property of weighted estimation is a direct (and trivial) consequence of the Archimedean property of real numbers.

6. CONSEQUENCES OF THE AXIOMS

6.1. Representation Theorem

A somewhat weak assertion is made by the following representation theorem, which follows from the axioms in general. Several versions of this theorem can be found in Krantz, Luce, Suppes, Tversky [4]. The following is a formulation: $\langle A, \succcurlyeq, \circ \rangle$ is an extensive structure iff there exists a real-valued function R on A ($R: A \rightarrow \mathbb{R}$) such that for

all x, y in A

(i) $x \succcurlyeq y$ iff $R(x) \geq R(y)$.

(ii) $R(x \circ y) = R(x) + R(y)$.

That is, R is a homomorphism from (A, \succcurlyeq, \circ) onto an ordered additive semigroup of reals in which \succcurlyeq is the preimage of \geq .

The Archimedean property has been formulated in terms of multiple-valued logic (Katz [5] [6]), while we use general topology and algebra. The current paper is a thoroughly revised version of Dhar [7].

6.2. Stronger Consequence of the Axioms

The Representation Theorem, as stated above, is trivial in the particular case of weights of scalar estimators. We have achieved more than what the theorem states--we have explicitly constructed the real-valued function R , where R is the weight of the estimator. Note that the verification of the axioms have shown that the verified axioms imply the existence and construction of the R , and not vice versa.

6.3. Archimedean Convergence

The general version of the Archimedean convergence, found in [4], is applicable in this case too. A rough sketch of the concept of convergence is as follows: Select any x in A , as the unit. For any other y in A , and for any positive integer n , the Archimedean axiom guarantees that there is an integer, for which $mx \succ ny$. Let m_n be the least integer for which this is true. As n is selected to be larger and larger, the approximation gets closer and closer, and, if the limit exists, we define $R(y) = \lim_{n \rightarrow \infty} m_n/n$

7. ALGORITHM

The following is an algorithm for obtaining the desired results:

1) Take pairs of estimator-weights (assumed to be yielded by previous calculations) as elements of the set A . Note that the weight of an estimator does not have to be inverse variance; it can be interpreted in many other ways, such as standard deviation.

Another way of considering weights is to understand that the same random variable can be minimized by linear or nonlinear estimators, thus yielding different concepts of weights. For example, a linear estimator (of, say, a quadratic random variable) is a linear function of observations. The errors that are estimated by such an estimator are penalized linearly; the weights are the same whether the error is large or small. On the other hand, if the same random variable is estimated by a nonlinear estimator which is a nonlinear function of observations, then small errors are weighted differently than large errors. Such considerations lead to the formation of different optimization criteria. More about this will be discussed in sec. 9.

2) Whatever the interpretation of weight is, each of the qualitative axioms is verified by using LISP-based program and Artificial Intelligence

techniques.

3) If the pairs satisfy the axioms, they yield a "winner", the optimal estimator, after comparing the pairs two at a time. Note that this comparison does not require prior knowledge of the ordering between any two estimators. Assume that the ordering holds one particular way, and the satisfaction of the axioms will show whether that particular way is correct or not.

4) Once the optimal estimator is determined, check for convergence.

8. POSSIBLE OBJECTION TO THE ALGORITHM

One immediately anticipated objection to this algorithm is that a closed extensive structure generates an infinite number of elements. That can be countered by selecting estimators according to some of their properties derived from the Kalman filtering procedure itself. More about this process will be expounded in the later development of this work.

9. A VARIATION ON THE ALGORITHM

We noted that the above algorithm does not depend on the ordering to be known prior to embarking on the process. The ordering is determined by the LISP-processing of qualitative properties. This determination and convergence are two primary outcomes of the algorithm. But the algorithm can be used, with some variation, for other purposes too. For example, take the case where one is interested in estimating the scalar random variable x^2 , given x (with zero mean). In this case, clearly, the best non-linear estimator under any criterion will be \hat{x}^2 . One may still want to know the nature of a linear least-squares estimator.

$$(\hat{x}^2) = \left(\frac{Ex^3}{Ex^2} \right) x + Ex^2 \quad (25)$$

$$\text{where } \alpha = \frac{Ex^3}{Ex^2}, \quad \beta = Ex^2$$

$$\therefore (\hat{x}^2) = \alpha x + \beta \quad (26)$$

This can be proved by using 1) orthogonality

$$(x^2 - \hat{x}^2) \perp x \quad (27)$$

and 2) unbiasedness

$$E(\hat{x}^2) = Ex^2 \quad (29)$$

So, one knows the prior ordering in this case: \hat{x}^2 is superior to \hat{x} . One may still run the above algorithm, in order to figure out by the representation, how much the measure of one is better than that of the other. But, one can easily run into difficulty. The connectedness property of the weak order axiom demands that any two elements of the set A can be ordered. If only one ordering between two given elements of the set are known, then how is one to order, say, x^4 and x^8 , which may also be members of the same set? One way of avoiding this difficulty is to introduce a new step in the algorithm, namely, to perform some calculations on the estimators to bring them as close to the initial ordering as possible, so that the winner that is

known from the beginning, (x^2) can still be ordered with any others, and thus make all other orderings known.

10. RELATION TO MULTIPLE-VALUED LOGIC

We noted in sec. 6.1 that the Archimedean property has been formulated by Katz [5][6], in terms of multiple-valued logic. Since the step 2) of the algorithm presented in sec. 7 is the computerized verification of axioms, an extension of such a program will also enable one to obtain the consequences related to multiple-valued logic.

Acknowledgments

The author gratefully acknowledges the helpful comments and contributions by the following people, without whom the work would not have been done: Dr. James H. Foster, Lockheed Missiles & Space Co., Mr. J. Daniel Hitt and Mr. Juan M. Jover, Stanford University.

References

- [1] Gelb, A., Applied Optimal Estimation, The M.I.T. Press, Cambridge, Mass., 1974.
- [2] Jazwinski, A.H., Stochastic Processes and Filtering Theory, Academic Press, New York, 1970.
- [3] Kailath, T., Lectures on Wiener and Kalman Filtering, Springer-Verlag, 1981.
- [4] Krantz, D.H., Luce, R.D., Suppes, P., Tversky, A., Foundations of Measurement, Vol. 1, Academic Press, New York, 1971.
- [5] Katz, M., "Two Systems of Multi-valued Logic for Science," pp. 175-182, Proceedings of the Eleventh International Symposium on Multiple-valued Logic, New York: IEEE Computer Society Press, 1981.
- [6] Katz, M., "Measures of Proximity and Dominance," pp. 370-377, Proceedings of the Second World Conference on Mathematics at the Service of Man, Spain, 1982.
- [7] Dhar, S., "An Order-Theoretic Minimization Method: A Supplement to Filtering Approach," pp. 246-250, Proceedings of the Second World Conference on Mathematics at the Service of Man, Spain, 1982.

THE OPTIMIZATION OF GMC OVER GF(p)

by Ping Dong

Department of Information Engineering
Northwest Telecommunication Engineering Institute
Xi'an, People's Republic of China

Abstract

This paper deals with the obtaining and optimization of the Generalized Reed-Muller Canonical form (GMC) of p -valued logical functions. The basic ideas involved are the linear transforms of logical functions over GF(p) and the processing of the spectra thus obtained. The basic concern is with the convenience of the calculation rather than the analyticity of the process, so that they can be easily implemented using a digital computer.

Introduction

Let $f(x_0, x_1, \dots, x_{n-1})$ be a p -valued logical function with n arguments, where $x_i \in \{0, 1, \dots, p-1\}$ and p be a prime. It can be regarded as an element of ring $F[x_0, x_1, \dots, x_{n-1}]$ over GF(p), i.e.

$$f(x_0, x_1, \dots, x_{n-1}) = \sum_{w=0}^{p^n-1} s(w) x_0^{w_0} x_1^{w_1} \dots x_{n-1}^{w_{n-1}} \pmod{p} \quad (1)$$

where $s(w) \in \{0, 1\}$, $x_k = x_{k+p}$, $p_k \in GF(p)$ and w_k the k 'th element of w in p -ary number expansion ($k=0, \dots, n-1$).

For a definite set of p_k , Eq.(1) is unique for every p -valued function $f(x_0, x_1, \dots, x_{n-1})$, and is called the Generalized Reed-Muller Canonical form (GMC) of $f(x_0, x_1, \dots, x_{n-1})$ and the Reed-Muller Canonical form (RMC) for $p=2$.

These form of logical functions find important applications in the analysis and synthesis of logical functions, and the error detection of logical networks [2,3]. Here two problems are involved:

1) Given a p -valued logical function (usually its truth table), how to find its GMC expansion coefficients $s(w)$;

2) The coefficients $s(w)$ would be different for different set of p_k ($k=0, \dots, n-1$). Thus, for the given function $f(x_0, x_1, \dots, x_{n-1})$, how to find the optimized set of p_k (the optimized polarity for $p=2$), so that the expansion is optimal under given criteria.

These two problems have been discussed in previous publications [4]-[10]. In the present paper, they are studied by using the linear transforms and

processing the spectral coefficients obtained from these transforms. For the reason of simplicity, let us start with $p=2$, i.e. the case of the Boolean functions.

Linear Transform over GF(2) and Its Fast Algorithm

In the 2^n dimension linear space over GF(2), a linear transform matrix can be defined as follows:

$$G_1 = \begin{pmatrix} 1 & 0 \\ & 1 \end{pmatrix}; G_n = G_1 \times G_{n-1}, n=2,3,\dots \quad (2)$$

where " \times " is Kronecker product which is defined as:

$$A \times B = (a_{ij} B)$$

Therefore, Eq.(2) can be rewritten as:

$$G_0 = 1; G_n = \begin{pmatrix} G_{n-1} & 0 \\ & G_{n-1} \end{pmatrix}, n=1,2,\dots \quad (3)$$

It is easy to see that G_n ($n \geq 1$) is a triangular matrix with diagonal elements "1". Therefore G_n is nonsingular. In addition, because

$$G_1 G_1 = \begin{pmatrix} 1 & 0 \\ & 1 \end{pmatrix} \begin{pmatrix} 1 & 0 \\ & 1 \end{pmatrix} = \begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$$

therefore $G_1^{-1} = G_1$. Suppose $G_k^{-1} = G_k$, then we have

$$G_{k+1} G_{k+1} = \begin{pmatrix} G_k & 0 \\ & G_k \end{pmatrix} \begin{pmatrix} G_k & 0 \\ & G_k \end{pmatrix} = \begin{pmatrix} G_k G_k & 0 \\ 0 & G_k G_k \end{pmatrix} = \begin{pmatrix} I_{2^k} & 0 \\ 0 & I_{2^k} \end{pmatrix} = I_{2^{k+1}}$$

where I_{2^k} and $I_{2^{k+1}}$ are identity matrices of order 2^k and 2^{k+1} respectively. So we see that

$$G_{k+1}^{-1} = G_{k+1}$$

A conclusion can be drawn from the above that for any $n \geq 1$, $G_n^{-1} = G_n$.


For any given vector F in the 2^n dimension linear space over $GF(2)$, a linear transform pair can be defined as follows:

$$\begin{cases} S = G_n^{-1}F = G_n F \\ F = G_n S \end{cases} \quad (4)$$

Hereafter we shall call S in Eq.(4) the spectral vector of F under the linear transform G_n .

From Eq.(2), we at once get a fast recurrence algorithm of this linear transform:

Algorithm A:



2^n dimension algorithm flow graph

where \diagdown denotes modulo-2 addition.

In addition to this, it is well known that for a matrix obtained from Kronecker product, a fast algorithm always exists [1]. By the decomposition of G_n , an alternative fast algorithm can be obtained.

Algorithm A':

$$\begin{cases} a_0(x) = f(x); \\ a_1(t) = a_{i-1}(2t) \\ a_i(t+2^{n-1}) = a_{i-1}(2t) \oplus a_{i-1}(2t+1); \\ s(w) = a_n(w) \end{cases} \quad (5)$$

where $i = 1, 2, \dots, n$; $t = 0, 1, \dots, 2^{n-1}-1$;
 $x, w = 0, 1, \dots, 2^n-1$

Now we are going to derive the analytic form of Eq. (4). Firstly, we note that for the w 'th element of S in Eq. (4), we have

$$s(w) = (w^0, w^1, \dots, w^{2^n-1}) \begin{pmatrix} f(0) \\ f(1) \\ \vdots \\ f(2^n-1) \end{pmatrix} = \sum_{x=0}^{2^n-1} f(x)w^x \pmod{2} \quad (6)$$

$w = 0, 1, \dots, 2^n-1$

where $w^x = w^x_0 w^x_1 \dots w^x_{n-1}$,

and

$$w^x_k = \begin{cases} 1, & \text{for } x_k = 0 \\ x_k, & \text{for } x_k = 1 \end{cases} \quad k = 0, 1, \dots, n-1.$$

Similarly, for the x 'th element of F we have

$$f(x) = \sum_{w=0}^{2^n-1} s(w)x^w \pmod{2} \quad (6')$$

$x = 0, 1, \dots, 2^n-1$

here the definition of x^w is similar to that of w^x .

For any logical function $f(x_0, x_1, \dots, x_{n-1})$ of n arguments, we can properly arrange its values to form a vector in 2^n dimension linear space of $GF(2)$

where $(f(0), f(1), \dots, f(x), \dots, f(2^n-1))^T$

$$x = \sum_{k=0}^{n-1} 2^{n-1-k} x_k$$

Now we note that the expression $f(x)$ in Eq. (6') is just the RMC expansion Eq.(1) of $f(x_0, \dots, x_{n-1})$ for $p=2$. And the linear transform pair of Eq. (4) enables us to find rapidly the RMC expansion coefficients for any given logical function.

The Optimization Procedure

We know that for any $p_0 \in \{0, 1, \dots, 2^n-1\}$ and for any logical function $f(x)$ (hereafter we shall use $f(x)$ instead of $f(x_0, \dots, x_{n-1})$ for the reason of simplicity), we always have

$$f(x) = f(x \oplus p_0 \oplus p_0) \quad (7)$$

where " \oplus " means diadic addition.

The optimization can be achieved by the following two steps:

1) Find a optimal polarity vector p_0 , such that the expansion of $f(x \oplus p_0)$ is optimal under given criterion;

2) Polarize the arguments of $f(x)$ according to p_0 . Since for the k 'th component of p_0

$$\text{if } p_{0k} = 0 \text{ then } x_k \longrightarrow x_k = x_k \oplus p_{0k}$$

$$\text{if } p_{0k} = 1 \text{ then } x_k \longrightarrow \bar{x}_k = x_k \oplus p_{0k}$$

$$k = 0, 1, \dots, n-1.$$

This polarization of arguments will be equivalent to diadic addition of p_0 and x , and by Eq.(7), we obtain the optimal RMC expansion of $f(x)$.

Firstly we consider the case $|p| = 1$. Without loss of generality, we let $p_k = 1$ and $p_l = 0 (l \neq k)$. We note that for any $a, b \in \{0, 1\}$

$$1) a \oplus b = \begin{cases} a, & b=0 \\ 1, & b=1 \end{cases} = \begin{cases} 1 \oplus \bar{a}, & b=0 \\ a \oplus \bar{a}, & b=1 \end{cases} = a \oplus \bar{a};$$

$$2) b = b \bar{b}^a.$$

Therefore

$$\begin{aligned} w^{x \oplus p} &= w^x_0 w^x_1 \dots w^x_{k-1} w^x_k w^x_{k+1} \dots w^x_{n-1} \\ &= w^x_0 w^x_1 \dots w^x_{k-1} (w^x_k \oplus \bar{w}^x_k) w^x_{k+1} \dots w^x_{n-1} \\ &= w^x_0 w^x_1 \dots w^x_{k-1} \bar{w}^x_k w^x_{k+1} \dots w^x_{n-1} \\ &= w^x_0 \bar{w}^x_k (w \oplus p)^x \end{aligned}$$

So that, by Eq. (6) we have

$$\begin{aligned}
 s_p(w) &= \sum_{x=0}^{2^n-1} f(x \oplus p) w^x = \sum_{x=0}^{2^n-1} f(x) w^{x \oplus p} \pmod{2} \\
 &= \sum_{x=0}^{2^n-1} f(x) (w^x \bar{w}_k (w \oplus p)^x) \pmod{2} \\
 &= \sum_{x=0}^{2^n-1} f(x) w^x \bar{w}_k \sum_{x=0}^{2^n-1} f(x) (w \oplus p)^x \pmod{2} \\
 &= s(w) \oplus \bar{w}_k s(w \oplus p) \quad (8)
 \end{aligned}$$

We note that $s(w \oplus p)$ is only a diadic translation of $s(w)$ and that $|p| = 1$. Also we note that in $[0, 2^n)$ w_k takes 0 or 1 alternatively with a length

2^{n-1-k} . We divide interval $[0, 2^n)$ into 2^{k+1} subintervals with the same length 2^{n-1-k} which are denoted by $I_1, I_2, \dots, I_{2^{k+1}}$. Look at the subinterval I_1 . If l is odd, then $w_k = 0$ over this subinterval, therefore $\bar{w}_k = 1$. By Eq. (8)

$$\begin{aligned}
 s_p(w)|_{w \in I_1} &= s(w)|_{w \in I_1} \oplus s(w \oplus p)|_{w \in I_1} \\
 &= s(w)|_{w \in I_1} \oplus s(w)|_{w \in I_{1+1}}
 \end{aligned}$$

If l is even, then $w_k = 1$ over this subinterval, therefore $\bar{w}_k = 0$. So that

$$s_p(w)|_{w \in I_1} = s(w)|_{w \in I_1}$$

Now we obtain a basic algorithm for finding $s_p(w)$ from $s(w)$ when $|p| = 1$:

Algorithm B: When the k 'th bit of p is 1 and the others are 0 ($k = 0, 1, \dots, n-1$), divide the interval $[0, 2^n)$ of w into 2^{k+1} equal sections which are denoted respectively by $I_1, I_2, \dots, I_{2^{k+1}}$. To obtain $s_p(w)$ from $s(w)$, we need only to add each section with even subscript to its previous section with odd subscript.

For any given p , let $|p_1| = 1$, $p' = p \oplus p_1$. By Eq. (8) we have

$$s_p(w) = s_{p'}(w) \oplus \bar{w}_k s_p(w \oplus p_1)$$

Therefore, once we obtain the RMC coefficients of polarity p , the RMC coefficients of polarity p' with $|p' \oplus p| = 1$ can be easily obtained by algorithm B. Now we have the following optimization procedure:

- 1). For the given function F , compute its RMC coefficients S by algorithm A or A';
- 2). Arrange polarity vectors 1 to 2^n-1 in Gray code, and find RMC coefficients for all the polarity vectors by algorithm B;
- 3). According to the given criterion (criteria), find out the optimal coefficients from all those obtained from 2). The corresponding expansion of $f(x \oplus p_0)$ can be written out according to Eq. (6'), and at the same time we get p_0 ;
- 4). Polarize the arguments in the obtained expansion according to p_0 , and this gives us the optimal RMC expansion of $f(x)$.

Optimization Procedure for Some Special Classes of Boolean Functions

Here the basic thought is to reduce the searching range of the optimal polarity vector p_0 . We now choose the optimal criterion to be the minimum of the RMC expansion terms.

Linear Functions and Complements of Linear Functions

A logical function is said to be a linear function (or the complement of a linear function), if and only if there exist numbers $c_i \in \{0, 1\}$; $i = 0, \dots, n-1$, such that

$$f(x) = \sum_{i=0}^{n-1} c_i x_i \pmod{2} \quad (9)$$

$$\text{(or } f(x) = 1 \oplus \sum_{i=0}^{n-1} c_i x_i \pmod{2} \text{)} \quad (9')$$

Obviously for a linear function $f(x)$, Eq. (9) itself is one of the optimal RMC expansion. It is easy to verify that the complement of any even number of the arguments which appear in Eq. (9) (i.e. $c_i \neq 0$) is an optimal polarization. For the same reason, the complement of any odd number of the arguments in Eq. (9') is an optimal polarization for a complement of linear function.

Partially Self-dual and Partially Anti-self-dual Functions

A Boolean function is said to be partially self-dual (or partially anti-self-dual) if and only if there exists $x_0 \in \{0, \dots, 2^n-1\}$, such that

$$f(x) = \overline{f(x \oplus x_0)} \quad (10)$$

$$\text{(or } f(x) = f(x \oplus x_0) \text{)} \quad (10')$$

And x_0 here is called a self-duality point (anti-self-duality point) for $f(x)$.

Karpovskiy^[12] pointed out that the set of all anti-self-duality points for any Boolean function is an Abelian group, and the number of such points (the order of the group) is a power of 2. We can prove that (see Appendix) the union of the all anti-self-duality point set B and the all self-duality point set A is an Abelian group, so that its order is also a power of 2.

We note that if we take a polarity vector p_a from the set A of anti-self-duality points, the RMC coefficients are invariant (because in this case, we have $f(x) = f(x \oplus p_a)$), and if we take a polarity vector p_b from the set B of self-duality points, since $f(x \oplus p_b) = 1 \oplus f(x)$ and by Eq. (2), the spectrum for a constant 1 is $\delta(w)$ ($\delta(w) = 1$ for $w = 0$ and $\delta(w) = 0$ for $w \neq 0$). By the linearity of the transform, we have: If p_b is a self-duality point of $f(x)$, then we have its spectrum

$$s_{p_b}(w) = \delta(w) \oplus s(w)$$

i.e. the first element of $s_{p_b}(w)$ is a complement of $s(w)$ and the others invariant. So, if $f(x)$ has self-duality(anti-self-duality) points, we have the following optimization procedure:

1) Decompose the group P of all polarity vectors into a direct sum of two subgroups H and V with $V = AEB$ (This can always be done for the Abelian group P with operator \oplus):

$$P = H \oplus V$$

2) Select polarity vectors from H and find the optimal one which gives the minimum weight of S. Denote this polarity vector by p_0^* ;

3) If $s_{p_0^*}(0) = 0$, then $p_0^* \oplus B$ will be the set of optimal polarity vectors. Otherwise $p_0^* \oplus A$ will be the set of optimal polarity vectors and $s_{p_0^*}(0)$ be set to 0.

If $|V| = 2^m$, the above procedure will reduce the amount of operation to $1/2^m$ of the original procedure. An extreme condition is when $m = n$, this is the case of linear functions.

It can be proved that if the weight $\|f\|$ of the given function is an odd number, then no self-duality (or anti-self-duality) point will exist (except $x = 0$). It is easy to see that $\|f\|$ be odd if and only if $s(2^n - 1) = 1$. In this case, if we use $\delta(x) \oplus f(x)$ instead of $f(x)$ and note that the corresponding spectrum will become $1 \oplus s(w)$, then the above procedure is still applicable.

Partially Symmetric Functions

A Boolean function is said to be partially symmetric if and only if there exist x_i and x_j ($i, j = 0, \dots, n-1$), such that for any set of $x_0 x_1 \dots x_{n-1}$

$$f(\dots x_i \dots x_j \dots) = f(\dots x_j \dots x_i \dots) \quad (11)$$

If the above relation is true for every pair of x_i and x_j , then $f(x)$ is symmetric.

When a function is partially symmetric with respect to x_i and x_j , we need only consider the combination 00, 01, 11 or 00, 10, 11 of x_i and x_j . The function will remain unchanged when we substitute 1, 0 for 0, 1 into x_i, x_j . So that we need only to find out $(2+1)2^{n-2}$ spectra instead of 2^n . Generally speaking, if $f(x)$ is symmetric with respect to k arguments, we need only to find out $(k+1)2^{n-k}$ spectra. When $k = n$ (i.e. $f(x)$ is symmetric), we need to find out $n+1$ EMC's, this agrees with the result in [13].

We note that when the k symmetric arguments are removed, previous optimization procedure is still valid for the left $n-k$ arguments. The optimization procedure for partially symmetric functions is as follows:

1) Arrange the polarity vectors corresponding to the left $n-k$ arguments in Gray code;

2) Let one of the k arguments be 1 and the others be 0; two of those be 1 and the others be 0; ...etc., each time we get 2^{n-k} spectra. Find out the spectrum which has minimum weight, and this will be the desired EMC expansion coefficients.

At the end of this section, it is necessary

to point out that all the three classes of functions discussed in this section as well as their self-duality (or anti-self-duality) points and symmetric points can be easily determined by means of Walsh transform. [12, 14]

Generalization to the p-valued Logical Functions

The linear transform matrix over $GF(p)$ can be defined as follows:

$$G_p = \begin{pmatrix} 1 & 0 & 0 & \dots & 0 \\ 1^0 & 1^1 & 1^2 & \dots & 1^{p-1} \\ 2^0 & 2^1 & 2^2 & \dots & 2^{p-1} \\ \dots & \dots & \dots & \dots & \dots \\ (p-1)^0 & (p-1)^1 & (p-1)^2 & \dots & (p-1)^{p-1} \end{pmatrix}$$

and

$$G_1 = G_p; G_n = G_p \times G_{n-1} \quad n=2, 3, \dots \quad (12)$$

where "X" means Kronecker product of matrices.

It is easy to verify that the inverse of G_p is

$$G_p^{-1} = \begin{pmatrix} 1 & 0 & 0 & \dots & 0 \\ 0 & -1^{p-2} & -2^{p-2} & \dots & -(p-1)^{p-2} \\ \dots & \dots & \dots & \dots & \dots \\ 0 & -1 & -2 & \dots & -(p-1) \\ -1 & -1 & -1 & \dots & -1 \end{pmatrix}$$

By the properties of the Kronecker product of matrices, we know that

$$G_n^{-1} = G_p^{-1} \times G_{n-1}^{-1} \quad n = 2, 3, \dots \quad (13)$$

The linear transform pair can be defined as

$$\begin{cases} F = G_n S \\ S = G_n^{-1} F \end{cases} \quad (14)$$

If we choose F to be the truth table of the p-valued logical function $f(x)$, the S will be the corresponding generalized Reed-Muller expansion coefficients of $f(x)$. By using the decomposition of the matrix generated by Kronecker product [11], we have the following fast algorithm

Algorithm C:

$$a_0(x) = f(x)$$

$$a_i(t+sp^{n-1}) = \sum_{k=0}^{p-1} g_{sk} a_{i-1}(tp+k) \pmod{p} \quad (15)$$

$$s(w) = a_n(w)$$

where

$$\begin{aligned} w, x &= 0, 1, \dots, p^n - 1; i = 1, 2, \dots, p; \\ s &= 0, 1, \dots, p-1; t = 0, 1, \dots, p^{n-1} - 1. \end{aligned}$$

The g_{sk} in Eq. (15) is the s 'th row and k 'th column element of G_p or G_p^{-1} respectively corresponding to the forward or inverse transform.

In order that the translation of the arguments be converted into the processing of the spectrum, a translation transform can be defined. Since the

translation of the arguments is equivalent to the permutation of F, let $n = 1$ and the permutation matrix be P, then

$$S_p = G_1^{-1}PF.$$

Suppose S_p could be obtained from S by a linear transform, i.e.

$$S_p = \alpha S = \alpha G_1^{-1}F = G_1^{-1}PF \quad (16)$$

If Eq.(16) holds for any F, we have

$$\alpha G_1^{-1} = G_1^{-1}P$$

therefore

$$\alpha = G_1^{-1}PG_1 \quad (17)$$

When $n > 1$, it can be proved that the transform matrix corresponding to the translation of the k'th argument is

$$Q_k = I_p \otimes k \otimes Q \otimes I_{p^{n-k-1}} \quad (18)$$

where Q is the transform matrix for $n = 1$; I_p is an identity matrix of order p^k ; " \otimes " is Kronecker product.

It can be proved that even the orders of the three matrices in Eq.(18) are different, the matrix Q_k can still be decomposed. The algorithm based on this decomposition is as follows:

Algorithm D:

- 1) If $k \neq n-1$, then $a_1(t+sp^{k+1}) = s(tp^{n-k-1}+s)$
 $t=0,1,\dots,p^{k+1}-1; s=0,1,\dots,p^{n-k-1}-1$
 If $k = n-1$, then $a_1(t) = s(t)$
 $t = 0,1,\dots,p^n-1$
- 2) $a_2(t+sp^{n-1}) = \sum_{k=0}^{p-1} \alpha_k a_1(tp+k) \pmod{p}$ (19)
 $t=0,1,\dots,p^{n-1}-1; s=0,1,\dots,p-1$
- 3) If $k \neq 0$, then $s_p(t+sp^{n-k}) = a_2(tp^k+s)$
 $t=0,1,\dots,p^{n-k}-1; s=0,1,\dots,p^k-1$
 If $k=0$, then $s_p(t) = a_2(t)$
 $t = 0,1,\dots,p^n-1$

It can be proved that if the translation is $\text{add } 1 \pmod{p}$ to the argument (all translation can be realized in this way), then the Q in Eq.(17) will be an upper triangular matrix. At this time, the summation in the second step of Eq.(19) can begin from s instead of 0.

Like the case in $p = 2$, some properties of specific class of logical functions can be utilized to reduce the amount of operation needed to find the optimal GMC.

quasi-self-dual functions:

For the given $f(x)$, if there exist a point a and a constant p_0 such that

$$f(x \oplus a) = p_0 \oplus f(x) \pmod{p} \quad (20)$$

then $f(x)$ is said to be a quasi-self-dual function with a quasi-self-duality point a.

It is easy to verify that for $p > 2$ the following relation still exists

$$1 \longrightarrow \delta(w)$$

Therefore, for the quasi-self-duality point p of a quasi-self-dual function $f(x)$ we have

$$S_p(w) = p_0 \delta(w) \oplus s(w)$$

in addition, we can prove that the set of all quasi-self-duality points is an Abelian group (with respect to p-ary addition), and the order of this group is a power of p. In the same way as in $p=2$, this offers some convenience for finding the optimal GMC. The details are somewhat the same as those of $p=2$. The identification of the quasi-self-dual function and the determination of its quasi-self-points can be achieved by means of Chrestenson transform.

Conclusion

In this paper we give out some procedures for finding the optimal GMC expansions for p-valued logical functions ($p \geq 2$). The spectrum of a logical function under our transform is just its GMC expansion coefficients. The optimal GMC is obtained by processing these spectra. For $p=2$, the amount of operation for optimization is $(2^n-1)2^{n-1} \pmod{2}$ additions for a function of n arguments, and this can be reduced a great deal for some special classes of functions. At the same time, the methods here avoid completely the manipulation of character, and the Boolean difference of a function. So that they can be easily realized by using of a computer. The limitation that p is a prime is only out of the convenience of the computation. Theoretically it is valid for any finite field. All procedures here have been tested using an Apple II micro-computer. Some examples are given in Appendix.

Acknowledgements

The author wishes to express his thank to Professor Changxin Fan for his valuable suggestions.

References

1. A. Mukhopadhyay, "Complete sets of logic primitives," in Recent Development in Switching Theory. New York: Academic Press, 1971.
2. S.M. Reddy, "Easily testable realization for logic functions," IEEE Trans., vol. C-21, pp.1183-88, Nov. 1972.
3. W.P. Edward, "Minimally testable Reed-Muller Canonical forms," IEEE Trans., vol. C-29, pp.746-750, Aug. 1980.
4. A. Mukhopadhyay and G. Schmitz, "Minimization of Exclusive-OR and logical equivalence switching circuits," IEEE Trans., vol. C-19, pp.132-140, Feb. 1970.
5. M. Davio, "Ring sum expansion of Boolean functions," in Proc. Symp. on Computer and Automata, Polytechnic Inst. of Brooklyn Symp. Proc., vol.

- 21, pp.411-418, Apr. 1971.
6. G. Bioul, M. Davio and J.P. Deschamps, "Minimization of ring-sum expansion of Boolean functions," Philips Res. Rep., vol. 28, pp.17-36, 1973.
 7. A.Thayse, "Integer expansions of discrete functions and their use in optimization problem," Proc. 9'th Int. Symp. Multiple-valued Logic, pp.82-87, 1979.
 8. S.B. Marincovic and Z. Tomic, "Algorithms for minimal polarized form determination," IEEE Trans., vol. C-23, pp.1313-1315, Dec. 1974.
 9. V.H. Tokmen and S.L. Hurst, "A consideration of universal-modules for ternary synthesis based upon Reed-Muller coefficients," Proc. 9'th Int. Symp. Multiple-valued Logic, pp.248-56, 1979.
 10. X. Wu, X. Chen and S.L.Hurst, "Mapping of Reed-Muller coefficients and the minimization of exclusive Or-switching functions," IEE Proc., vol. 129, Pt.E, No.1, pp.15-20, Jan. 1982.
 11. H.C. Andrews and K.L. Caspari, "A generalized Technique for spectral analysis," IEEE Trans., vol. C-19, Jan. 1970.
 12. M.G. Karpovsky, Finite Orthogonal Series in the Design of Digital Devices. New York: John Wiley & Sons, 1976.
 13. K.L. Kodandapani and R.V. Setlur, "A note on minimal Reed-Muller canonical forms of switching functions," IEEE Trans., Vol.C-26, pp.310-313, Mar. 1977.
 14. S.L. Hurst, The Logical Processing of Digital Signals. New York: Crane, Russak; London: Edward Arnold, 1978.

Appendix

I. For a Boolean function $f(x)$, let A denote the set of all self-duality points, B the set of all anti-self-duality points and $V = A \oplus B$.

For any $v_1, v_2 \in V$:

- 1) If $v_1, v_2 \in A$, then for any $x \in \{0, 1, \dots, 2^n - 1\}$

$$f(x \oplus v_1 \oplus v_2) = \overline{f(x \oplus v_1)} = f(x)$$

i.e. $v_1 \oplus v_2 \in B$, so that $v_1 \oplus v_2 \in V$;

- 2) If $v_1 \in A, v_2 \in B$, then for any $x \in \{0, 1, \dots, 2^n - 1\}$

$$f(x \oplus v_1 \oplus v_2) = f(x \oplus v_1) = \overline{f(x)}$$

i.e. $v_1 \oplus v_2 \in A$, so that $v_1 \oplus v_2 \in V$;

- 3) If $v_1, v_2 \in B$, then for any $x \in \{0, 1, \dots, 2^n - 1\}$

$$f(x \oplus v_1 \oplus v_2) = f(x \oplus v_1) = f(x)$$

i.e. $v_1 \oplus v_2 \in B$, so that $v_1 \oplus v_2 \in V$.

Summarize all the three points above, it can be seen that V is closed for the operation \oplus . Obviously V is a subset of $X = \{0, 1, \dots, 2^n - 1\}$, and the latter is a finite group for \oplus . So V is a subgroup of X , and its order is a power of 2.

II. Examples of optimization.

Example 1:

Let $n = 3, p = 2$ and $F = (10001110)$. By Eq.(5) we find that $S = (11110110)$. The procedure for finding the optimal coefficients and optimal polarity is as follows:

Polarities(Gray code)

S_p

0 0 0	1 1 1 1 0 1 1 0
0 0 1	0 1 0 1 1 1 1 0
0 1 1	0 0 0 1 0 1 1 0
0 1 0	0 0 1 1 1 1 1 0
1 1 0	1 1 0 1 1 1 1 0
1 1 1	0 1 1 1 0 1 1 0
1 0 1	1 0 1 1 1 1 1 0
1 0 0	1 0 0 1 0 1 1 0

The underlined sections are to be added to the corresponding sections without underline. We can see that $p_0 = 3(011)$ gives minimum weight of S_p . By Eq.(6') we have

$$f(x \oplus 3) = x_1 x_2 + x_0 x_1 + x_0 x_2 \quad (\text{mod } 2)$$

therefore we have its optimal RMC expansion

$$f(x) = \overline{x_1} \overline{x_2} + x_0 \overline{x_1} + x_0 \overline{x_2}. \quad (\text{mod } 2)$$

Example 2:

Let $n = 2, p = 3$ and $F = (01011000)$. By Eq.(15) we have $S = (022200211)$. Using algorithm D we can find that the optimal translation point is $p_0 = 7(21)$, and $S_7 = (000001101)$. Therefore we have


$$f(x \oplus 7) = x_0 x_1^2 + x_0^2 + x_0^2 x_1^2 \quad (\text{mod } 3)$$

and

$$f(x) = (x_0 - 2)(x_1 - 1)^2 + (x_0 - 2)^2 + (x_0 - 2)^2(x_1 - 1)^2 \quad (\text{mod } 3).$$

Session 8A
Detection and Diagnosis

PREVIOUS PAGE
IS BLANK 


**RELATIONS AMONG SYSTEM DIAGNOSIS
 MODELS WITH THREE-VALUED TEST OUTCOMES**

Jon T. Butler*

Department of Electrical Engineering
 and Computer Science
 Northwestern University
 Evanston, IL 60201

ABSTRACT

Three models of multiprocessing systems are compared on the basis of the accuracy of the diagnosis of faulty processors. One model is the conventional system with binary-valued test outcomes (pass and fail). The other models have three-valued test outcomes, where the third value is either a missing or an incorrect test result. It is shown that, in general multiprocessing systems, there is a hierarchy among the three models with respect to diagnosability. However, in systems where no two processors test each other, the models are on par, and established criteria for diagnosability in binary systems can be used in both of the three-valued systems.

I. INTRODUCTION.

Fault tolerance in a multiprocessing system can be achieved by allowing processors to test each other. Such a system can be modeled as a directed graph, where nodes represent processors and arcs represent tests. This representation, introduced by Preparata, Metze, and Chien [1] in 1967, has received considerable attention. Hakimi and Amin [2] derived a complete characterization of the tests (arcs) needed to guarantee the unique identification of a minimum number of faulty nodes. Mallela and Masson [3,4] extended the model to include intermittent, as well as permanent failures. Other studies have focused on an alternative form of test invalidation [5], various diagnosis strategies [6,7,8,9,10], and a model in which test outcomes are generated from a comparison of job results [11].

In most studies, it is assumed that the test outcomes are binary-valued, with 0 and 1 representing pass and fail, respectively. Recently, the model has been extended to accommodate test outcomes which are not available due to incomplete testing or to faulty transmission [12]. That is,

*Research supported in part by a National Research Council Senior Postdoctoral Associateship and in part by National Science Foundation Grant ECS-8203276.

test results take on a third value, 2, corresponding to a missing test result.

In this paper, a three-valued system is considered in which 0 and 1 represent pass and fail, as before, while the third value, 0', denotes an incorrect pass outcome. Such outcomes occur when a fault-free processor tests an intermittently faulty processor that happens to be fault-free at the time the test is applied. As with test results produced by faulty processors and missing test results, 0' results complicate the diagnosis. In fact, the presence of such results is especially troublesome. It is shown, for example, that systems exist in which an accurate diagnosis can proceed if some number, τ , of the test results are missing, while the presence of τ incorrect results, on the other hand, does not allow an accurate diagnosis.

This paper focuses on the relationship between the two three-valued systems. A set of systems which can tolerate the same number of incorrect as missing test results is shown. Further, a relationship between the two three-valued systems and conventional binary systems is developed.

II. BACKGROUND.

A **system** is a directed graph where the set of nodes $\{u_0, u_1, \dots, u_n\}$ represents **processors** and the arcs represent **tests** between processors. In particular, u_i tests u_j if there exists a directed arc from u_i to u_j . The **test outcome** is 0 or 1 if the test result is **pass** or **fail**, respectively, and is 2 if the test outcome is **missing**.

If a processor is **permanently faulty**, it will fail all tests of it by fault-free processors and will produce either a 0 or 1 result for all tests it applies to other processors. An **intermittently faulty** processor u_i may, on the other hand, pass a test by a fault-free processor, since the test may have been applied when u_i was fault-free. Such a test result will be denoted as an **incorrect pass** and represented as 0'. It should be noted that during diagnosis, a 0' is seen as a 0. Further, an intermittently faulty processor will produce

either a 0 or 1 test result for all processors it tests.

As an example, consider Fig. 1, which shows a three-processor system for two cases,

1. a single permanently faulty processor (Fig. 1a) and
2. a single intermittently faulty processor (Fig. 1b).

For each case, a possible set of test outcomes




Figure 1. A System S_1 Which is $1/2,1$ -Diagnosable But Not $1/6,1$ -Diagnosable.

is shown. In both examples, the faulty processor fails a test by one fault-free processor and passes the other.

A system is $t'/2, \tau$ -diagnosable if all faulty processors can be uniquely identified provided there are t' or fewer faulty processors and τ or fewer missing test results. For example, the system of Fig. 1 is $1/2,1$ -diagnosable as follows. If there were no missing results, 1. the single faulty processor would produce fail test outcomes for the two tests applied to it and 2. the two fault-free processors would pass the tests applied to each other. No other pair of processors will produce a pair of pass test outcomes. Since the four tests covered by these two conditions are distinct, even if one result is missing, there is still enough information to specify the faulty processor uniquely.

A system is $t'/6, \tau$ -diagnosable if all faulty processors can be uniquely identified providing there are t' or fewer faulty processors and τ or fewer incorrect test results. Note that the system of Fig. 1 is not $1/6,1$ -diagnosable as follows. Fig. 1b shows that u_0 is intermittently faulty, and the test by u_1 is an incorrect pass, 0'. However, in the diagnosis, neither the faulty condition of u_0 nor the prime on the pass test of u_0 by u_1 is seen. If we assume at most one processor is faulty, we will be unable to determine whether it is u_0 or u_2 .

When $\tau = 0$, $t'/2, \tau$ - and $t'/6, \tau$ -diagnosability are identical. This special case will be referred to as t -diagnosability.

III. RELATIONSHIP BETWEEN DIAGNOSABILITY OF GENERAL SYSTEMS.

In this section, we are interested in determining the relation between the various measures of system diagnosis. For example, we are interested in how a system's tolerance to incorrect test results determines its tolerance to missing results. From the previous section, we can write,

Observation 1: There exists a system (S_1) which is $t'/2, \tau$ -diagnosable but not $t'/6, \tau$ -diagnosable, for $t', \tau \geq 1$.

This result indicates that incorrect information is more debilitating than the same amount of missing information. In effect, incorrect pass test results introduce a degree of ambiguity not realizable by the same number of missing test results.

From the converse point of view, we have

Theorem 1: If S is $t'/6, \tau$ -diagnosable, then S is $t'/2, \tau$ -diagnosable, for $t', \tau \geq 1$.

Proof: See Appendix I.

Thus, from Theorem 1, it follows that if t' intermittently and permanently faulty processors can be uniquely identified in the presence of τ or fewer incorrect pass test results, then t' or fewer permanently faulty processors can be uniquely identified in the presence of τ or fewer missing test results.

Consider the relation between $t'/2, \tau$ -, $t'/6, \tau$ -, and t -diagnosability. From [12], we have the following.

Observation 2 [12]: There exists a system (S_1) which is $t'/2, \tau$ -diagnosable but not $(t'+\tau)$ -diagnosable, for some $t', \tau \geq 1$.

This observation follows from the fact that any arrangement of two permanently faulty processors in system S_1 of Fig. 1 can produce the set of test outcomes in which all test results are 1. Because of symmetry, it is impossible to determine the faulty processors from the set of test outcomes. However, from [12] the converse relation holds,

Theorem 2 [12]: If S is t -diagnosable, then S is $t'/2, \tau$ -diagnosable, where $t' + \tau = t$.

In the hierarchy of the types of diagnosability, $t'/2, \tau$ -diagnosability represents the "weakest" form. That is, from Theorem 1, $t'/6, \tau$ -diagnosability implies $t'/2, \tau$ -diagnosability, while the converse is not true (Observation 1). From the above result, $(t'+\tau)$ -diagnosability implies $t'/2, \tau$ -diagnosability, while the converse is also not true (Observation 2). It is of interest, therefore, to consider the relationship between t - and $t'/6, \tau$ -diagnosability. We have,

Observation 3: There exists a system (S_2) which is t -diagnosable but not $t'/6, \tau$ -diagnosable, where $t' + \tau = t$.

To see this, consider the system S_2 shown in Fig. 2. S_2 consists of a system $D_4(9)$ plus two additional nodes, u_9 and u_{10} . $D_4(9)$, shown as a




Figure 2. A System S_2 Which is 4-Diagnosable But Not $3\frac{1}{2}$ -Diagnosable.

circle, is known to be 4-diagnosable [1]. It is claimed that S_2 is also 4-diagnosable. With at most 4 faulty processors, there are three cases.

1. Both u_9 and u_{10} are fault-free. Thus, all faulty processors must be in $D_4(9)$. Since there are 4 or fewer faulty processors and $D_4(9)$ is 4-diagnosable, they can be uniquely identified.

2. One of u_9 and u_{10} is faulty. If there are 3 faulty processors in $D_4(9)$, they can be uniquely identified. Further, at least one of u_9 and u_{10} is tested by a known fault-free processor. If it is faulty, we are done, since, by assumption, there are 4 or fewer faulty processors. If it is fault-free, its test of the other processor will determine that the latter is faulty. If there are 2 or fewer faulty processors in $D_4(9)$, then both u_9 and u_{10} are tested by known fault-free processors, and we are done.

3. Both u_9 and u_{10} are faulty. Thus, there can be no more than two faulty processors in $D_4(9)$ and, so both u_9 and u_{10} are tested by known fault-free processors.

We now show that S_2 is not $3\frac{1}{2}$ -diagnosable. Consider the case where both u_2 and u_3 are faulty and one of u_9 and u_{10} is intermittently faulty. Let the set of test outcomes of these two processors be as shown in Fig. 2. If u_9 is the faulty processor, the result of the test by u_0 of u_9 is an incorrect pass (outcomes outside the parentheses); otherwise, the result of the test by u_1 of u_{10} is an incorrect pass (outcomes inside the parentheses). Thus, there are three faulty processors and one incorrect pass. Since it is impossible to determine which of u_9 or u_{10} is faulty, S_2 is not $3\frac{1}{2}$ -diagnosable. This proves Observation 3.

With respect to the converse, we have,

Observation 4: There exists a system (S_3) which is $t\frac{1}{2}$ -diagnosable but not $(t+\tau)$ -diagnosable, for some $t, \tau \geq 1$.

Fig. 3 shows S_3 , a complete digraph on $n = 5$ nodes. S_3 is not 3-diagnosable, since it violates the condition $n \geq 2t + 1$ shown in [1] to be necessary




Figure 3. A System S_3 Which is $1\frac{1}{2}$ -Diagnosable But Not 3-Diagnosable.

for an n processor system to be t -diagnosable. However, S_3 is $1\frac{1}{2}$ -diagnosable as follows. If all test outcomes by fault-free processors were correct, then a single faulty processor would fail all four tests applied to it, while all other (fault-free) processors would fail at most one test. If there are at most two test outcomes of tests of the faulty processors which are incorrect passes, then the faulty processor fails at least two tests and can, thus, be identified. This confirms Observation 4. Because of the large number of tests per processor, even if several are incorrect passes, sufficiently many valid test results remain to determine which processor is faulty.

In the hierarchy mentioned earlier $t\frac{1}{2}$ - and $(t+\tau)$ -diagnosability are on par. We can make no general statement about implication of the two properties one way or the other. The results of this section are summarized in Fig. 4. The circles correspond to the three types of diagnosability, while the arrows represent implication.




Figure 4. Summary of Results For General Systems.

IV. RELATIONSHIP BETWEEN DIAGNOSABILITY IN SYSTEMS WHERE NO TWO PROCESSORS TEST EACH OTHER.

Hakimi and Amin [2] have shown that systems with permanently faulty processors and no missing test outcomes in which no two processors test each other have a t -diagnosability which is exactly prescribed by two simple conditions. In this section, we show that such systems have a special property with respect to the three types of diagnosability. For example, with respect to $t'_{\frac{1}{2}\tau}$ - and $(t'+\tau)$ -diagnosability, we have,

Theorem 3 [12]: Let S be a system in which no two processors test each other. S is $t'_{\frac{1}{2}\tau}$ -diagnosable iff S is $(t'+\tau)$ -diagnosable.

Recall from Observation 2 that, in general systems, there exists a system which is $t'_{\frac{1}{2}\tau}$ -diagnosable, but not $(t'+\tau)$ -diagnosable. From the above result, this implies that, in such systems, there is at least one pair of processors which test each other.

Consider now $t'_{\frac{1}{6}\tau}$ - and $(t'+\tau)$ -diagnosable systems. We have,

Theorem 4: Let S be a system in which no two processors test each other. S is $t'_{\frac{1}{6}\tau}$ -diagnosable iff S is $(t'+\tau)$ -diagnosable.

Proof: See Appendix II.

Analogous to $t'_{\frac{1}{2}\tau}$ -diagnosability, the only examples of systems which are $t'_{\frac{1}{6}\tau}$ -diagnosable but not $(t'+\tau)$ -diagnosable are found in the set of systems where there exists a pair of processors which test each other.

The relation between $t'_{\frac{1}{2}\tau}$ - and $t'_{\frac{1}{6}\tau}$ -diagnosability for systems in which no two processors test each other can be seen immediately from Theorems 3 and 4.

Theorem 5: Let S be a system in which no two processors test each other. S is $t'_{\frac{1}{2}\tau}$ -diagnosable iff S is $t'_{\frac{1}{6}\tau}$ -diagnosable.

Theorem 3 establishes the fact that the set of systems in which no two processors test each other, the subset which is $t'_{\frac{1}{2}\tau}$ -diagnosable is exactly the subset which is $t'_{\frac{1}{6}\tau}$ -diagnosable. It follows from this result and Observation 2 that, over all systems, those which are $t'_{\frac{1}{2}\tau}$ -diagnosable, but not $t'_{\frac{1}{6}\tau}$ -diagnosable contain at least one pair of processors which test each other.

The results of this section are summarized in the diagram of Fig. 5. The double headed arrows represents the iff of each theorem. The significance of this result is that a test for one type of diagnosability is a test for the other two types. In particular, since a simple test T for $(t'+\tau)$ -diagnosability exists for systems in which no two processors test each other [2], T can also be used to test for $t'_{\frac{1}{2}\tau}$ - and $t'_{\frac{1}{6}\tau}$ -diagnosability. (T is 1. $n \geq 2t + 1$ and 2. all processors are tested by at least t other processors for $t = t' + \tau$.)




Figure 5. Summary of Results For Systems in Which No Two Processors Test Each Other.

V. CONCLUDING REMARKS.

This paper has considered three types of diagnosability

1. $(t'+\tau)$ -diagnosability corresponding to permanently faulty processors with binary test outcomes; 0 (pass) and 1 (fail),
2. $t'_{\frac{1}{2}\tau}$ -diagnosability corresponding to permanently faulty processors with three-valued test outcomes; 0 (pass), 1 (pass), and 2 (missing), and
3. $t'_{\frac{1}{6}\tau}$ -diagnosability corresponding to permanently and intermittently faulty processors with three-valued test outcomes; 0 (pass), 1 (fail), and 0' (incorrect pass).

It is shown that for a general multiprocessing system S , if S is either $t'_{\frac{1}{6}\tau}$ - or $(t'+\tau)$ -diagnosable, it is also $t'_{\frac{1}{2}\tau}$ -diagnosable. In general, no further statements of this type can be made.

However, in a system S where no two processors test each other, if S possesses one of the three types of diagnosability, it possesses them all. As there are no simple tests for $t'_{\frac{1}{2}\tau}$ - and $t'_{\frac{1}{6}\tau}$ -diagnosability, tests for $(t'+\tau)$ -diagnosability can be used in systems where no two processors test each other.

REFERENCES

- [1] F. P. Preparata, G. Metze, and R. T. Chien, "On the connection assignment problem of diagnosable systems," *IEEE Transactions on Computers*, C-16, pp. 848-859, December 1967.
- [2] S. L. Hakimi and A. T. Amin, "Characterization of the connection assignment of diagnosable systems," *IEEE Transactions on Computers*, C-23, pp. 86-88, January 1974.
- [3] S. Mallela and G. M. Masson, "Diagnosable systems for intermittent faults," *IEEE Transactions on Computers*, C-27, pp. 560-566, June 1976.

[4] S. Mallela and G. M. Masson, "Diagnosis without repair for hybrid fault situations," *IEEE Transactions on Computers*, C-29, pp. 461-468, June 1980.

[5] F. Barsi, F. Grandoni, and P. Maestrini, "A theory of diagnosability of digital systems," *IEEE Transactions on Computers*, C-25, pp. 585-593, June 1976.

[6] J. E. Smith, "Universal systems diagnosis algorithms," *IEEE Transactions on Computers*, C-27, pp. 374-378, May 1979.

[7] J. T. Butler, "Speed-efficiency-complexity tradeoffs in universal diagnosis algorithms," *IEEE Transactions on Computers*, C-30, pp. 590-595, August 1981.

[8] J. R. Armstrong and F. G. Gray, "A multi-valued, global, majority voter," *Proc. of the 10th International Symposium on Multiple-Valued Logic*, pp. 268-271, June 1980.

[9] M. Adham and A. D. Friedman, "Digital system fault diagnosis," *Jour. Design Automation and Fault Tolerant Computing*, vol. 1, pp. 115-132, Feb. 1977.

[10] J. T. Butler, "Diagnosis of intermittently faulty and permanently faulty processors in a multiprocessing system using three-valued functions," *Proc. of the 12th International Symposium on Multiple-Valued Logic*, pp. 122-128, May 1982.

[11] K.-Y. Chwa and S. L. Hakimi, "Schemes for fault-tolerant computing: a comparison of modularly redundant and t-diagnosable systems," *Information and Control*, 49, pp. 212-238, June 1981.

[12] J. T. Butler, "Properties of three-valued systems diagnosis," *Proc. of the 11th International Symposium on Multiple-Valued Logic*, pp. 85-89, May 1981.

APPENDIX I - PROOF OF THEOREM 1

Theorem 1: If S is t'_{τ} -diagnosable, then S is t'_{τ} -diagnosable, for $t' \geq 1$.

Proof: On the contrary, assume there is a system S which is t'_{τ} - but not t'_{τ} -diagnosable. Since S is not t'_{τ} -diagnosable, there are two fault patterns, FP_1 and FP_2 , each with t' or fewer faulty processors that produce the same set q_1 of test outcomes in which there are τ or fewer 2's. We show that there is a set q_2 of test outcomes with τ or fewer 0' outcomes of tests of faulty processors by fault-free processors produced by FP_1 and FP_2 . Thus, S is not t'_{τ} -diagnosable, as assumed.

q_2 is identical to q_1 , except that all 2's are replaced by 0's or 0's. Although some of these tests may be by fault-free processors on faulty processors, there will be no more than

of them. Thus, two fault patterns, FP_1 and FP_2 , each with τ or fewer faulty processors, produces the same set of test outcomes containing no more than τ tests of faulty processors by fault-free processors which produce a 0 test result. Thus, S is not t'_{τ} -diagnosable.

Q.E.D.

APPENDIX II - PROOF OF THEOREM 4

Theorem 4: Let S be a system in which no two processors test each other. S is t'_{τ} -diagnosable iff S is $(t'+\tau)$ -diagnosable.

Proof: (if) Let S be a t-diagnosable system in which no two processors test each other. S is shown to be t'_{τ} -diagnosable for $t = t'+\tau$ by contradiction. That is, assume, on the contrary, S is not t'_{τ} -diagnosable. We proceed by showing that not all processors in S are tested by $t'+\tau$ other processors, and so from [1], S is not $(t'+\tau)$ -diagnosable, as assumed.

If S is not t'_{τ} -diagnosable, then there exists two fault patterns, FP_1 and FP_2 , each with t' or fewer faulty processors, which produce the same set of test outcomes containing no more than τ incorrect pass test outcomes. Fig. 6 shows the situation.




Figure 6. A System Which is $(t'+\tau)$ -Diagnosable But Not t'_{τ} -Diagnosable.

Here $FP_1 = V_2 \cup V_4$ and $FP_2 = V_3 \cup V_4$. Let $I_{in}^1(V)$ be the number of tests applied to processors in V. An upper bound on $I_{in}^1(V_2 \cup V_3)$ can be expressed as

$$I_{in}^1(V_2 \cup V_3) \leq \tau_1 + \tau_2 + |V_2 \cup V_3| |V_4| + |V_2 + V_3| (|V_2 \cup V_3| - 1) / 2, \quad (1)$$

where $\tau_1 (\leq \tau)$ and $\tau_2 (\leq \tau)$ are the number of incorrect pass outcomes of tests applied to V_2 and V_3 , respectively. $\tau_1 + \tau_2$ represents the maximum number of tests which can be applied by processors in V_4 . $|V_2 \cup V_3| |V_4|$ represents the maximum number of tests which can be applied by

processors in V_4 . $|V_2 \cup V_3|(|V_2 \cup V_3| - 1)/2$ represents the maximum number of tests applied by processors in $V_2 \cup V_3$, there being no two processors which test each other. Consider two cases.

Case 1: $|V_2 \cup V_3| \geq 2$. Dividing both sides of (1) by $|V_2 \cup V_3|$ yields

$$\frac{\Gamma_{in}(V_2 \cup V_3)}{|V_2 \cup V_3|} \leq \frac{\tau_1 + \tau_2}{|V_2 \cup V_3|} + \frac{2|V_4| + |V_2 \cup V_3| - 1}{2}$$

Since $|V_2 \cup V_3| \geq 2$ and $|V_2 \cup V_3| \leq |V_2| + |V_3|$, we have,

$$\begin{aligned} \frac{\Gamma_{in}(V_2 \cup V_3)}{|V_2 \cup V_3|} &\leq \frac{(\tau_1 + |V_3| + |V_4|) + (\tau_2 + |V_2| + |V_4|) - 1}{2} \\ &\leq (t' + \tau) - 1/2. \end{aligned} \quad (2)$$

Because the average number of tests per processor in $V_2 \cup V_3$, as expressed on the left side of (2) is less than $t' + \tau$, at least one is tested by fewer than $t' + \tau$ processors. Thus, S is not $(t' + \tau)$ -diagnosable.

Case 2: $|V_2 \cup V_3| = 1$. Assume that $|V_2| = 1$ and $|V_3| = 0$. We have,

$$L(V_2) < \tau_1 + |V_4|$$

and there are two fault patterns, one with $|V_4|$ faulty processors and one with $|V_4| + 1$ faulty processors which produce the same set of test outcomes. Thus, S is not $(t' + \tau)$ -diagnosable, where $t' + \tau = |V_4| + 1 + \tau_1$.

(only if) One can show easily that in a t'/τ -diagnosable system each processor is tested by at least $t' + \tau$ other processors. This completes the proof, since such a system is $(t' + \tau)$ -diagnosable when no two processors test each other [2].

Q.E.D.

ON SYSTEM DIAGNOSIS WITH MULTIVALUED TEST OUTCOMES

A. Sen Gupta
Quantitative & Information Science Department
Western Illinois University
Macomb, Illinois 61455

and
A. Sen
Computer Science Unit
Indian Statistical Institute
Calcutta, India

Abstract

The problem of diagnosis of systems when the test outcomes are multivalued was considered earlier¹. However, a too strong sufficient condition was specified there for the diagnosability of such a system, which was shown not to be a necessary one. Necessary and sufficient conditions for the diagnosability of a system under multivalued test outcomes have been presented in this paper which is applicable to any arbitrary system.

Introduction

Considerable research has been reported in the literature about the diagnosability of a self-diagnosable system. However, most of these relate to testing the diagnosability of a system when the test outcomes are binary. Butler¹ presented some properties of system in connection to its diagnosability in case of three valued test outcomes. *Under the assumption that no two components of the given system test each other, necessary and sufficient condition for the diagnosability of the system was derived¹. A too strong sufficient condition for diagnosability of a system was derived there¹ which was shown to be not a necessary one.*

In this paper, we present a necessary and sufficient condition to be satisfied by any arbitrary self-diagnosable system in order that it be diagnosable in presence of three-valued test outcomes. We assume the system to be represented by the PMC model² and each of the test outcomes is either of the three values 0, 1, and 2. The outcome 0 represents the tested component to pass the test from the testing component, the outcome 1 represents it fails and 2 represents the information of pass or fail is missing. Thus, in case, when all the faults of the components of the system are of permanent nature, the outcome 1 means if the testing component is fault-free, the tested component is faulty, 0 means if the testing component is fault-free, the tested component is also fault-free; but no inference can be drawn about the tested component if the testing component itself is faulty and in this case, the outcome may be either of 0 or 1, irrespective of the nature of the tested component. The test outcome 2 can occur for any testing process irrespective of the nature of the testing and tested components, when this information for pass or fail is somehow not available. Henceforth we will refer a complete set of test outcome

as a syndrome.

The problem of diagnosability of a system arises because of the fact that the same syndrome may be produced by two distinct fault situations, i.e., for two distinct sets of faulty components. A system is said to be t/x - diagnosable, if from the syndrome, the faulty components can be uniquely identified, provided not more than t components are faulty and not more than x test outcomes are missing. It has been shown¹ that if a system is $(t+x)$ - diagnosable as defined in PMC model², it is t/x - diagnosable. However, this is too strong a sufficient condition and is not a necessary condition also.

However, if some of the components of the system may fail intermittently, a faulty component may pass test from a fault-free testing component, possibly because the faulty component is intermittently faulty and was working in a fault-free manner when the testing was carried out. A three valued model for such a situation has been presented³, where the test outcomes are 0, 1, and 0^1 where 0 and 1 outcomes are produced under the same condition as in a permanent fault situation and 0^1 is the test outcome when an intermittently failing component passes a test from a fault-free component. For diagnosis purpose, of course, 0^1 behaves just like a 0. In this three-valued model, a system is defined to be $t[x]$ - diagnosable if the faulty components can be uniquely identified from a given syndrome provided not more than t components are faulty and there are no more than x outcomes each of which is 0^1 . In other words, a system is $t[x]$ - diagnosable if no pair of sets of faulty components produce syndromes which are identical when each 0^1 is replaced by a 0. Testing the $t[x]$ - diagnosability of a system, presented earlier³, concerns only with the situation when no two components of the system test each other.

In this paper, we present methods for testing the t/x - diagnosability and $t[x]$ - diagnosability of any arbitrary system.

Testing for t/x - diagnosability

Let S represent the set of components of a system. For any $S_1 \in S$, if the fault situation is such that all the components in S_1 are faulty and those in $S - S_1$ are fault-free, usually a number

of syndromes may exist corresponding to this fault situation. If for two subsets S_1, S_2 of S , there exists a syndrome which is a possible syndrome in the two fault situations given by the sets of faulty components as S_1 and S_2 respectively, then the two sets S_1 and S_2 are referred as indistinguishable faulty sets. Thus, in order that a system may be t/x -diagnosable, i.e., the faulty components can be uniquely identified from the syndrome, provided not more than t components are faulty, we must have for every pair of sets $S_1, S_2 \in \mathcal{S}$, such that, $|S_1|, |S_2| \leq t$, S_1 and S_2 must be distinguishable faulty sets.

For any two subsets S_1, S_2 of S , we define a function as $T(S_1, S_2)$ as follows. In any syndrome, $T(S_1, S_2)$ gives the number of test outcomes, in each of which the tested component belongs to S_2 and the testing component belongs to S_1 . Obviously, for a given S_1, S_2 , $T(S_1, S_2)$ depends only on the testing feature of the components of the system and not on any syndrome.

Lemma 1: If no more than x outcomes are missing, then two sets of components S_1 and S_2 are distinguishable faulty sets if and only if $T(S - S_1 - S_2, (S_1 - S_2) \cup (S_2 - S_1)) > x$.

Proof: Necessity: Let us assume that the condition is not satisfied. Let $T(S - S_1 - S_2, (S_1 - S_2) \cup (S_2 - S_1)) = m \leq x$. Consider a syndrome as follows.

- (a) An outcome 2 for each component of $(S_1 - S_2) \cup (S_2 - S_1)$ tested by components from $S - S_1 - S_2$.
- (b) An outcome 1 for each component of S_2 tested by components of $S_1 - S_2$ and for each component of S_1 tested by components from $S_2 - S_1$ and for each component of $S_1 \cap S_2$ tested by components from $S - S_1 - S_2$.
- (c) An outcome 0 for each component of $S - S_2$ tested by components from $S - S_2$ and for each component of $S - S_1$ tested by components from $S - S_1$, except for the outcomes given by (a) above.
- (d) The remaining outcomes are arbitrary.

For such a syndrome, no more than x outcomes are having missing values and it may be observed that such a syndrome may be produced when the set of faulty components is either S_1 or S_2 . Thus, S_1 and S_2 are indistinguishable faulty sets.

Sufficiency: If $T(S - S_1 - S_2, (S_1 - S_2) \cup (S_2 - S_1)) > x$, then all the test outcomes in each of

which the tested components belongs to $(S_1 - S_2) \cup (S_2 - S_1)$ and the testing component belongs to $S - S_1 - S_2$ cannot have missing values. Let $\mu \in S - S_1 - S_2$ and $\nu \in (S_1 - S_2) \cup (S_2 - S_1)$ be such that the test outcome when μ tests ν is not 2. If it is 0, then if $\nu \in S_1 - S_2$, then S_1 cannot be the faulty set of components, otherwise, if $\nu \in S_2 - S_1$, then S_2 cannot be the faulty set of components. If it is 1, then if $\nu \in S_1 - S_2$, then S_1 must be the faulty set of components, otherwise, if $\nu \in S_2 - S_1$, then S_2 must be the faulty set of components. Thus, from this test outcome, we can identify between S_1 and S_2 which is the faulty set of components, i.e., S_1 and S_2 are distinguishable.

From Lemma 1, we can find out the necessary and sufficient conditions for the diagnosability of a system. Since, none of the faulty sets can contain more than t components and the system is t/x -diagnosable when every pair of sets of possible faulty components is distinguishable, we have the following theorem.

Theorem 1: A system is t/x -diagnosable, if and only if, for every $S_1, S_2 \in \mathcal{S}$, where S is the set of components of the system, $T(S - S_1 - S_2, (S_1 - S_2) \cup (S_2 - S_1)) > x$, whenever $|S_1|, |S_2| \leq t$, where $|X|$ represents cardinality of the set X .

However, given any arbitrary system, in order to test for its t/x -diagnosability, we need not have to consider every pair S_1, S_2 , such that $|S_1|, |S_2| \leq t$ and $S_1, S_2 \in \mathcal{S}$. We shall show that consideration of every pair S_1, S_2 , such that $|S_1| = |S_2| = t$, will be sufficient. Before we prove this result, we present the following lemma (which gives a necessary condition for t/x -diagnosability) which we will need in our proof.

Lemma 2: If a system is t/x -diagnosable, then every component of the system must be tested by at least $t+x$ other components.

Proof: Let us assume on the contrary. Let ν be a component and let S_0 be the set of components testing ν , such that $|S_0| < t + x$. Form S_a, S_b , such that $S_a \cup S_b = S_0$, $S_a \cap S_b = \emptyset$ and $|S_b| \leq x$ and $|S_a| < t$. Then let $S_1 = S_a \cup \{\nu\}$ and $S_2 = S_a$. Then, $(S_1 - S_2) \cup (S_2 - S_1) = \{\nu\}$, and $T(S - S_1 - S_2, (S_1 - S_2) \cup (S_2 - S_1)) \leq x$ and $|S_1|, |S_2| \leq t$ and hence, by Theorem 1, the system is not t/x -diagnosable.

Lemma 3: If for every S_1, S_2 , such that $|S_1| = t$ and $S_1, S_2 \in \mathcal{S}$, $T(S - S_1 - S_2, (S_1 - S_2) \cup$

$(S_2 - S_1) \supset x$, then, for every S_a, S_b , such that $|S_a|, |S_b| \leq t$ and $S_a, S_b \subset S$, $T(S - S_a - S_b, (S_a - S_b) \cup (S_b - S_a)) \supset x$.

Proof: We will have to consider three cases.

Case I: $S_a \subset S_b$. Consider any $v \in S_b - S_a$. Since v is tested by at least $t+x$ components of which maximum $t-1$ components may belong to S_b , there are at least $x+1$ components in $S - S_b$ which test v . Now, because $S_a \subset S_b$, $S - S_a - S_b = S - S_b$ and $(S_a - S_b) \cup (S_b - S_a) = S_b - S_a$ and $v \in S_b - S_a$, $T(S - S_a - S_b, (S_a - S_b) \cup (S_b - S_a)) \geq x + 1$. Hence Theorem 1 is satisfied for all S_a, S_b whenever $S_a \subset S_b$, $|S_b| \leq t$ and Lemma 2 is satisfied.

Case II. $S_a \not\subset S_b$ and $|S_a| < |S_b|$. Let $S_c \subset S_b - S_a$ such that $|S_c \cup S_a| = |S_b|$. Form $S_a^1 = S_c \cup S_a$. Let $S_d \subset S - S_a^1 - S_b$, such that $|S_d| + |S_b| = t$. Form $S_{a1} = S_a^1 \cup S_d$ and $S_{b1} = S_b \cup S_d$. Then each of S_{a1} and S_{b1} has t elements and $(S_a - S_b) \cup (S_b - S_a) \supset (S_{a1} - S_{b1}) \cup (S_{b1} - S_{a1})$ and $S - S_a - S_b \supset S - S_{a1} - S_{b1}$. But $T(S - S_{a1} - S_{b1}, (S_{a1} - S_{b1}) \cup (S_{b1} - S_{a1})) \supset x$ as $|S_{a1}| = |S_{b1}| = t$, hence $T(S - S_a - S_b, (S_a - S_b) \cup (S_b - S_a)) \supset x$ holds good.

Case III. $|S_a| = |S_b|$. Using the same argument as in Case II and using S_a instead of S_a^1 , we will have $T(S - S_a - S_b, (S_a - S_b) \cup (S_b - S_a)) \supset x$.

According to Lemma 3, we should check whether the condition given by Theorem 1 is satisfied only for all S_1, S_2 such that $|S_1| = |S_2| = t$, in order that the system is t/x -diagnosable. Combining Lemma 3 and Theorem 1 we can specify the necessary and sufficient condition for a system to be t/x -diagnosable as follows.

Theorem 2: A system is t/x -diagnosable if and only if, for all S_1, S_2 , such that $|S_1| = |S_2| = t$, and $S_1, S_2 \subset S$

$$T(S - S_1 - S_2, (S_1 - S_2) \cup (S_2 - S_1)) \supset x.$$

Testing for $t[x]$ -diagnosability

If some of the components of a system may fail intermittently, the diagnosis of the faulty components becomes quite complicated because an intermittently failing component may pass a test from a fault-free component. The diagnosis of faulty components from the syndrome in presence of intermittent failures was studied^{5,6} assuming an upper bound on the number of intermittently

faulty components and all syndromes to be compatible with permanent fault situation (i.e., can be produced by some permanent fault situation). The identification of the faulty components from the syndrome when the number of 0^1 outcomes does not exceed some quantity x and the number of faulty components does not exceed some quantity t will be discussed in this section. For diagnosis purpose, however, 0^1 behaves exactly as 0, i.e., when the faulty components are identified from the syndrome the outcomes are either pass (0) or fail (1).

In order that the faulty components can be uniquely identified from the syndrome, when some of the faulty components may fail intermittently, i.e., some of the test outcomes may be 0^1 , there should not exist two distinct subsets S_1 and S_2 of S such that when S_1 and S_2 are the sets of faulty components, there exist two syndromes produced by them respectively which are identical when in each syndrome each 0^1 is replaced by a 0 and the number of 0^1 in each syndrome does not exceed x . We will refer a pair of sets (S_1, S_2) , such that $S_1, S_2 \subset S$ and $|S_1|, |S_2| \leq t$, as an indistinguishable pair, if each produces a syndrome, which are identical as each 0^1 is replaced by a 0. Hence, a system is $t[x]$ -diagnosable if every pair (S_1, S_2) as above is a distinguishable pair with no more than x outcomes as 0^1 in each of them.

Lemma 4: (S_1, S_2) is a distinguishable pair, if and only if, either of the following conditions is satisfied.

- (i) $T(S - S_1 - S_2, S_1 - S_2) \supset x$
- (ii) $T(S - S_1 - S_2, S_2 - S_1) \supset x$

Proof: Necessity: Suppose neither of the two conditions is satisfied. Let S_a be the smallest subset of such that $T(S - S_1 - S_2, S_1 - S_2) = T(S - S_1 - S_2, S_a)$, i.e., S_a contains all those components of $S_1 - S_2$ which are tested by components from $S - S_1 - S_2$. Similarly, let S_b be the smallest subset of $S_2 - S_1$, such that $T(S - S_1 - S_2, S_2 - S_1) = T(S - S_1 - S_2, S_b)$. Let $S_{ax} = S_1 - S_a$ and $S_{bx} = S_2 - S_b$. Consider a syndrome as follows:

- (a) An outcome 0^1 for each component of S_a tested by components from $S - S_1 - S_2$.
- (b) An outcome 1 for each component of S_{ax} tested by components from $S - S_1 - S_2$, and for each component of S_1 tested by components from $S_2 - S_1$ and for each component of S_2 tested by components from $S_1 - S_2$.
- (c) An outcome 0 for each component of $S - S_2$ tested by components from $S - S_2$ and for each component of $S - S_1$ tested by components from

$S - S_1$, except for the outcomes given by (a) above.
 (d) The remaining outcomes are arbitrary.

Consider another syndrome constructed exactly in the same manner as in the four steps above using S_b in place of S_a and S_{bx} in place of S_{ax} and the arbitrary outcomes given by step (d) are identical. As neither of the two conditions are satisfied, both the two syndromes will have less than $x \cdot 0^1$'s. The two syndromes are identical when in each syndrome each 0^1 is replaced by a 0 and these two syndromes are possible syndromes when S_1 and S_2 are respectively the sets of faulty components. Hence, (S_1, S_2) is an indistinguishable pair.

Sufficiency: If condition (i) is satisfied, there exists at least some $\alpha, \beta \in S_1 - S_2$, such that the outcome of α tested by some component from $S - S_1 - S_2$ is not 0^1 . When S_1 is the set of faulty components, this outcome must be 1 in all the syndromes, none of which is identical to the syndromes produced when S_2 is the set of faulty components, as under that fault condition, this outcome would have been 0 in all the syndromes. Hence, S_1 and S_2 is a distinguishable pair. Using the identical argument and interchanging the roles of S_1 and S_2 , it may be observed that S_1 and S_2 is a distinguishable pair whenever the condition (ii) is satisfied. This completes the proof.
 From Lemma 4, we can formulate the necessary and sufficient conditions for $t[x]$ -diagnosability of a system as follows.

Theorem 3: A system is $t[x]$ -diagnosable, if and only if, for all S_1, S_2 , such that $|S_1|, |S_2| \leq t$ and $S_1, S_2 \subset S$, either of the following conditions is satisfied.

- (i) $T(S - S_1 - S_2, S_1 - S_2) \geq x$
- (ii) $T(S - S_1 - S_2, S_2 - S_1) \geq x$

Corollary: If a system is $t[x]$ -diagnosable, it is $t[x]$ -diagnosable.

However, given any system, we need not test the validity of Theorem 3 to test for $t[x]$ -diagnosability for all S_1, S_2 , such that, $|S_1|, |S_2| \leq t$. It can be shown that testing the validity of the conditions in Theorem 3 for all S_1, S_2 such that $|S_1| = |S_2| = t$ will be sufficient for the $t[x]$ -diagnosability of a system.

Lemma 5: If a system is $t[x]$ -diagnosable, then every component of the system must be tested by at least $t \cdot x$ other components.

Proof: The proof is very similar to that of Lemma 2. Referring to the proof of Lemma 2, it may be observed that, for S_1 , and S_2 defined there,

$S_1 - S_2 = \{v\}$, $S_2 - S_1 = \emptyset$ and $T(S - S_1 - S_2, S_1 - S_2) \leq x$. Thus Lemma 5 follows.

Lemma 6: If for every S_1, S_2 , such that $|S_1| = |S_2| = t$, and $S_1, S_2 \subset S$, either of the conditions of Theorem 3 is satisfied, then for all S_a, S_b such that $|S_a|, |S_b| \leq t$ and $S_a, S_b \subset S$, either of the conditions of Theorem 3 is satisfied.

Proof: We will have to consider three cases.

Case I: $S_a \subset S_b$. Proof is similar to that of Case I of Lemma 3. In this case, $S_a - S_b = \emptyset$ and arguing exactly as in Case I of Lemma 3, it can be shown that $T(S - S_a - S_b, S_b - S_a) \geq x + 1$, i.e., at least one of the conditions of Theorem 3 is satisfied by S_a, S_b .

Case II: $S_a \not\subset S_b$ and $|S_a| < |S_b|$. In this case also arguing exactly as in Case II of Lemma 3, it may be observed that,

$S_{a1} - S_{b1} = S_a - S_b$ and $S_b - S_a \supset S_{b1} - S_{a1}$, where S_{a1}, S_{b1} are formed as it was done there. Moreover, $S - S_a - S_b \supset S - S_{a1} - S_{b1}$ and $|S_{a1}| = |S_{b1}| = t$. Thus, if either of the conditions of Theorem 3 is satisfied with S_{a1}, S_{b1} , it will be satisfied for S_a, S_b also.

Case III: $|S_a| = |S_b|$. Using the same argument as in Case II and using S_a instead of S_{a1} , we will have either of the conditions of Theorem 3 satisfied for S_a, S_b also.

Combining the results of Lemma 6 and Theorem 4, we can specify the necessary and sufficient conditions for $t[x]$ -diagnosability as follows.

Theorem 4: A system is $t[x]$ -diagnosable if and only if for all S_1, S_2 , such that $|S_1| = |S_2| = t$ and $S_1, S_2 \subset S$, either of the following conditions is satisfied.

- (i) $T(S - S_1 - S_2, S_1 - S_2) \geq x$
- (ii) $T(S - S_1 - S_2, S_2 - S_1) \geq x$.

Discussion

Necessary and sufficient conditions for the diagnosability of a system with multivalued test outcomes have been presented in this paper. Multivalued test outcomes arise because of either missing values of test result or because of intermittent failure of components. Earlier results in connection with this problem concern with systems in which no two components test each other. A general solution of the problem for any arbitrary system has been presented in this paper.

References

- [1] J. T. Butler, "Properties of three-valued system diagnosis," Proc. 11th International Symposium on Multiple Valued Logic, Oklahoma City, Oklahoma, 1981, pp. 85-89.
- [2] F. P. Preparata, G. Metze and R. T. Chien, "On the connection assignment problem of diagnosable system," IEEE Trans. Electronic Computers, Vol. EC-16, pp. 848-854, 1967.
- [3] J. T. Butler, "A three-valued system diagnosis model which accommodates intermittent faulty processors," Submitted to 13th International Symposium on Multiple Valued Logic, Kyoto, Japan, 1983.
- [4] S. Mallela and G. M. Masson, "Diagnosis without repair for hybrid fault situation," IEEE Trans. Computers, Vol. C-29, pp. 461-470, 1980.
- [5] S. Mallela and G. M. Masson, "Diagnosable systems for intermittent faults," IEEE Trans. Computers, Vol. C-27, pp. 560-566, 1978.
- [6] A. Sen Gupta, A. Sen and S. Bandyopadhyay, "On system diagnosis in presence of intermittent faults," Submitted to IEEE Trans. Computers.

A METHOD OF TEST GENERATION
FOR VERIFICATION OF WIRING CORRECTNESS

Krzysztof Bucholc

Technical University of Poznan, Regional
Computer Center, 60-965 Poznan, Poland

AD P 002376

Abstract

The paper presents a method of test generation for any multiterminal wiring network, such as printed circuit board, computer backpanel wiring etc. The method is based on the minimization of the test generated by examining the correct network with computer-controlled tester. Three-valued algebra was used. In comparison with more straightforward algorithm based on the adjacency matrix, lower space complexity has been achieved - $O(n)$ rather than $O(n^2)$.

Introduction

In comparison with subassembly testing, wiring testing is based on a very simple class of fault types. It involves shorts and opens.

If we call the set of terminals connected together a cluster, then the wiring testing can be defined as a process which determines the presence of connection between any pair of terminals in a cluster and the absence of shorts between any pair of terminals from two different clusters. The number of terminals in computer backpanel wiring network implies the importance of the problem. For the same reason low time and space complexity of test generation and testing algorithms is very important.

The test for a wiring network can be presented in form of a sequence of triplets (p,k,v) where p,k are labels of the terminals and value of v indicates presence or absence of connection between p and k in correct network - 1 and 0, respectively.

A convenient way to obtain the test is to generate it automatically from the correct network. The most straightforward algorithm is as follows: Each pair of terminals is checked for connection. Labels of the terminals and the result of this elementary test are stored. The sequence of all $n(n-1)/2$ triplets is the required test.

The test obtained in this way is highly redundant. Minimization can essentially reduce the volume of required storage and test execution time.

Test minimization - introduction

Let us denote the number of terminals in the network by n , the number of clusters by q and the number of single terminals by p . Testing for shorts requires^{1,2}

$$T_s = q(q-1)/2$$

tests.
Testing for opens requires²

$$T_o = n - q$$

tests.
The total number of tests is

$$T = T_s + T_o = q(q-1)/2 + n - q$$

The non-minimized test set consists of

$$G = n(n-1)/2$$

elementary tests. The number of redundant elementary tests is equal to

$$R = G - T = n(n-3)/2 - q(q-3)/2$$

Except for the network consisting of single terminals $q < n$ and $R > 0$

Example 1

Let us consider the network shown in Fig. 1.




Fig. 1. Considered network

Tests $(1,4,1)$, $(4,6,1)$, $(2,5,1)$ check connection between pairs of terminals which must be connected. Tests $(1,2,0)$,

(1,3,0), (1,7,0), (2,3,0), (2,7,0), (3,7,0) check the absence of connection between terminals from two different clusters (cluster may consist of only one terminal). The 9 elementary tests, out of 21 possible, constitute the minimal test for this network.

Very often single terminals i.e. clusters consisting of only one terminal are of no practical importance and may be not included in the test. It leads to a further minimization.

Testing for shorts in this case requires

$$T_s = (q-p)(q-p-1)/2 \quad \text{tests.}$$

Testing for opens requires

$$T_o = T_n = n - q \quad \text{tests.}$$

The total number of tests is

$$T = (q-p)(q-p-1)/2 + n - q$$

and the number of redundant tests

$$R = G - T = n(n-3)/2 - q(q-3)/2 - p(p+1)/2 + pq$$

Example 2

For the network shown in Fig. 1 four elementary tests (1,2,0), (1,4,1), (4,6,1), (2,5,1) suffice, when single terminals are excluded.

Example 3

The number of tests before minimization G and after minimization T and the percentage of redundant tests, for a few backpanel networks, are listed in Table 1.

Table 1

n	q	p	G	T	$\frac{G-T}{G}$ %
3927	1853	1157	7708701	243934	96.8
4125	2527	1208	8505750	870819	89.8
924	825	765	426426	1770	99.6

The method of test minimization

To detect shorts it is sufficient to check connection between selected terminals - one from each cluster. Similarly to detect opens between terminals which belong to the same cluster c-1 tests, out of c(c-1)/2 possible, suffice, where c is the number of terminals in the cluster.

Let us choose one terminal from each cluster, except for single terminals, and mark it. To detect all opens in the cluster it is sufficient to execute tests comprising the marked terminal. There are c-1 such tests. To detect shorts between multi-terminal clusters, checking connection between marked terminals is sufficient.

The generation of a minimal test set is performed in two stages. At the beginning all possible two-terminal tests are executed. Results are stored. Simultaneously the set of terminals is split into three subsets - single terminals, marked terminals and ordinary terminals (terminals which belong to the cluster consisting of at least two terminals and are not marked). To each terminal is assigned a variable which value indicates the state of the terminal (the group to which the terminal belongs). The codifying is as follows:

0 - ordinary terminal in a multiterminal cluster,

1 - single terminal,

2 - marked terminal.

In the second stage the test is minimized.

Definition 1. Operation P

Let us denote the set of all terminals by K, and the set of test results by V; $V = \{0,1\}$, where 1 means connection, 0 absence of connection. With every terminal there is associated a variable denoted s(k), where $k \in K$, which takes values 0, 1 or 2.

We shall define the operation P as a mapping

$$(\forall, s(p), s(q)) \rightarrow (s(p), s(q))$$

where $\forall \in V$, $p, q \in K$, and

$$s(p) = s(p) \quad \text{if } \forall = 0$$

$$s(p) = f_1(s(p), s(q)) \quad \text{if } \forall = 1$$

$$s(q) = s(q) \quad \text{if } \forall = 0$$

$$s(q) = f_2(s(p), s(q)) \quad \text{if } \forall = 1$$

Functions f_1 and f_2 of three-valued variables are defined in Table 2 and Table 3 respectively.

Table 2

x_1	x_2	$f_1(x_1, x_2)$
0	0	0
0	1	0
0	2	0
1	0	1
1	1	2
1	2	0
2	0	2
2	1	2
2	2	2

Table 3

x_1	x_2	$f_2(x_1, x_2)$
0	0	0
0	1	1
0	2	2
1	0	0
1	1	0
1	2	2
2	0	0
2	1	0
2	2	0

Algorithm 1. Determining the state of terminal

1. Assign to every terminal state 1.
2. To every pair of terminals apply P operation.

Theorem 1

After accomplishing algorithm 1, the state of each single terminal is equal to 1.

Proof

For a single terminal, result of every elementary test is 0 - no connection. For $v=0$ P operation does not change states of terminals. As at the beginning all terminals received state 1, after accomplishing of algorithm 1 the state of single terminal remains equal to 1.

Theorem 2

After accomplishing algorithm 1, exactly one terminal in every multiterminal cluster has state 2, states of other terminals in this cluster are 0.

Proof

First we shall prove that in every multiterminal cluster there exists at least one terminal which state is 2.

Let us consider one cluster. In the beginning the states of all terminals are 1. The first P operation applied to this cluster creates states 2 and 0 /by Def.1/ Once created state 2 cannot cease to exist - there is no such P operation, that if $v=1$ and at least one argument is 2, the resulting states both differ from 2.

Now we shall prove that there is exactly one such terminal. Let us assume that there are two such terminals. It implies that neither of them has been in state 0 at any stage of algorithm 1 execution. /This comes straight from Def. 1 - there is no operation which changes state 0 into another state./ This leads to the conclusion that P operation has not been applied to the considered pair of terminals - if $v=1$ there is no such P operation that states of both terminals after the operation differ from 0. This contradicts our assumption that P is applied to every pair of terminals.

Finally we shall prove that none of the terminals is in state 1. Let us assume that there is a terminal which state is 1. The state of terminal after P operation remains equal to 1 if and only if the state of the other terminal is 0 /see tables 2 and 3/. As the P operation is applied to every pair of the terminals, our assumption implies that the states of all terminals, except for the terminal under consideration, are equal to 0. It contradicts the previous conclusion that there is at least one terminal which state is equal to 2.

At the stage of minimization, some tests are selected to obtain the minimal set of tests. Let us denote this set by M.

Algorithm 2. Test minimization

1. Take the first stored test.
2. If test result v equals to 0 and states of considered pair of terminals are equal to 1 or 2, then include the test in M. If $v=1$, the state of one terminal is 2 and the state of the other terminal is 0, then include the test in M. In all other cases do not include the test in M.
3. If not end of file, take the next test and go to 2.

If single terminals are not to be tested, only tests in which both terminals are in state 2 are taken when $v=0$.

These rules are also presented in another form in tables 4 and 5. Table 4 refers to the case when single terminals are to be tested. Tests which belong to the minimal set of tests are designated with "+". Combinations which do not appear in practice are marked "N". Table 5 is used when single terminals are not tested.

Table 4

v	s	p	s	q
0	0		0	
0	0		1	
0	0		2	
0	1		0	
0	1		1	+
0	1		2	+
0	2		0	
0	2		1	+
0	2		2	+
1	0		0	
1	0		1	N
1	0		2	+
1	1		0	N
1	1		1	N
1	1		2	N
1	2		0	+
1	2		1	N
1	2		2	N

Table 5

v	s	p	s	q
0	0		0	
0	0		1	
0	0		2	
0	1		0	
0	1		1	
0	1		2	
0	2		0	
0	2		1	
0	2		2	+
1	0		0	
1	0		1	N
1	0		2	+
1	1		0	N
1	1		1	N
1	1		2	N
1	2		0	+
1	2		1	N
1	2		2	N

The whole process of test generation is illustrated in Example 4.

Example 4

Let us consider the network shown in Fig. 1. We shall trace the whole process of test generation. In the beginning the states of all terminals are 1 /see Table 6/ In the first stage, for each pair of terminals we execute elementary test and apply P operation. Test results are shown in Table 6. If the test result is 1 /presence of connection/ the operation P can change the states of considered pair of terminals. In this case the states of all terminals are shown in Table 6.

In the second stage we minimise the test. If single terminals are to be tested we select tests according to Table 4, otherwise we use Table 5. Final results are as follows:

Test set comprising single terminals:
 (1,2,0), (1,3,0), (1,4,1), (1,6,1),
 (1,7,0), (2,3,0), (2,5,1), (2,7,0),
 (3,7,0).

Test set if single terminals are not to be tested: (1,2,0), (1,4,1), (1,6,1), (2,5,1).

RAM is required, what leads to the space complexity of $O(n^2)$.

In both cases large sequential access memory is required. The volume of required storage is much smaller if at the first stage test results are not stored. In this case, at the second stage all the elementary tests must be executed once more.

References

1. Kautz W.H., Testing for Faults in Wiring Networks, IEEE Trans. on Comput., C-23,4, pp. 358-363.
2. Bucholc K., Rajski J., Testing algorithms for large wiring networks, Proc. of 3rd Intern. Conf. on Fault-Tolerant Systems and Diagnostics PTSD-80, Katowice 1980, pp. 91-96.
3. Aho A.V., Hopcroft J.E., Ullman J.D., The Design and Analysis of Computer Algorithms, Addison Wesley, Reading Mass., 1974.

Table 6

Test			Terminal state						
p	q	v	1	2	3	4	5	6	7
1	2	0	1	1	1	1	1	1	1
1	3	0							
1	4	1	2	1	1	0	1	1	1
1	5	0							
1	6	1	2	1	1	0	1	0	1
1	7	0							
2	3	0							
2	4	0							
2	5	1	2	2	1	0	0	0	1
2	6	0							
2	7	0							
3	4	0							
3	5	0							
3	6	0							
3	7	0							
4	5	0							
4	6	1							
4	7	0							
5	6	0							
5	7	0							
6	7	0							
			2	2	1	0	0	0	1

Conclusions

A method of test generation for verification of wiring correctness has been described. The algorithm requires 2 bits of random access memory per terminal. It gives the space complexity $O(n)$. For more straightforward algorithm, based on the adjacency matrix, $n(n-1)/2$ bits of

Session 8B
Logic Design III

AD P 002377

AUTOMATED DESIGN OF COMBINATIONAL NETWORKS UNDER SPECIFIC CONSTRAINTS: A THEOREM PROVING APPROACH[†]

Waldo C. Kabat
Northwestern University[‡]
Evanston, Illinois 60201

ABSTRACT

An automated theorem proving system is seen as a viable addition to the set of traditional design automation tools. The automated design of combinational network for an arbitrary switching function can be performed using theorem proving techniques. Additional constraints such as modularity, design under the requirements of a particular technology, and the fault tolerant logic design can be imposed upon the design.

Index Terms - Logic design, automated theorem proving, multi-valued logic, design automation.

I. INTRODUCTION

The modern logic design is a task of high complexity and inevitably involves the automation of the design process. The use of a theorem proving system may be a valuable addition to traditional automation tools. The method for an automated synthesis of combinational logic that was presented in [13,14], is based entirely on theorem proving techniques, and can be used to perform design in any multi-valued system (including binary) using an arbitrary, functionally set of connectives. What was not shown, however, is that the method easily extends to the design under a variety of constraints. For instance, constraints such as modularity, design under requirements of a particular technology, and the consideration of the fault tolerant design via internal redundancy with complementary logic, can be imposed.

As building blocks grow more complex and highly functional [10,17,22,27], and high level logic primitives are used to simplify both circuit modeling and test generation [3,4], the formalism of modular design needs to be developed.

[†] This work was supported in part by the National Science Foundation under Grant MCS 79-01889A01 and in part by the Applied Mathematical Sciences Research Program of the Office of Energy Research of the U.S. Department of Energy under Contract W-31-109-Eng-38.

[‡] The major part of this work was performed while the author was with the Illinois Institute of Technology.

ped. Section 2.2 presents the theorem proving approach to the problem.

Rapidly evolving technologies (e.g., CMOS, NMOS, Bipolar etc.) require that the design tools can either effectively accommodate new technology design rules or have some measure of technology independence. Ultimately, the rule generation process should be formalized to bridge different and changing technologies such that the design integrity be improved and manual rule generation eliminated. Section 2.3 shows that the use of a theorem proving system in the design process offers some answers to these issues. The I^2L technology is used as an example to illustrate the approach. Both, an accommodation of new design rules and a technology independence may be possible. Moreover, the presented approach consists of a totally general solution for an arbitrary switching function that is to be implemented in I^2L .

The internal redundancy with complementary logic is one of the standard VLSI techniques employed to achieve a fault tolerant characteristic of the system [24]. An extension of this, essentially, binary technique to an arbitrary, multi-valued case, is presented in Section 2.4 using theorem proving techniques.

All experiments that are presented in this paper were performed on the general purpose, first-order logic, resolution based theorem proving system [18,25]. Finally, it is assumed that the reader understands basic concepts of theorem proving.

II. AUTOMATED DESIGN UNDER SPECIFIC CONSTRAINTS.

In [13,14] we presented an approach to automation

of the design of combinational logic. The heuristic method that was shown consists of a theorem proving implementation of a systematic, uniform procedure for the synthesis of an arbitrary switching function. Any multi-valued (including binary) function can be synthesized in a top-down fashion using the functional blocks of the designer's choice. Brief description of the method is included here to make the presentation self-contained.

2.1 The Method for Automated Synthesis of Combinational Logic.

The method is based on the axiomatization of the logic design environment, that is the logic system, the logic connectives, and the rules for obtaining an acceptable solution [29,30]. The steps of the method are: input of the function truth table or tables corresponding to all permutations of input variables, derivation of a canonical circuit structure using desired building blocks, simplification of the obtained circuit structure using the properties of the blocks and final circuit synthesis. Figure 1 illustrates the process of an automated synthesis of the logic circuit on the example of one trit of 2x2 Ternary Multiplier:

In step 1 a function is presented to the theorem prover as a target clause which is a one to one mapping from a function truth table to the clause form. Note that the function $T(V,X0,X1,X2)$ represents a collection of entries from the truth table corresponding to the range of the ternary variable V , and functions $MULT$ and $TRITO$ denote the multiplier and the least significant trit of the product, respectively. Optionally, if the "best" logic circuit is of concern, remaining input target clauses corresponding to all permutations of input variables of the function can be generated.

Step 2 results in the derivation of a canonical circuit structure for the function in question. The circuit structure is called canonical because it represents the canonical form of a switching function, and is derived using a building block of the designer's choice; example dual 4-input multiplexer as shown in Figure 1.

The simplification of the target clause representing a canonical circuit structure occurs in step 3. Simplification is performed by rudimentary simplifiers, that is, demodulators corresponding to the basic properties of a chosen building block. As a result the fully simplified target clause is generated. It can be shown

[15] that there is mathematical relationship between the demodulation simplification process and the rules for simplifying switching expressions.

The last step results in the final circuit synthesis, or the derivation of an empty clause. The "best" clause is selected based on its weight attribute. Intuitively, the lightest clause is the one which resulted from a massive application of simplifiers and, indeed, is selected for further synthesis. The synthesis algorithm, described in [30], provides for the recovering of a circuit structure from the trace of the proof from the empty clause to the input target clause.

Demodulation [31] is a primary theorem proving technique which performs the steps of the method. It is used in two capacities: as simplification and as canonicalization. Hyperresolution is used as a chief inference rule because it can produce powerful inferences in a single step. The general strategy is that of Set-of-Support [5,32] which restricts the inferences to those which are relevant to the synthesis of the function. Furthermore, it is coupled with demodulation to reduce the number of clauses that the theorem prover retains during its search for a proof.

It is seldom a case that just a simple logic structure is being sought in the design. Additional constraints, such as modularity, testability, maintainability, technology dependence, fault tolerance, and others, are often imposed upon the design. For the design to be stable, small modifications of system function must result in small modifications of the design. For the design procedure to be stable, small modifications of the design specification should result in small modifications or no modifications of the procedure. It is important that the imposition of additional constraints on the design should leave the method for logic synthesis stable. Modular design, technology dependent design, and consideration of the fault tolerant logic design are further discussed in the following sections.

2.2 Modular design.

Recent projections [17,22,27] indicate that future building blocks will definitely be more complex and highly

functional. It is also conceivable that high level primitive logic elements are to simplify both circuit modeling and test generation [3,4]. Taking the above into consideration, one must find a formalism different than, for instance, that of Boolean and Post algebras. Although powerful and well developed, algebraic descriptions become of less benefit as the level of abstraction of the system design increases. At the logic design level, the formalisms should appear as structures and rules rather than mathematical constructs [28]. The set of well defined structures and rules for interconnecting them helps to establish systematic procedures for logic design. A well defined structure can be a building block or a module which the designer selected, and the structure interconnection rules can be rules of module interconnections. Dependent upon no particular technology, a module, or a set of modules, which is functionally complete is used in the course of a flexible, disciplined and correct design process.

The method for the synthesis of combinational logic that was described in [13,14] is based on the properties of a predefined building block. The building blocks used were the general multi-valued T-gate and the multi-valued multiplexer, Figure 2 a) and b), respectively. The multiplexer is a standard component in commercial digital design and is used further to illustrate our approach. Since we are concerned with the formalism of modular design for an arbitrary m -variable, R -ary switching function, the " m -ary R^m -input R -ary" multiplexer will be used as a module in the design. The explanation of this terminology follows. Also, if one is to be bound by the requirement of a specific technology, the multiplexer is a known building block which can be implemented to perform in different logic systems. R^2L technology is a good example here, and is discussed in the next section.

Different types of multiplexers can be defined based

on the logic system in which the multiplexer is to perform. Variations occur, for example, in the types of control inputs available (double-rail or single rail), and in the interconnections between terminals and other multiplexers. The most general form of the MUX is defined by the triple $\Omega = (\mathbf{X}, \mathbf{V}, \text{OUT})$, where $\mathbf{X} = \{X_1, \dots, X_{R^m}\}$ is a set of R -valued MUX inputs, $\mathbf{V} = \{V_1, \dots, V_m\}$ is a set of R -valued control inputs, and $\text{OUT} = \{0, 1, \dots, U\}$ is an R -valued MUX output. Furthermore, any control signal and any input are bound by $V_i \in \{0, 1, \dots, U\}$ and $X_j \in \{0, 1, \dots, U, V_i, -V_i, RF, \text{OUT}\}$, respectively. Thus, any legitimate constant, a double rail control variable, V_i , a residue function, RF , or an output of another multiplexer are accepted as inputs. The residue function is a trivial function, such as an arithmetic plus. The relation between Radix and Unit is: $U = R - 1$. A pictorial representation of the Ω is shown in Figure 2 b).

To show how the multiplexer module and its interconnection rules are implemented using theorem proving techniques, let us consider the standard 4-input binary multiplexer. The formal definition and corresponding graphical symbol are shown in Figure 3 a). The decomposition axiom (Figure 3 b), not only reflects the structure of the MUX, it also embeds additional information by means of functions and function variables which are used. Whenever used, the axiom (formula) is interpreted and its interpretation carries a structure and an assignment of values to functions and function variables of the formula. The structure of the MUX as a logic device is reflected in the structure of the formula. As written, Figure 3 b), the formula for the MUX has four inputs, X_0, X_1, X_2, X_3 , the selection part, $\text{SEL}(V_1, V_2)$, connected to the device MUX, and the $\text{MUX}(\text{SEL}(\cdot))$ as an output. The MUX structure consisting of the inputs, selection part and output is constructible which is stated by the predicate $\text{CKT}(\text{MUX}(\text{SEL}(\cdot)))$. The MUX decomposition axiom is written in the clause form and represents the following implication.

$CKT(SEL(V1,V2)) \cap CKT(X0) \cap CKT(X1) \cap CKT(X2) \cap$
 $CKT(MUX(SEL(V1,V2),X0,X1,X2,X3))$.

To say it differently, given the elements of the MUX, the construction of the MUX itself is imminent

To be a part of a logic network, the MUX must conform to its specification, for instance, permitted input and output signals are 0 and 1. The adherence to the specification is enforced by the assignment of values to functions and function variables of the MUX formula. The X_i variable denotes the situation in which any well defined input can be accepted. The V_j variable (an argument of SEL) and the output $MUX(SEL(),)$ have their scopes determined by the assignment of the formula as well. An assignment changes from the initial one as stated in the input target clause, through the intermediate ones corresponding to the transformations of the target clause, to the final assignment as determined in the fully simplified clause. Transformations that occur in the course of a proof are caused by subsequent resolutions and demodulation on any intermediate target clause. Any change in the assignment that might result during a resolution, for instance, caused by unification, conforms to the MUX specification. Both as simplification and canonicalization, demodulation causes a well defined, finite transformation of any given clause; and by choosing a specific set of demodulators, one has full control over possible changes made to the assignment. For the 4-input binary MUX, this set of demodulators-simplifiers is shown in Figure 3 c).

Module interconnections are taken care of in the following way. The input target clause represents a one to one mapping from the function truth table to the clause form. It is transformed into the structure which represents a canonical logic circuit for the function, using the dual 4-input MUX. A canonical logic circuit is a legal interconnection of modules which is simplified using properties of the module.

Therefore the simplification is performed according to the rules of module interconnections. A fully simplified target clause is decomposed using the decomposition clause for the module, Figure 3 a), again adhering to the rules for module interconnections.

In the example of the Seven-Segment Display binary function [1], Figure 4 a), the target clause representing a canonical circuit structure, shown in Figure 4 b), is demodulated to the clause in Figure 4 c). As can be seen, no rule for the scope of input variables, control variables, or rules for module interconnections were violated. Another example is that of the ternary 9-input multiplexer, as defined in Figure 5 a-c), and used in the design of the logic circuit for a 2x2 Ternary Multiplier, Figure 6 a). The target clause representing a canonical circuit for the 2x2 Ternary Multiplier as shown in Figure 6 b), is demodulated to the clause in Figure 6 c). Modular logic circuits for the Seven-Segment Display and for the 2x2 Ternary Multiplier functions that were obtained by the theorem prover, are shown in Figures 4 d) and 6 d), respectively.

It can be seen that using the formalism of a modular design, an arbitrary m -variable, R -ary function can be synthesized.

2.3 Design under Technology Requirements.

So, we have just completed the synthesis of a function given a required building block, and we would like to know if it can be implemented under requirements of a particular technology. To begin with, one must decide on the selection of technology. The choice is influenced by the current availability of multi-valued circuits that were developed for this technology. Multi-valued circuits developed over the last decade can be grouped into three major classes [8,28]: the Bipolar current mode circuits which comprise P^2L and ECL quaternary logic, the unipolar

voltage mode circuits including NMOS and MESFET ternary logic, and the charge-coupled quaternary logic. By far the first class is best understood. It adopts many techniques of the current mode of signal processing and is general as well as flexible, for it stems from the synthesis of threshold logic. It is not limited to any specific radix; but for practical reasons, only binary, ternary, and quaternary logic circuits have been designed so far. The second class is practically confined to ternary logic, while the third one, although initially successful, is not economically viable as yet. Therefore we will use as an example I^2L technology.

Until now, the most comprehensive approach to the design of multi-valued I^2L logic circuits was due to McCluskey [19,20,21]. It is conceded there that the algebraic system geared to I^2L technology, and the set of operators which are implied by the system and selected based on a judicious study of already designed circuits, are responsible for the efficient designs of multi-valued combinational logic that have been obtained. The design procedure relies on the modified Karnaugh map, Q-Map, and the universal quad gate. A slightly modified version of this approach was implemented on the automated theorem proving system [29].

While the Karnaugh map approach of McCluskey can be seen to be of historical significance, the theorem proving approach looks more promising when weighted against the complexity of today's systems. This is especially so given the recent interest in nonstandard logic. Due to the observation made by VLSI designers on the role of circuit minimization in large binary logic designs [11], multi-valued logic building blocks may be seen to provide a means to limit the scope over which circuit minimization must range. Such blocks of locally optimized, general purpose logic could reduce the interconnection burden. Since, on the average, 70% of the chip area is consumed by wiring, while the remainder is occupied by active devices and by passive isolation

[8], one can easily see why this is of great interest to the logic designer.

Our method for the design of I^2L combinational logic consists of a two phase process

- 1) Function synthesis using a given building block
- 2) End optimization at the unary block level

The first phase is performed using techniques of the method for automated synthesis of combinational logic [14,15], and in the end, corresponds to the cascading of I^2L building blocks. The second one performs the local optimization of the logic remnants from the first phase

I^2L technology can be briefly characterized as follows [6,7]: i) operation in current mode with a fixed number of current levels with each current level representing a logic level, ii) replication of current signals by means of a current-mirror as shown in Figure 7 a) with implied conversion of the source current in the base into the sink current in the collector, and with a limit on the number of replicated copies of four, iii) linear summation provided by connecting together leads carrying current mode signals, Figure 7 b), iv) an easy way of integration of constant current sources into the gate structure by means of thresholding, v) the presence of a switch, a transistor operating in normal mode and providing an infinite sink, if a positive source is applied to its base, Figure 7 c), vi) availability of a complement gate performing the operation of multi-valued negation, Figure 7 d). As will be seen from the following discussion, we adhere to the requirements of I^2L technology while both phases of the method are being carried out. Meantime, as I^2L technology continues to develop, these further developments can be incorporated into our approach.

First phase: Function Synthesis Using Given I^2L Building

Block.

Four steps of the method for the synthesis of combinational logic as described in [14,15] are to be executed during this phase. The I^2L multiplexer is a basic building block used in the process of logic synthesis. We also introduce a minor modification in the final step to ensure that the decomposition stops at the unary building block (vector) level, to be described in the sequel.

The axiom

CL $\neg I2L(X) \neg I2L(V0) \neg I2L(V1) \neg I2L(V2) \neg I2L(V3)$
 $I2L(T(X, V0, V1, V2, V3));$

where:

- I2L - predicate,
- T - quaternary T-gate function,
- X - control variable,
- V_i - placeholder for another T-gate, constant, etc.

represents the four-valued I^2L multiplexer, or a T-gate, as presented in [6], Figure 8. As a propositional formula it carries an induced interpretation, that is, it has a structure and an assignment. The structure of the formula corresponds to the structure of an I^2L quaternary multiplexer in that the X is a control variable and the V_i 's are input variables, and the ties between them are such that only one V_i is selected depending upon the value of X. It is also assumed that the additional I^2L technology considerations are taken care of, such as, a current limit of approximately four on the number of collectors that a transistor can have, reflected in the circuit for the five-valued MUX, although the corresponding axiom is not that much different from the four-valued one, Figure 9. Furthermore, the X as well as the V_i 's are only source type signals because of the way the multiplexer clause is used in the course of a proof. The assignment of values to X and V_i 's will force this to happen.

Since the multiplexer decomposition is to stop at the unary block level, the actual decomposition clause must have the following form:

CL $I2L(T(X, Y1, Y2, Y3, T(Z, V0, V1, V2, V3)))$
 $\neg I2L(X) \neg I2L(Y1) \neg I2L(Y2) \neg I2L(Y3) \neg I2L(T(Z, V0, V1, V2, V3));$
CL $I2L(T(X, Y1, Y2, T(Z, V0, V1, V2, V3), Y3))$
 $\neg I2L(X) \neg I2L(Y1) \neg I2L(Y2) \neg I2L(Y3) \neg I2L(T(Z, V0, V1, V2, V3));$
CL $I2L(T(X, Y1, T(Z, V0, V1, V2, V3), Y2, Y3))$
 $\neg I2L(X) \neg I2L(Y1) \neg I2L(Y2) \neg I2L(Y3) \neg I2L(T(Z, V0, V1, V2, V3));$
CL $I2L(T(X, T(Z, V0, V1, V2, V3), Y1, Y2, Y3))$
 $\neg I2L(X) \neg I2L(Y1) \neg I2L(Y2) \neg I2L(Y3) \neg I2L(T(Z, V0, V1, V2, V3));$

That is to say, the decomposition will proceed if and only if the term T() contains at least another term T() within itself. The corresponding logic structure is a two level one, with the bottom level being the unary block level as the decomposition comes to an end.

Let us consider the example of a Quaternary Full Adder, Figure 10. The final clause obtained in the first phase will be the following:

CL $I2L(T(D0, C1, C2, C3, C0)) I2L(T(D0, C2, C3, C0, C1))$
 $I2L(T(D0, C3, C0, C1, C2)) I2L(T(D0, C0, C0, C0, C1))$
 $I2L(T(D0, C0, C0, C1, C1)) I2L(T(D0, C0, C1, C1, C1));$

where:

- D0 - control variable,
- C_i - constant i.

The literals of this clause denote the composite unary functions. Needless to say, if one stops the synthesis at this point, the unary functions would default to be implemented using quaternary multiplexers, Figure 15 a). Otherwise, local optimization is performed as the second phase.

Second phase: End Optimization at Unary Block Level.

Having simplification carried out using the properties of a given building block, it is worthwhile to optimize the "unsynthesizable" composite functions. This is particularly true for functions which cannot be realized with a small amount of logic or for functions for which the simplification does not yield a simple logic structure. As a result, the end optimization is advocated to produce savings on the number of components, such as transistors, switches, collectors, etc., without sacrificing the regularity of the overall implementation.

The end optimization phase is implemented based on

the axiomatization of the I^2L connectives as described in [30]. Once the building blocks, here the multi-valued I^2L gates, are in place and the set of I^2L primitives are available, the optimization phase can start.

To begin with, one needs to choose the set of gates. Following McCluskey's claim of "gate-technology" suitability [21], the PLUS, INHIBIT and DIFFERENCE connectives were selected. McCluskey correctly notes that any unary function can always be realized without using the MAX connective [21]. In fact, the realization with PLUS is preferred, since it uses fewer collectors. As a result, the PLUS, INHIBIT and DIFFERENCE are the only connectives we use. The following subsection contains material on the axiomatization of the I^2L gates that was presented in [30].

Axiomatization of I^2L connectives: The input-output characteristic of every gate is represented by the matrices of equalities, as shown in Figure 11, which are nothing more than mappings from the function truth tables which a particular gate implements to its clause form. It should be noted that two types of signals are being used: source signals denoted by a constants C_i , and sink type signals denoted by a constants N_i . Furthermore, the PLUS gate accepts only source and outputs sink type signals, the INHIBIT's output, X , is shorted to the ground when the input current C_i is greater than zero, and the DIFFERENCE expresses the conversion of signals from sink to source where the sink signal is a mirror of the input source. Undefined values for some input combinations are intentionally left out so that a gate can not produce an output if these inputs occurred.

The gate behavior in the design environment is formally defined by the axioms in Figure 12. The PLUS and INHIBIT are each a two-input, one-output type of gate, and, therefore, they communicate with the outside world by means of the two input vectors, the $I2L(UBB(X0,X1,X2,X3))$

and $I2L(UBB(Y0,Y1,Y2,Y2))$ literals, and the one output vector, the $I2L(UBB(Z0,Z1,Z2,Z3))$ literal. The DIFFERENCE is a one-input, one-output type of gate, and thus it accepts an input vector, the $I2L(UBB(Y0,Y1,Y2,Y3))$ literal, and produces an output vector the $I2L(UBB(Z0,Z1,Z2,Z3))$ literal. Since the process of communication must meet the gate specifications, adherence to this specification is enforced by means of a table lookup for allowable input and output signals, via EQU literals. The table lookup is performed whenever the axiom is used, and the resolvent clause represents the permitted gate output provided the unification on the output literal and the gate specifications literals could have occurred. Successful unification is recognized when no EQU literals are present in the resolvent clause.

Lexicon of I^2L primitives: It is a typical design practice to have the set of primitive elements always available when designing complex ones. In our case the lexicon of primitive I^2L components consists of all of McCluskey's strong threshold and delta literals [21] conveniently generated by the circuit in Figure 13. The set of demodulators corresponding to these primitives is shown in Figure 14. Note that the variable X can assume any value for any allowable source type of signal. As soon as the newly generated clause contains a literal which matches any one of the primitives, it is demodulated to a harmless function, $NTH(A)$, to denote the fact that this primitive has just been used at this stage of a design. A demodulator's number indicates which primitive was used.

To continue with the example of a Quaternary Full Adder, we show the circuits for the composite unary functions of the Sum and the Carry. Outputs of these circuits are inputs to the multiplexer cascade obtained in the previous phase. Figure 15 a,b) displays the I^2L implementation of a quaternary full adder obtained by the theorem prover. As a further example, consider the three variable ternary func-

tion [16], Figure 16 a), and the one stage of a quaternary ALU [12], Figure 17 a-e). Corresponding I^2L circuits generated by the theorem prover are shown in Figure 16 b) and Figure 17 f-g).

As can be seen, the method consists of a totally general solution for an arbitrary function that is to be implemented in I^2L technology. The synthesis of a unary function is reduced to a trivial case and involves only the end optimization phase. Clear advantage of this method is the hierarchical design which can be easily modified to accommodate changes in I^2L technology and functionality. We believe that logic design in different technologies can be performed in a similar fashion using the method. However, compared with other methods for the design of I^2L circuits [6,9], our method does not generate optimal solutions.

2.4 Fault Tolerant Logic Design.

In this section we consider a theorem proving implementation of a specific technique for logic design, namely, the use of internal redundancy with "complementary logic" which is used in the design of fault-tolerant systems [2,23,24]. Our objective is to design a fault tolerant combinational network for the given function.

With the advent of VLSI it has become clear that the practice of externally duplicating logic and comparing it is neither practical nor useful [24]. The use of internal redundancy is much preferred. Duplication with complementary logic shows that identical failure states can be avoided and the design made less susceptible to bridging faults. The two outputs of the functional and complementary circuits are later compared for correctness of operation. It is important to note, that for the general case of a multi-valued system the notion of complementary logic actually refers to the logic circuit for which all control variables are negated, yet the circuit performs the original operation. The theorem prov-

ing implementation of this technique generates logic circuits for the functional and complementary combinational logic for an arbitrary switching function at the same time. Basically, four steps of the method for the synthesis of combinational logic are used. The chief modification involves the step for the function input.

Let us use a three variable ternary function, Figure 18, as an example. Note that the notion of duplication is expressed by simply repeating the function table within the encapsulating function EX (example function). Since the complementary circuit is to compute the same function value for the same combination of input variables and yet the input variables are provided in the complementary form, the corresponding function truth table needs to be prepared. The set of demodulators to perform this task for the sample function is shown in Figure 19. Demodulation is triggered by hyperresolution, LIST BACKWARD, and results in a clause containing two forms of the same function, the functional and its complement. Starting from this point, the rest of the synthesis process continues as before. The generation of all table permutations, if any, the derivation of a canonical circuit structure, the simplification and the final synthesis steps are performed simultaneously on the functional and complementary forms of the target clause. As a result, the functional and complementary logic circuits are generated. Figure 20 shows the corresponding logic circuit for the sample function. As another example, consider the ternary full adder function. Corresponding functional and complementary logic circuits generated by the theorem prover are shown in Figure 21.

III. SUMMARY AND CONCLUSIONS.

We have described how additional constraints, such as modularity, technology dependence and fault tolerant logic design can be imposed upon the design of the combi-

national network for an arbitrary switching function. The method for an automated synthesis of combinational logic [14] is used as a basis for the constrained design. The formalism of modular design of an arbitrary m -variable, R -ary switching function is demonstrated using a Universal Logic Module which provides a general logic structure, rules for structure interconnections and the structure behavior. Technology design at the transistor level is shown with the example of I^2L technology. The design process consists of two phases: 1) the function synthesis using a building block pertinent to the technology and 2) the end optimization at the block level. The method for an automated logic synthesis is good for the first phase, while the second phase involves the optimization of "unsynthesizable" composite functions by using primitives and gates inherent in the technology. I^2L primitives are McCluskey's [21] strong and delta literals. The PLUS, DIFFERENCE and INHIBIT operators are the only gates used in the second phase of a design. Fault tolerant logic design is carried out via the approach of internal redundancy with "complementary" logic. Once a complementary truth table for the given function is created, both the functional and complementary tables are inputs to the method for logic synthesis. A fault tolerant logic circuit for an arbitrary switching function, which consists of functional and complementary circuits, is generated by the method.

The results that were obtained are encouraging. The crucial test of feasibility of the approach has been demonstrated, and an indication of the practicality provided in terms of results from the theorem proving experiments, Table 1. It is expected that these early results will provide a platform for the theorem proving solutions to other problems such as a) the general layout problem, and b) the automatic test generation problem.

VI. ACKNOWLEDGEMENT

The author is grateful to Dr. Brian T. Smith, Dr. Larry Wos, Dr. Ewing Lusk, Dr. Ross Overbeek, and Steve Winker of the Applied Mathematics Division of Argonne National Laboratory for their assistance in using the AURA automated theorem proving system. Also, he wishes to thank the Applied Mathematics Division of Argonne National Laboratory for making available its excellent computing facilities. Finally, Professor Anthony S. Wojcik is thanked for the reading an early version of the manuscript.

REFERENCES

- [1] Blakeslee, T. R., *Digital Design with Standard MSI and LSI*, John Wiley and Sons, 1975.
- [2] Breuer, M. A. and Friedman A. D., *Diagnosis and Reliable Design of Digital Systems*, Computer Science Press Inc., 1976.
- [3] Breuer, M. A. and Friedman A. D., "Functional Level Primitives in Test Generation", *IEEE Trans Comput.*, vol. C-29, pp 223-235, March 1980.
- [4] Breuer, M. A., Friedman A. D. and Iosupovicz A., "A Survey of the State of the Art of Design Automation", *Computer*, pp.58-75, Oct. 1981.
- [5] Chang, C. and Lee R. C., *Symbolic Logic and Mechanical Theorem Proving*, Academic Press Inc., 1973.
- [6] Dao, T. T., "Threshold I^2L and Its Application to Binary Symmetric Functions and Multivalued Logic", *IEEE J. Solid-State Circuits*, vol. SC-12, pp.463-472, Oct. 1977.
- [7] Dao, T. T., McCluskey E. J. and Russel L. K., "Multivalued Integrated Injection Logic", *IEEE Trans. Comput.*, vol. C-26, pp.1233-1241, Dec. 1977.
- [8] Dao, T. T., "Recent Multi-Valued Circuits", *Proc. COMP-CON, Spring 81*, pp.194-203, Feb 23-26.
- [9] Davio, M. and Deschamps J-P., "Synthesis of Discrete Functions Using I^2L Technology", *IEEE Trans. Comput.*, vol. C-30, pp.653-661, Sept. 1981.
- [10] Folberth, O. G., "The Interdependence of Geometrical, Thermal, and Electrical Limitations for VLSI Logic", *IEEE J. Solid-State Circuits*, vol. SC-16, pp.51-52, Feb. 1981.
- [11] Forbes, B. E., "Silicon-on-Sapphire Technology Produces High-Speed Single-Chip Processor", *Hewlett-Packard J.*, pp.1-6, Apr. 1977.

- [12] Kabat, W. C. and Wojcik A. S., "On the Design of 4-Valued Digital Systems", *IEEE Trans. Comput.*, vol. C-30, pp 666-670, Sept. 1981.
- [13] Kabat, W. C. and Wojcik A. S., "Further Results on the Logic Design of Multiple-Valued Circuits Using an Automated Theorem Proving System", *Proc. of The Eleventh Int. Symposium on Multiple-Valued Logic*, pp 135-145, Oklahoma City, Oklahoma, 1981.
- [14] Kabat, W.C. and Wojcik A. S., "Automated Synthesis of Combinational Logic Using Theorem Proving Techniques", *Proc. of The Twelfth Int. Symposium on Multiple-Valued Logic*, pp 178-199, Paris, France, 1982.
- [15] Kabat, W.C., "Automated Synthesis of Combinational Logic Using Theorem Proving Techniques", PhD dissertation, Illinois Institute of Technology, August 1982.
- [16] Kameyama, M. and Higuchi T., "Synthesis of Optimal T-gate Networks in Multiple-valued Logic", *Proc. Ninth Int. Symp. on Multiple-Valued Logic*, pp 190-195, Bath, England 1979.
- [17] Keyes, R. W., "The Evolution of Digital Electronics Towards VLSI", *IEEE Trans. Electron Devices*, vol. ED-26, pp.271-279, April 1979.
- [18] McCharen, J. D., Overbeek R. A. and Wos L., "Problems and Experiments for and with Automated Theorem-Proving Programs", *IEEE Trans. Comput.*, vol. C-25, pp.773-782, Aug. 1976.
- [19] McCluskey, E. J., "Logic Design of Multi-Valued f^2l Logic Circuits", *Proc. Eight Int. Symp. on Multiple-Valued Logic*, pp 14-22, Chicago, Illinois 1978.
- [20] McCluskey, E. J., "Logic Design of Multi-Input Quad f^2l Circuits", *Proc. Ninth Int. Symp. on Multiple-Valued Logic*, pp.121-127, Bath, England 1979.
- [21] McCluskey, E. J., "Logic Design of Multi-Valued f^2l Logic Circuits", *IEEE Trans. Comput.*, vol. C-28, pp 546-559, Aug. 1979.
- [22] Moore, G. E., "Are We Really Ready for VLSI", *Proc. Cal-Tech Conf. VLSI*, pp 3-14, Jan. 1979.
- [23] Muehldorf, E. I. and Savkar A. D., "LSI Logic Testing - An Overview", *IEEE Trans. Comput.*, vol. C-30, pp.1-17, Jan. 1981.
- [24] Sedmak, R. M. and Liebergot H. L., "Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration", *IEEE Trans. Comput.*, vol. C-29, pp 492-500, June 1980.
- [25] Smith, B. T., "User's Guide for the Environmental Theorem Prover, Argonne National Laboratory and Northern Illinois University", Argonne Ntl. Laboratory, Applied Mathematics Div., Internal Report, 1981.
- [26] Smith, K. C., "The Prospects for Multivalued Logic: A Technology and Application View", *IEEE Trans. Comput.*, vol. C-30, pp 619-634, Sept. 1981.
- [27] Tobias, J. R., "LSI/VLSI Building Blocks", *Computer*, pp 83-101, Aug. 1981.
- [28] Winkel, D. and Prosser F., *The Art of Digital Design*, Prentice-Hall Inc., 1980.
- [29] Wojciechowski, W. S. and Wojcik A. S., "Multiple-Valued Logic Design by Theorem Proving", *Proc. of The Ninth Int. Symposium on Multiple-Valued Logic*, pp 196-199, Bath, England 1979.
- [30] Wojciechowski, W. S., "Multiple-Valued Combinational Logic Design Using Theorem Proving", PhD dissertation, Illinois Institute of Technology, May 1980.
- [31] Wos, L., Robinson G. A., Carson D. F. and Shalla L., "The Concept of Demodulation in Theorem Proving", *JACM*, vol. 14, pp 698-709, Oct. 1967.
- [32] Wos, L., Robinson J. A. and Carson D., "Efficiency and Completeness of the Set-of-Support Strategy in Theorem Proving", *JACM*, vol. 14, pp 687-697, Oct. 1965.






Figure 1 Automated synthesis of logic circuit for TRIO (least significant trit) of 3×3 ternary multiplier.



a)

where:

$$\begin{aligned} I_j, X, OUT &\in \{0, 1, \dots, U\} \\ U &= R-1 \\ R &\text{ - radix} \end{aligned}$$



b)


where:

$$\begin{aligned} I_j, S_i, OUT &\in \{0, 1, \dots, U\} \\ U &= R-1 \\ R &\text{ - radix} \end{aligned}$$

Figure 2 Building blocks:
 a) General T-gate block,
 b) General MUX block.

$\Omega = (X, V, OUT)$

$X = \{X_0, X_1, X_2, X_3\}$ $X_j \in \{0, 1, V_1, \bar{V}_1, RF, OUT\}$
 $V = \{V_1, V_2\}$ $OUT, V_i \in \{0, 1\}$



a)


CL -CKT(SEL(V1,V2)) -CKT(X0) -CKT(X1) -CKT(X2) -CKT(X3)
CKT(MUX(SEL(V1,V2),X0,X1,X2,X3));

where: CKT - predicate; denotes that a circuit is constructible,
MUX - MUX function; denotes MUX logic device,
SEL - SEL function; denotes selection part of MUX,
V_i - control variable,
X_j - input variable.

b)

Figure 3 Dual 4-input binary multiplexer: Module example
(continues, next page):

a) Formal definition and pictorial representation,
b) Axiom representation,



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

```

CL EQUAL(MUX(SEL(V1,V2),X,X,X,X),X);
CL EQUAL(MUX(SEL(V1,V2),X,X,X,DX),X);
CL EQUAL(MUX(SEL(V1,V2),X,X,DX,X),X);
CL EQUAL(MUX(SEL(V1,V2),X,DX,X,X),X);
CL EQUAL(MUX(SEL(V1,V2),DX,X,X,X),X);
CL EQUAL(MUX(SEL(V1,V2),CO,C1,CO,C1),V2);
CL EQUAL(MUX(SEL(V1,V2),CO,C1,CO,DX),V2);
CL EQUAL(MUX(SEL(V1,V2),CO,C1,DX,C1),V2);
CL EQUAL(MUX(SEL(V1,V2),CO,DX,CO,C1),V2);
CL EQUAL(MUX(SEL(V1,V2),DX,C1,CO,C1),V2);
CL EQUAL(MUX(SEL(V1,V2),CO,C1,DX,DX),V2);
CL EQUAL(MUX(SEL(V1,V2),CO,DX,DX,C1),V2);
CL EQUAL(MUX(SEL(V1,V2),DX,DX,CO,C1),V2);
CL EQUAL(MUX(SEL(V1,V2),C1,CO,C1,CO),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),C1,CO,C1,DX),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),C1,CO,DX,CO),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),C1,DX,C1,CO),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),DX,CO,C1,CO),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),C1,CO,DX,DX),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),C1,DX,DX,CO),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),DX,DX,C1,CO),BAR(V2));
CL EQUAL(MUX(SEL(V1,V2),CO,CO,C1,C1),V1);
CL EQUAL(MUX(SEL(V1,V2),CO,CO,C1,DX),V1);
CL EQUAL(MUX(SEL(V1,V2),CO,CO,DX,C1),V1);
CL EQUAL(MUX(SEL(V1,V2),CO,DX,C1,C1),V1);
CL EQUAL(MUX(SEL(V1,V2),DX,CO,C1,C1),V1);
CL EQUAL(MUX(SEL(V1,V2),CO,CO,DX,DX),V1);
CL EQUAL(MUX(SEL(V1,V2),DX,DX,C1,C1),V1);
CL EQUAL(MUX(SEL(V1,V2),CO,DX,C1,DX),V1);
CL EQUAL(MUX(SEL(V1,V2),DX,CO,DX,C1),V1);
CL EQUAL(MUX(SEL(V1,V2),C1,C1,CO,CO),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),C1,C1,CO,DX),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),C1,C1,DX,CO),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),C1,DX,CO,CO),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),DX,C1,CO,CO),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),C1,C1,DX,DX),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),DX,DX,CO,CO),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),C1,DX,CO,DX),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),DX,C1,DX,CO),BAR(V1));
CL EQUAL(MUX(SEL(V1,V2),CO,C1,C1,CO),PLUS(V1,V2));
CL EQUAL(MUX(SEL(V1,V2),CO,C1,C1,DX),PLUS(V1,V2));
CL EQUAL(MUX(SEL(V1,V2),CO,C1,DX,CO),PLUS(V1,V2));
CL EQUAL(MUX(SEL(V1,V2),CO,DX,C1,CO),PLUS(V1,V2));
CL EQUAL(MUX(SEL(V1,V2),DX,C1,C1,CO),PLUS(V1,V2));
CL EQUAL(MUX(SEL(V1,V2),CO,DX,DX,CO),PLUS(V1,V2));

```

c) where: DX - don't care function,
 BAR - multi-valued negation,
 PLUS - arithmetic plus.

Figure 3 Dual 4-input binary multiplexer: Module example
(continued): c) Full set of simplifiers.

D1D2D3D4	a b c d e f g
0 0 0 0	1 1 1 1 1 1 0
0 0 0 1	0 1 1 0 0 0 0
0 0 1 0	1 1 0 1 1 0 1
0 0 1 1	1 1 1 1 0 0 1
0 1 0 0	0 1 1 0 0 1 1
0 1 0 1	1 0 1 1 0 1 1
0 1 1 0	0 0 1 1 1 1 1
0 1 1 1	1 1 1 0 0 0 0
1 0 0 0	1 1 1 1 1 1 1
1 0 0 1	1 1 1 0 0 1 1

a)

```

CKT(DISP(MUX(SEL(D4,D2),MUX(SEL(D3,D1),C1,C1,C1,DX),
MUX(SEL(D3,D1),CO,DX,CO,DX),MUX(SEL(D3,D1),CO,C1,C1,DX),MUX(SEL(D3,
D1),C1,DX,C1,DX)),MUX(SEL(D4,D2),MUX(SEL(D3,D1),C1,C1,C1,DX),
MUX(SEL(D3,D1),C1,DX,CO,DX),MUX(SEL(D3,D1),C1,C1,C1,DX),MUX(SEL(D3,
D1),CO,DX,C1,DX)),MUX(SEL(D4,D2),MUX(SEL(D3,D1),C1,C1,CO,DX),
MUX(SEL(D3,D1),C1,DX,C1,DX),MUX(SEL(D3,D1),C1,C1,C1,DX),MUX(SEL(D3,
D1),C1,DX,C1,DX)),MUX(SEL(D4,D2),MUX(SEL(D3,D1),C1,C1,C1,DX),MUX(SEL(D3,
D1),CO,DX,C1,DX),MUX(SEL(D3,D1),CO,CO,C1,DX),MUX(SEL(D3,
D1),C1,DX,CO,DX)),MUX(SEL(D4,D2),MUX(SEL(D3,D1),C1,C1,C1,DX),
MUX(SEL(D3,D1),CO,DX,C1,DX),MUX(SEL(D3,D1),CO,CO,CO,DX),MUX(SEL(D3,
D1),CO,DX,CO,DX)),MUX(SEL(D4,D2),MUX(SEL(D3,D1),C1,C1,CO,DX),
MUX(SEL(D3,D1),C1,DX,C1,DX),MUX(SEL(D3,D1),CO,C1,CO,DX),MUX(SEL(D3,
D1),C1,DX,CO,DX)),MUX(SEL(D4,D2),MUX(SEL(D3,D1),CO,C1,C1,DX),
MUX(SEL(D3,D1),C1,DX,C1,DX),MUX(SEL(D3,D1),CO,C1,C1,DX),MUX(SEL(D3,
D1),C1,DX,CO,DX))));

```

b)

```

CKT(DISP(MUX(SEL(D4,D2),C1,CO,PLUS(D3,D1),C1),MUX(SEL(D4,
D2),C1,BAR(D3),C1,D3),MUX(SEL(D4,D2),BAR(D3),C1,C1,C1),MUX(SEL(D4,
D2),C1,D3,D3,BAR(D3)),MUX(SEL(D4,D2),C1,D3,CO,CO),MUX(SEL(D4,D2),
BAR(D3),C1,D1,BAR(D3)),MUX(SEL(D4,D2),PLUS(D3,D1),C1,PLUS(D3,D1),
BAR(D3))));

```

Demodulators used:

```





EQUAL(MUX(SEL(V0,V1),CO,C1,C1,DX),PLUS(V0,V1));
EQUAL(MUX(SEL(V0,V1),C1,DX,CO,DX),BAR(V0));
EQUAL(MUX(SEL(V0,V1),C1,C1,CO,DX),BAR(V0));
EQUAL(MUX(SEL(V0,V1),CO,DX,C1,DX),V0);
EQUAL(MUX(SEL(V0,V1),CO,CO,C1,DX),V0);
EQUAL(MUX(SEL(V0,V1),CO,C1,CO,DX),V1);
EQUAL(MUX(SEL(V0,V1),V2,DX,V2,DX),V2);
EQUAL(MUX(SEL(V0,V1),V2,V2,V2,DX),V2);

```

c)

Figure 4 Seven-Segment Display binary function:

- a) Truth table,
- b) Target clause representing canonical circuit,
- c) Fully simplified target clause,




d)

Figure 4 Seven-Segment Display binary function:
 (continued): d) Logic circuit obtained by
 theorem prover.

$\Omega = (X,V,OUT)$

$X = \{X_0, X_1, X_2, X_3, X_4, X_5, X_6, X_7, X_8\}$
 $X_j \in \{0, 1, 2, V_1, \bar{V}_1, RF, OUT\}$

$V = \{V_1, V_2\}$ $OUT, V_i \in \{0, 1, 2\}$



a)

CL -CKT(SEL(V1,V2)) -CKT(X0) -CKT(X1) -CKT(X2)
 -CKT(X3) -CKT(X4) -CKT(X5) -CKT(X6) -CKT(X7) -CKT(X8)
 CKT(MUX(SEL(V1,V2),X0,X1,X2,X3,X4,X5,X6,X7,X8));

b)

EQUAL(MUX(SEL(V1,V2),X,X,X,X,X,X,X,X),X);
 EQUAL(MUX(SEL(V1,V2),C0,C0,C0,C1,C1,C1,C2,C2,C2),V1);
 EQUAL(MUX(SEL(V1,V2),C0,C1,C2,C0,C1,C2,C0,C1,C2),V2);
 EQUAL(MUX(SEL(V1,V2),C2,C2,C2,C1,C1,C1,C0,C0,C0),BAR(V1));
 EQUAL(MUX(SEL(V1,V2),C2,C1,C0,C2,C1,C0,C2,C1,C0),BAR(V2));
 EQUAL(MUX(SEL(V1,V2),C0,C1,C2,C1,C2,C0,C2,C0,C1),
 PLUS(V1,V2));

c)

Figure 5 Dual 9-input ternary multiplexer: Module example:
 a) Formal definition and pictorial representation,
 b) Axiom representation,
 c) Subset of simplifiers.

DOD1	D3D4								
	0	1	2	0	1	2	0	1	2
0 0	0000	0000	0000	0000	0000	0000	0000	0000	0000
0 1	0000	0001	0002	0010	0011	0012	0020	0021	0022
0 2	0000	0002	0011	0020	0022	0101	0110	0112	0121
1 0	0000	0010	0020	0100	0110	0120	0200	0210	0220
1 1	0000	0011	0022	0110	0121	0202	0220	1001	1012
1 2	0000	0012	0101	0120	0202	0221	1010	1022	1111
2 0	0000	0020	0110	0200	0220	1010	1100	1120	1210
2 1	0000	0021	0112	0210	1001	1022	1120	1211	2002
2 2	0000	0022	0121	0220	1012	1111	1210	2002	2101

a)

```

CKT(MULT(TRIT3(MUX(SEL(D0,D1),MUX(SEL(D2,D3),CO,CO,CO,CO,
CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,CO,CO,CO,CO,CO),
MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,CO,CO,
CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,CO,C1,C1,C1),
MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,C1,C1,C1),MUX(SEL(D2,D3),CO,CO,CO,
CO,CO,C1,C1,C1,C1),MUX(SEL(D2,D3),CO,CO,CO,CO,C1,C1,C1,C2),
MUX(SEL(D2,D3),CO,CO,CO,CO,C1,C1,C1,C2,C2)),TRIT2(MUX(SEL(D0,D1),
MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,CO,CO,
CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,CO,CO,CO,CO,C1,C1,C1,C1),
MUX(SEL(D2,D3),CO,CO,CO,C1,C1,C1,C2,C2,C2),MUX(SEL(D2,D3),CO,CO,CO,
C1,C1,C2,C2,CO,CO),MUX(SEL(D2,D3),CO,CO,C1,C1,C2,C2,CO,C1),
MUX(SEL(D2,D3),CO,CO,C1,C2,C2,CO,C1,C1,C2),MUX(SEL(D2,D3),CO,CO,C1,
C2,CO,CO,C1,C2,CO),MUX(SEL(D2,D3),CO,CO,C1,C2,CO,C1,C2,CO,C1))),
TRIT1(MUX(SEL(D0,D1),MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,CO,CO,CO,CO),
MUX(SEL(D2,D3),CO,CO,CO,C1,C1,C1,C2,C2,C2),MUX(SEL(D2,D3),CO,CO,C1,
C2,C2,CO,C1,C1,C2),MUX(SEL(D2,D3),CO,C1,C2,CO,C1,C2,CO,C1,C2),
MUX(SEL(D2,D3),CO,C1,C2,C1,C2,CO,C2,CO,C1),MUX(SEL(D2,D3),CO,C1,CO,
C2,C1,CO,C2,C1),MUX(SEL(D2,D3),CO,C2,C1,CO,C2,C1,CO,C2,C1,CO,C2,C1),
MUX(SEL(D2,D3),CO,C2,C1,C1,CO,C2,C2,C1,CO),MUX(SEL(D2,D3),CO,C2,C2,
C2,C1,C1,C1,CO,CO))),TRITO(MUX(SEL(D0,D1),MUX(SEL(D2,D3),CO,CO,CO,
CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,C1,C2,CO,C1,C2,CO,C1,C2),
MUX(SEL(D2,D3),CO,C2,C1,CO,C2,C1,CO,C2,C1),MUX(SEL(D2,D3),CO,CO,CO,
CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,C1,C2,CO,C1,C2,CO,C1,C2),
MUX(SEL(D2,D3),CO,C2,C1,CO,C2,C1,CO,C2,C1),MUX(SEL(D2,D3),CO,CO,CO,
CO,CO,CO,CO,CO,CO),MUX(SEL(D2,D3),CO,C1,C2,CO,C1,C2,CO,C1,C2),
MUX(SEL(D2,D3),CO,C2,C1,CO,C2,C1,CO,C2,C1)))));

```

b)

```

CKT(MULT(TRIT3(MUX(SEL(D0,D1),CO,CO,CO,CO,MUX(SEL(D2,D3),
CO,CO,CO,CO,CO,CO,C1,C1),MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,C1,C1,
C1),MUX(SEL(D2,D3),CO,CO,CO,CO,CO,CO,C1,C1,C1),MUX(SEL(D2,D3),CO,
CO,CO,C1,C1,C1,C1,C2),MUX(SEL(D2,D3),CO,CO,CO,CO,C1,C1,C1,C2,
C2))),TRIT2(MUX(SEL(D0,D1),CO,CO,MUX(SEL(D2,D3),CO,CO,CO,CO,CO,C1,
C1,C1,C1),D2,MUX(SEL(D2,D3),CO,CO,CO,C1,C1,C2,C2,CO,CO),MUX(SEL(D2,
D3),CO,CO,C1,C1,C2,C2,CO,CO,C1),MUX(SEL(D2,D3),CO,CO,C1,C2,C2,CO,
C1,C1,C2),MUX(SEL(D2,D3),CO,CO,C1,C2,CO,CO,C1,C2,CO),MUX(SEL(D2,
D3),CO,CO,C1,C2,CO,C1,C2,CO,C1))),TRIT1(MUX(SEL(D0,D1),CO,D2,
MUX(SEL(D2,D3),CO,CO,C1,C2,C2,CO,C1,C1,C2),D3,PLUS(D2,D3),
MUX(SEL(D2,D3),CO,C1,CO,C2,CO,C2,C1,C2,C1),MUX(SEL(D2,D3),CO,C2,C1,
CO,C2,C1,CO,C2,C1),MUX(SEL(D2,D3),CO,C2,C1,C1,CO,C2,C2,C1,CO),
MUX(SEL(D2,D3),CO,C2,C2,C2,C1,C1,C1,CO,CO))),TRITO(MUX(SEL(D0,D1),
CO,D3,MUX(SEL(D2,D3),CO,C2,C1,CO,C2,C1,CO,C2,C1),CO,D3,MUX(SEL(D2,
D3),CO,C2,C1,CO,C2,C1,CO,C2,C1),CO,D3,MUX(SEL(D2,D3),CO,C2,C1,CO,
C2,C1,CO,C2,C1)))));

```

Demodulators used:

EQUAL(MUX(SEL(V0,V1),CO,C1,C2,C1,C2,CO,C2,CO,C1),PLUS(V0,V1));

EQUAL(MUX(SEL(V0,V1),CO,C1,C2,CO,C1,C2,CO,C1,C2),V1);


EQUAL(MUX(SEL(V0,V1),CO,CO,CO,C1,C1,C1,C2,C2,C2),V0);

c)

EQUAL(MUX(SEL(V0,V1),V2,V2,V2,V2,V2,V2,V2,V2,V2),V2);

Figure 6 2x2 Ternary Multiplier function: (continues, next page):

- a) Truth table,
- b) Target clause representing canonical circuit,
- c) Fully simplified target clause,



d)

Figure 6 2x2 Ternary Multiplier function: (continued):
 d) Logic circuit obtained by theorem prover.




Figure 7 Functions facilitating I^2L circuit design:
 a) Signal replication,
 b) Weighted sum,
 c) Threshold detection,
 d) "Complement".





Figure 8 I^2L quaternary T-gate.



CL -I2L(X) -I2L(V0) -I2L(V1) -I2L(V2) -I2L(V3) -I2L(V4)
 I2L(T(X,V0,V1,V2,V3,V4));

Figure 9 I²L five-valued T-gate and corresponding axiom.

	D1D2					D1D2			
	0	1	2	3		0	1	2	3
D0	0123	0123	0123	0123	D0	0123	0123	0123	0123
0	0123	1230	2301	3012	0	0000	0001	0011	0111
1	1230	2301	3012	0123	1	0001	0011	0111	1111
d	dddd	dddd	dddd	dddd	d	dddd	dddd	dddd	dddd
d	dddd	dddd	dddd	dddd	d	dddd	dddd	dddd	dddd

where: d - don't care condition

a)

CL -CKT(ADD(SUM(T(D0,
 T(D1,T(D2,CO,C1,C2),T(D2,C1,C2,CO),T(D2,C2,CO,C1)),
 T(D1,T(D2,C1,C2,CO),T(D2,C2,CO,C1),T(D2,CO,C1,C2)),
 T(D1,T(D2,DX,DX,DX),T(D2,DX,DX,DX),T(D2,DX,DX,DX))),
 CARRY(T(D0,
 T(D1,T(D2,CO,CO,CO),T(D2,CO,CO,C1),T(D2,CO,C1,C1)),
 T(D1,T(D2,CO,CO,C1),T(D2,CO,C1,C1),T(D2,C1,C1,C1)),
 T(D1,T(D2,DX,DX,DX),T(D2,DX,DX,DX),T(D2,DX,DX,DX))))));

where: CKT - predicate,
 ADD - encapsulating function; Quaternary Full Adder,
 SUM, CARRY - Sum and Carry outputs of the Adder,
 Di - control variable,
 Ci - constant i, (table entry),
 DX - don't care function.

b)

Figure 10 Quaternary Full Adder:
 a) Truth table, b) Input target clause.

CL EQU(PLUS(C0,C0),N0); CL EQU(PLUS(C0,C1),N1);
 CL EQU(PLUS(C0,C2),N2); CL EQU(PLUS(C0,C3),N3);
 CL EQU(PLUS(C1,C0),N1); CL EQU(PLUS(C1,C1),N2);
 CL EQU(PLUS(C1,C2),N3); CL EQU(PLUS(C1,C3),N3);
 CL EQU(PLUS(C2,C0),N2); CL EQU(PLUS(C2,C1),N3);
 CL EQU(PLUS(C2,C2),N3); CL EQU(PLUS(C2,C3),N3);
 CL EQU(PLUS(C3,C0),N3); CL EQU(PLUS(C3,C1),N3);
 CL EQU(PLUS(C3,C2),N3); CL EQU(PLUS(C3,C3),N3);

a)

CL EQU(INH(X,C0),X);
 CL EQU(INH(X,C1),C0);
 CL EQU(INH(X,C2),C0);
 CL EQU(INH(X,C3),C0);

b)

CL EQU(DIFF(C0,X),C0); CL EQU(DIFF(X,N0),X);
 CL EQU(DIFF(C1,N1),C0); CL EQU(DIFF(C1,N2),C0);
 CL EQU(DIFF(C1,N2),C0); CL EQU(DIFF(C1,N3),C0);
 CL EQU(DIFF(C2,N1),C1); CL EQU(DIFF(C2,N2),C0);
 CL EQU(DIFF(C2,N3),C0); CL EQU(DIFF(C3,N1),C2);
 CL EQU(DIFF(C3,N2),C1); CL EQU(DIFF(C3,N3),C0);

c)

Figure 11 Gate specification axioms for quaternary I^2L

connectives:

- a) PLUS gate,
- b) INHibit gate,
- c) DIFFerence gate.

CL -EQU(PLUS(X0,Y0),Z0) -EQU(PLUS(X1,Y1),Z1)
 -EQU(PLUS(X2,Y2),Z2) -EQU(PLUS(X3,Y3),Z3)
 I2L(UBB(X0,X1,X2,X3)) I2L(UBB(Y0,Y1,Y2,Y3))
 -I2L(UBB(Z0,Z1,Z2,Z3));

CL -EQU(INH(X0,Y0),Z0) -EQU(INH(X1,Y1),Z1)
 -EQU(INH(X2,Y2),Z2) -EQU(INH(X3,Y3),Z3)
 I2L(UBB(X0,X1,X2,X3)) I2L(UBB(Y0,Y1,Y2,Y3))
 -I2L(UBB(Z0,Z1,Z2,Z3));

a)

CL -EQU(DIFF(X,Y0),Z0) -EQU(DIFF(X,Y1),Z1)
 -EQU(DIFF(X,Y2),Z2) -EQU(DIFF(X,Y3),Z3)
 I2L(UBB(Y0,Y1,Y2,Y3))
 -I2L(UBB(Z0,Z1,Z2,Z3));

b)

where: UBB - Unary Building Block; quaternary vector.

Figure 12 Behavioral axioms for quaternary I^2L connectives:

- a) PLUS and INHibit gates,
- b) DIFFerence gate.




Figure 13 Circuit for generation of quaternary I^2L primitives.

```

CL EQUAL(UBB(CO,X,X,X),NTH(A));
CL EQUAL(UBB(X,CO,X,X),NTH(A));
CL EQUAL(UBB(X,X,CO,X),NTH(A));
CL EQUAL(UBB(X,X,X,CO),NTH(A));
CL EQUAL(UBB(X,CO,CO,CO),NTH(A));
CL EQUAL(UBB(CO,X,CO,CO),NTH(A));
CL EQUAL(UBB(CO,CO,X,CO),NTH(A));
CL EQUAL(UBB(CO,CO,CO,X),NTH(A));
CL EQUAL(UBB(CO,CO,X,X),NTH(A));
CL EQUAL(UBB(X,X,CO,CO),NTH(A));
CL EQUAL(UBB(CO,X,X,CO),NTH(A));
CL EQUAL(UBB(X,CO,CO,X),NTH(A));
CL EQUAL(UBB(CO,X,CO,X),NTH(A));
CL EQUAL(UBB(X,CO,X,CO),NTH(A));

```

Figure 14 Demodulators corresponding to I^2L primitives.







Figure 15 I^2L logic circuit for Quaternary Full Adder:
 a) I^2L MUX cascade for Quaternary Full Adder,
 b) End-optimized I^2L circuits for composite unary functions of the Sum and Carry.

		D1D2			
		0	1	2	
D0	0	102	211	102	-CKT(EX(T(D0,
1	020	120	210		T(D1,T(D2,C1,C0,C2),T(D2(C2,C1,C1),T(D2,C1,C0,C2))),
2	100	012	102		T(D1,T(D2,C0,C2,C0),T(D2,C1,C2,C0),T(D2,C2,C1,C0)),
					T(D1,T(D2,C1,C0,C0),T(D2,C0,C1,C2),T(D2,C1,C0,C2))));

where: EX - example function.

a)



b)

Figure 16 Example of three variable ternary function:
a) Truth table and input target clause,
b) I²L logic circuit.

D1D2		D1D2	
	0 1 2 3		0 1 2 3
D0	0123 0123 0123 0123	D0	0123 0123 0123 0123
0	0123 1230 2301 3012	0	0000 0001 0011 0111
1	1230 2301 3012 0123	1	0001 0011 0111 1111
d	dddd dddd dddd dddd	d	dddd dddd dddd dddd
d	dddd dddd dddd dddd	d	dddd dddd dddd dddd

a) SUM(D0,D1,D2)

CARRY(D0,D1,D2)

D1		D1		E1	
D0	0 1 2 3	D0	0 1 2 3	E0	0 1 2 3
0	0 1 2 3	0	0 0 0 0	0	0 0 1 1
1	1 1 3 3	1	0 1 0 1	1	2 2 3 3
2	2 3 2 3	2	0 0 2 2	2	0 0 1 1
3	3 3 3 3	3	0 1 2 3	3	2 2 3 3

b) OR(D0,D1)

c) AND(D0,D1)


d) SHIFT(E0,E1)

CL -CKT(ALU(ADD(SUM(T(D0,
T(D1,T(D2,C0,C1,C2,C3),T(D2,C1,C2,C3,C0),
T(D2,C2,C3,C0,C1),T(D2,C3,C0,C1,C2)),
T(D1,T(D2,C1,C2,C3,C0),T(D2,C2,C3,C0,C1),
T(D2,C3,C0,C1,C2),T(D2,C0,C1,C2,C3)),
T(D1,T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX),
T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX)),
T(D1,T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX),
T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX))),
CARRY(T(D0,
T(D1,T(D2,C0,C0,C0,C0),T(D2,C0,C0,C0,C1),
T(D2,C0,C0,C1,C1),T(D2,C0,C1,C1,C1)),
T(D1,T(D2,C0,C0,C0,C1),T(D2,C0,C0,C1,C1),
T(D2,C0,C1,C1,C1),T(D2,C1,C1,C1,C1)),
T(D1,T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX),
T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX)),
T(D1,T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX),
T(D2,DX,DX,DX,DX),T(D2,DX,DX,DX,DX))))),
OR(T(D0,T(D1,C0,C1,C2,C3),T(D1,C1,C1,C3,C3),
T(D1,C2,C3,C2,C3),T(D1,C3,C3,C3,C3))),
AND(T(D0,T(D1,C0,C0,C0,C0),T(D1,C0,C1,C0,C1),
T(D1,C0,C0,C2,C2),T(D1,C0,C1,C2,C3))),
SHIFT(T(E0,T(E1,C0,C0,C1,C1),T(E1,C2,C2,C3,C3),
T(E1,C0,C0,C1,C1),T(E1,C2,C2,C3,C3)))));


e)

Figure 17 One Stage Quaternary ALU and its I²L logic circuits (continues, next page):

- a) Quaternary Full ADD operation,
- b) Quaternary OR operator, c) Quaternary AND operator,
- d) Quaternary Left & Right SHIFT operator,
- e) Input target clause,



f)



g)

Figure 17 One Stage Quaternary ALU and its I^2L logic circuits (continued):
 f) I^2L MUX cascade for One Stage Quaternary ALU,
 g) End-optimized I^2L circuits for Sum, Carry, OR, AND and SHIFT unary functions.

D0	D1D2			-D0	-D1-D2		
	0	1	2		0	1	2
0	000	011	012	0	222	111	000
1	000	111	112	1	211	111	000
2	000	111	222	2	210	110	000

a)

b)

```
CL -CKT(EX(FUNC(T(D0,
  T(D1,T(D2,C0,C0,C0),T(D2,C0,C1,C1),T(D2,C0,C1,C2)),
  T(D1,T(D2,C0,C0,C0),T(D2,C1,C1,C1),T(D2,C1,C1,C2)),
  T(D1,T(D2,C0,C0,C0),T(D2,C1,C1,C1),T(D2,C2,C2,C2))),
  CMPL(T(D0,
  T(D1,T(D2,C0,C0,C0),T(D2,C0,C1,C1),T(D2,C0,C1,C2)),
  T(D1,T(D2,C0,C0,C0),T(D2,C1,C1,C1),T(D2,C1,C1,C2)),
  T(D1,T(D2,C0,C0,C0),T(D2,C1,C1,C1),T(D2,C2,C2,C2))))));
```

c)

Figure 18 Sample ternary function:


a,b) functional and "complementary" truth table,
c) Input target clause with redundant logic.

```
CL EQUAL(BAR(BAR(X)),X);
CL EQUAL(SLICEC(A1,XP,T(V0,X,Y,Z)),T(BAR(V0),Z,Y,X));
CL EQUAL(SLICEC(A2,XP,T(V0,X,Y,Z)),
  T(BAR(V0),SLICEC(A1,P3,Z),SLICEC(A1,P2,Y),SLICEC(A1,P1,X)));
CL EQUAL(COMPL3(T(V0,X,Y,Z)),
  T(BAR(V0),SLICEC(A2,P3,Z),SLICEC(A2,P2,Y),SLICEC(A2,P1,X)));

LIST GOAL;
CL CKT(ADD(FUNC(X,Y),CMPL(X,Y)));


LIST BACKWARD;
CL -CKT(ADD(FUNC(X,Y),CMPL(X,Y))
  CKT(ADD(FUNC(X,Y),CMPL(COMPL3(X),COMPL3(Y))));
```

Figure 19 Demodulators for generation of "complementary" truth table.



where: EX_F - output of functional logic circuit,
 EX_C - output of complementary logic circuit,
 $-D_i$ - \bar{D}_i (negated input variable).

Figure 20 Functional and "complementary" logic circuits for the sample function in Figure 18.



where: S_F , C_F - outputs of functional logic circuits,
 S_C , C_C - outputs of complementary logic circuits,
 $-D_i$ - $3-D_i$ (negated ternary input variable).

Figure 21 Functional and "complementary" logic circuits for Ternary Full Adder.

Table 1: Statistics of theorem proving experiments on the automated design.


1. Time requirements [min.sec.tenths of sec] 2. Memory requirements [K bytes] 3. Number of unifications 4. Clauses Ratio [(clauses kept) / (clauses generated)] Primary techniques: hyperresolution and demodulation.	
Function	Statistics
I. Seven-Segment Display Function (module level design)	1. 00.07.18 2. 828 3. 8705 4. 0.869
II. 2x2 Ternary Multiplier (module level design)	1. 00.12.77 2. 1352 3. 15123 4. .839
III. Sample Ternary Function (transistor level design)	1. 00.01.14 2. 792 3. 1226 4. .646
IV. One Stage Quaternary Quaternary ALU (transistor level design)	1. 00.34.16 2. 800 3. 1692 4. .148
V. Ternary Full Adder (internally redundant circuit)	1. 00.19.25 2. 788 3. 192777 4. .925

Comment:

The number of unifications is a measurement which depends upon no particular machine nor a theorem proving system.

Functions references:

- I. In the "2.2 Modular design" section,
- II. In the "2.2 Modular Design" section,
- III. In the "2.3 Design under Technology Requirements" section,
- IV. In the "2.4 Fault Tolerant Logic Design" section,
- V. In the "2.4 Fault Tolerant Logic Design" section.



AD P 002378

SYNTHESIS OF MULTIPLE-VALUED LOGIC FUNCTIONS
BASED ON A MODULAR DESIGN APPROACH*

Kwang-Ya Fang

Anthony S. Wojcik

Bell Laboratories
Naperville, Illinois

Illinois Institute of Technology
Chicago, Illinois

ABSTRACT

As multiple-valued logic technology advanced rapidly, it is desirable to develop more cost-effective designs that effectively make use of modular design techniques. A decomposition approach to the modular design of multiple-valued logic functions was presented previously by the authors. Based on this approach, systematic procedures are developed with simplification techniques which reduce the number of modules required in the design. The first step involves the process of partitioning functions into classes. Then, the representative building blocks for each function class are implemented using T-gates as the basic component. Design procedures are developed, so that all the functions in each class can be implemented directly by the representative building block.

first presented in [3], [4]. A general approach to the modular design of multiple-valued logic functions using a library of modules was presented by the authors in [5]. In this approach, a decomposition technique was considered in terms of available components. The function is decomposed into subfunctions which are implemented by a predefined available set of components. This approach incorporates the concept of systematically routing subfunctions to a single output. The components may consist of a set of building blocks or a single universal logic module.

It is desirable to use as few components as possible from the library. The techniques for minimizing the number of components used from a predefined library was not shown in [5]. In this paper, techniques are presented to reduce the number of components required in this decomposition approach. Examples are given to illustrate the approach.

INTRODUCTION

Most traditional logic design techniques are based on approaches that generate designs in a one gate at a time manner. However, in modern logic design, the basic units of design are more complicated than single gates. Certain logic modules are available as standard products that are more cost effective than using discrete gates [1], [2]. The savings from using standardized components very often more than offset the inefficiency of adapting these components to specific applications. In modern logic design, most design techniques emphasize modularity.

THE MODULAR DESIGN APPROACH

The design approach presented in [5] emphasizes modularity. After a complex function of an arbitrary number of variables is decomposed into subfunctions composed of a small number of variables, the design of the small subfunctions can be handled effectively. The entire two-variable, three-valued function space can be partitioned into six classes. Based on these six classes of functions, a set of building blocks designed with T-gates was developed, Figure 1. Each structure implements all the functions in that class, and in some cases, may require that the control variables for the T-gates be functions of one or two variables. In such cases, the "control functions" are also implemented by these building blocks. These building blocks are then used to implement the original complex function.

In multiple-valued logic, however, very few studies of modular design techniques have been presented. A theoretical study on the synthesis of multiple-valued logic functions based on T-gate Universal Logic Modules (ULM's) was

The following definitions are given which will be useful in our discussion.

* This work was supported, in part, by the National Science Foundation under Grant MCS-79-01689A01.




Figure 1. Building Blocks Using T-gates to Implement the Six Classes of Functions

Definition 1: Two rows/columns in a partition matrix are identical iff both have the same "value" at all locations.

Definition 2: Two rows/columns in a partition matrix are compatible iff both contain the same "values".

Definition 3: Two subfunctions are identical or compatible iff the rows/columns in the partition matrix representing these subfunctions are identical or compatible.

Definition 4: A row/column in a partition matrix is a trivial row/column if it is a constant, is equal to a variable, or consists of only one subfunction.

Definition 5: A row/column in a partition matrix is unique iff it is not compatible with any other row/column.

Definition 6: A control function that is implemented by building block X in Figure 1 is called a "structure X" control function.

For example, a control function that is implemented by a building block 2 in Figure 1 is called a "structure 2" control function. The function given in Table 1 is

a three-valued, three-variable function with four two-variable subfunctions a, b, c and d. In this partition matrix, column 0, 1, and 2 are trivial columns, and are also unique columns. Column 3 and 4 are identical columns, column 5 and 6, and column 7 and 8 are compatible columns.

	x2, x3								
x1	00	01	02	10	11	12	20	21	22
0	1	0	a	a	a	b	c	0	2
1	1	1	a	b	b	c	d	2	2
2	1	2	a	c	c	d	b	2	0

Table 1. A 3-valued 3-variable Function

Definition 7: A first level control function is a control function for the first level (or output) T-gate in the building block; and a second level control function is a control function for the second level T-gates in the building block.

Definition 8: If two rows/columns are compatible, the building block input assignment can be identical to the "values" of one row/column, which is called the primary compatible row/column; the other one is called the secondary compatible row/column.

THE DESIGN OF THREE-VALUED TWO-VARIABLE FUNCTIONS

Because all of the three-valued, two-variable functions are partitioned into six classes, and all the functions in each class can be implemented by the representative building block with or without control functions, the design of a function is easy as long as the function class can be identified and the control function is implemented.

The procedure to determine the class to which an arbitrary three-valued two variable function belongs is the same method used to partition the functions as described in [5]. Essentially, the approach is to group all the functions with the same number of identical/compatible rows/columns into one class. For example, a three-valued two-variable function with two compatible rows/columns in its partition matrix is a function in class 5. Similarly, a function with two compatible rows/columns and a trivial row/column is a function in class 3.

The second part, namely, the identification and implementation of

control functions is given in the following procedures.

Procedure 1. Identification of the existence of control functions.

1. A "structure 1" control function exists at the first level if a function in class 2 does not have its non-trivial row/column in the third row/column, or a function in class 3, 4 or 5 does not have its unique row/column in the first row/column.
2. For a function in class 3 or 5 with two compatible rows/columns which are not identical, a structure 2 control function exists at the second level.
3. For a function in class 1 with three compatible rows/columns which are not identical, a structure 4 control function exists.

End Procedure 1.

The design of a "structure 1" control function is trivial. Building blocks 3, 4 and 5 have the unique row/column in the partition matrix implemented at the "0" leg, and building block 2 has its non-trivial row/column in the partition matrix implemented at the "2" leg. For functions in classes 3, 4 or 5 with the unique row/column not at the first row/column, and the functions in class 2 with the non-trivial row/column not at the third row/column, the values of the control variable can be used in such a way so that the unique row/column is routed to the "0" leg.

Procedure 2. The design of "structure 2" and "structure 4" control functions.

1. Identify the control function. A "structure 4" control function only exists in class 1 for functions with three compatible rows/columns, and a "structure 2" control function exists in class 3 or 5 for functions with two compatible rows/columns.
2. Select the primary compatible row/column such that, if numbers are assigned to the rows/columns in the partition matrix in ascending order, the row/column with the smaller number is the primary compatible row/column.
3. Assign values 0, 1 and 2 to the primary compatible and unique row/column from left to right, or top to bottom, in the partition matrix.
4. Assign values 0, 1 and 2 to the secondary compatible rows/columns so that the same value for a primary

compatible row/column is assigned to the same subfunction in a secondary compatible row/column.

5. A partition matrix for the control function is defined, and the function can be implemented by building block 2 or 4 with input values assigned as given in the partition matrix.
6. For the "structure 2" control function, if its partition matrix has a non-trivial row/column not in the third row/column, a "structure 1" control function is required as the input to its first level T-gate.

End Procedure 2.

A general procedure is now given for the design of three-valued, two-variable functions.

Procedure 3. The design of three-valued, two-variable functions.

1. Identify the function class to which an arbitrary function belongs.
2. Select the corresponding building block for the function class identified.
3. Subfunction assignment to the inputs of the building block is made.
4. If there exists a "structure 1" control function at the first level for building block 2, 3, 4 or 5, assign the control function output to the first level T-gate control variable.
5. If there exists a structure 2 control function for building block 3 or 5, assign the control function output to the second level T-gate(s) control variable(s).
6. If there exists a structure 4 control function for building block 1, assign the control function output to the T-gate control variable.

End Procedure 3.

These procedures show that the design of a complex function can be performed in a systematic manner. We now discuss techniques to minimize the number of building blocks required in the final design.

VARIABLE SUBSTITUTION

Variable substitution is the process of identifying, and substituting for, function values in a partition matrix with

a variable that specifies the same value. In many cases, variable substitution increases the number of identical or compatible subfunctions, thus resulting in a better design that uses fewer modules. This technique can also be applied directly to the classic decomposition approach [6] in the search for a partition matrix for the function that has the decomposition property under consideration.

Theorem 1: A function value in the partition matrix can be substituted for with a variable iff the variable specifies the same value as the function value to be substituted for.

The procedure that identifies and forms identical subfunctions in a partition matrix is now given.

Procedure 4: Variable substitution to obtain identical subfunctions.

1. Represent the function, $f(X)$, $X = \{x_1, x_2, \dots, x_n\}$, in a partition matrix where $X_s = \{x_1, x_2, \dots, x_s\}$ and $X_{n-s} = \{x_{s+1}, x_{s+2}, \dots, x_n\}$.
2. Let X_s be the set of subfunction variables.
3. Let V_{ji} be the function value of subfunction j at the i th position, where $0 \leq j \leq r^{n-s}$ and $0 \leq i \leq r^s$, where r is the function radix.
4. Let $V_{ji}(x')$ be the value of variable x' at the i th position, where $x' \in X_{n-s}$.
5. Let $i = 0$.
6. If $i > r^s$, subfunctions j and k are identical, stop the process. Otherwise, for two subfunctions j and k , if $V_{ji} = V_{ki}$, increment i and repeat, else goto next step.
7. If $V_{ji} = V_{ji}(x')$ AND $V_{ki} = V_{ki}(x')$, let $V_{ji} = V_{ki} = x'$; increment i and goto previous step; else subfunction j and k cannot be identical to a variable substitution. Stop.

End Procedure 4.

Example 1: Table 2 is a three-valued, three-variable function with three distinct rows. Assume that the function is to be decomposed into two-variable subfunctions, with x_2 and x_3 as the subfunction variables. By following the steps in Procedure 4, we can substitute for the values 1 and 2 of the first column in the second and third rows with the variable x_1 . A new partition matrix with two identical rows is shown in Table 3.

x1	x2, x3								
	00	01	02	10	11	12	20	21	22
0	0	0	0	0	1	0	0	1	0
1	1	1	0	1	1	1	0	1	2
2	2	1	0	1	1	1	0	1	2

Table 2. $F(x_1, x_2, x_3)$ Before Variable Substitution

x1	x2, x3								
	00	01	02	10	11	12	20	21	22
0	0	0	0	0	1	0	0	1	0
1	x_1	1	0	1	1	1	0	1	2
2	x_1	1	0	1	1	1	0	1	2

Table 3. $F(x_1, x_2, x_3)$ After Variable Substitution

Using the modular design approach discussed in [5], variables x_2 and x_3 will be selected as the subfunction variables, and two different subfunctions, $g(x_2, x_3)$ and $h(x_2, x_3)$, become the function values of $F'(x_1)$. The new unary function $F'(x_1)$ and the two subfunctions $g(x_1, x_2)$ and $h(x_2, x_3)$ are given in Table 4. Note that in Table 4, subfunction $h(x_2, x_3)$ has two trivial rows, in which one is a unary function of x_3 . This can be identified by simply modifying Procedure 4 such that at step 6, instead of comparing subfunctions, we will compare subfunctions with either X_s or X_{n-s} . Because subfunction $h(x_2, x_3)$ is a simple two-variable function, the identification of trivial rows or columns can also be done visually. The final design of function $F(x_1, x_2, x_3)$ is shown in Figure 2, which is implemented by using four building blocks as described in Figure 1.

SHARABLE SUBFUNCTION

Sharing of logic devices to implement a function is an important goal when it is desirable to use the fewest number of devices in a design. The logic device can be a complex building block or a basic logic component. We shall first address the issue of the sharing of building blocks to minimize the number of building blocks needed in the design. The sharing of basic logic components will then be discussed.

		x1					
		0	1	2			
		g h h					
		F'(x1)					
		x3			x3		
x2	0	1	2	x2	0	1	2
0	0	0	0	0	x1	1	0
1	0	1	0	1	1	1	1
2	0	1	0	2	0	1	2

g(x2,x3) h(x2,x3)

Table 4. The New Unary Function and Two Subfunctions




Figure 2. The Design of Function $F(x_1, x_2, x_3)$

The following example illustrates the process of identifying and implementing the sharable control function minimization strategy.

Example 2: Two functions, $G(x_1, x_2)$ and $H(x_1, x_2)$ are given in Table 5. $G(x_1, x_2)$ is a member of class 5 with its second row as the unique row, and $H(x_1, x_2)$ is a member of class 3 with its first row as the unique row. With the substitution of "don't cares" in the unique rows in both $G(x_1, x_2)$

and $H(x_1, x_2)$, the truth table for both functions is shown in Table 6.

		x2					
		0	1	2			
		G(x1,x2)			H(x1,x2)		
x1	0	1	2	x1	0	1	2
0	u	v	w	0	0	1	2
1	0	1	0	1	c	b	a
2	w	v	u	2	a	b	c

Table 5. Two Functions with Sharable Control Function

The number of distinct rows in the truth table is 3, which is less than or equal to the function radix, so a "structure 2" control function can be shared among $G(x_1, x_2)$ and $H(x_1, x_2)$. The design of functions G and H can easily be accomplished with a shared second level structure 2 control function by following Procedure 3 in the previous section. The values 0, 1 and 2 are first assigned to the primary compatible rows and to the unique rows in the truth table, and then the corresponding values are assigned to the secondary compatible rows. The partition matrix for the control function is given in Table 7, and the final design of $G(x_1, x_2)$ and $H(x_1, x_2)$ is depicted in Figure 3. Note that in Figure 3, unary functions are assigned in both function $H(x_1, x_2)$ and the control function shared by functions G and H . Again, these unary functions can be

x1	x2	G	H
0	0	u	-
0	1	v	-
0	2	w	-
1	0	-	c
1	1	-	b
1	2	-	a
2	0	w	a
2	1	v	b
2	2	u	c

Table 6. Truth Table of Functions $G(x_1, x_2)$ and $H(x_1, x_2)$

		x2		
x1		0	1	2
0		0	1	2
1		0	1	2
2		2	1	0

Table 7. The Sharable Control Function of G and H




Figure 3. The Design of $G(x_1, x_2)$ and $H(x_1, x_2)$ with a Shared Control Function

identified by Procedure 4 with the simple modifications in step 6 as mentioned before; or they can be visually identified from the partition matrices as shown in Tables 5 and 7.

Let us now analyze the sharing of basic logic components without the restriction of using the building blocks. The sharing of basic logic components is a general optimization technique in logic design, and we shall consider the three-valued T-gate as the component in the design. It is interesting to point out that the T-gate component can be considered to be a one-variable module; and because it is functionally complete, it is also a universal module.

Example 3: The same function $F(x_1, x_2, x_3)$ in Example 1 is used in this example, and the

three-valued T-gate is considered as the component to be used in the design. By permuting the variables, this function can be described in three different partition matrices as shown in Table 8. Since the T-gate can be considered as an one-variable module, the same modular design approach can be applied by substituting for the columns in the matrices with one-variable subfunctions. The three, two-variable functions that result after the substitutions are made are given in Table 9. The five one-variable functions that result are shown in Table 10.

		x2, x3								
x1		00	01	02	10	11	12	20	21	22
0		0	0	0	0	1	0	0	1	0
1		1	1	0	1	1	1	0	1	2
2		2	1	0	1	1	1	0	1	2

		x1, x3								
x2		00	01	02	10	11	12	20	21	22
0		0	0	0	1	1	0	2	1	0
1		0	1	0	1	1	1	1	1	1
2		0	1	0	0	1	2	0	1	2

		x1, x2								
x3		00	01	02	10	11	12	20	21	22
0		0	0	0	1	1	0	2	1	0
1		0	1	1	1	1	1	1	1	1
2		0	0	0	0	1	2	0	1	2

Table 8. Ternary Function $F(x_1, x_2, x_3)$

Note that subfunctions $d(x_2)$ and $e(x_3)$ have variable x_1 as a function value indicating that a variable substitution was performed in the partition matrices in Table 8 to reduce the number of subfunctions. In fact, we have reduced the number of subfunctions from 3 to 2 in $v(x_1, x_3)$, and from 3 to 1 in $w(x_1, x_2)$. Because $w(x_1, x_2)$ in Table 9 which is derived from the last partition matrix in Table 8, requires the minimum number of subfunctions, (only one subfunction $e(x_3)$ is needed), we select the new two-variable function $w(x_1, x_2)$. Similarly, we select x_2

		x3		
x2		0	1	2
0	x1	a	0	
1	a	1	a	
2	0	1	b	

u(x2,x3)

	x3				x2		
x1	0	1	2	x1	0	1	2
0	0	c	0	0	0	e	e
1	d	1	x2	1	e	1	x3
2	d	1	x2	2	e	1	x3

v(x1,x3)

w(x1,x2)

Table 9. The New Two-variable Functions of F(x1,x2,x3)

x1			x1			x2		
0	1	2	0	1	2	0	1	2
0	1	1	0	2	2	0	1	1
a(x1)			b(x1)			c(x2)		
x2			x3					
0	1	2	0	1	2			
x1	1	0	x1	1	0			
d(x2)			e(x3)					

Table 10. Five Unary Functions Substituted in Table 9

as the variable for subfunction from w(x1,x2). The final design is shown in Figure 4.

Comparing Figures 2 and 4, one observes that the solution in Figure 2 requires two more T-gates than Figure 4. However, Figure 2 indicates that F(x1,x2,x3) is implemented with four building blocks from the components library defined in Figure 1, while Figure 4 indicates that F(x1,x2,x3) is implemented by four T-gates which can be considered to




Figure 4. Optimal Logic Circuit for F(x1,x2,x3)

be four one-variable building blocks. Although the design goals are different in Figures 2 and 4, the general modular design approach presented in [5] is independent of the components selected and can be directly applied with respect to the logic components to be used in the design. It is interesting to point out that the example we have chosen, F(x1,x2,x3), is taken from [7]. The design method presented by Kabat and Wojcik is an automated technique based entirely on a theorem proving approach to design. The final design of this three-variable function in Figure 4 is identical to the design in [7], an optimal logic circuit for F(x1,x2,x3).

We have considered the sharing of two-variable building blocks and the sharing of basic logic components. It is important to note that the element to be shared is determined by the components used in the design. For example, the sharing of T-gates is not applicable in the first example because the design is restricted to a predefined component library. That is, the component within a building block cannot be shared among building blocks. However, if we consider the design by using the T-gate as the building block, then the sharing of a T-gate can be considered, as shown in the second example.

SELECTION OF CONTROL VARIABLES

Another important consideration in reducing the number of modules needed in a logic design is the selection of control variables at each level of the tree

structure of the design. In [3], this problem was discussed and defined as "the proper order of the expansion", which is a technique of finding the most incomplete tree structure. The modular design approach in [5] has a similar characteristic, namely, to decompose the function into subfunctions such that the fewest number of subfunctions is selected. In this section, we will discuss a direct application of this technique at the lowest level, namely, the implementation of the subfunctions.

If we have decided to decompose the function into two-variable subfunctions which will then be implemented by building blocks from a components library as shown in Figure 1, the selection of which variable to be used as the first level control variable results in different building blocks being selected. For example, consider a three-valued, two-variable function $A(x_1, x_2)$ which has subfunction a, b, c and d as its function values as shown in Table 11. This function can be considered to be a function in class 5, that is, there exist two compatible rows. It can also be considered as a function in class 6, namely, there is no trivial or compatible columns. However, it is obvious that the selection of a building block 1 is a better choice than a building block 6. Not only is building block 5 a simpler component, but also the interconnections with the lower level subfunctions, a, b, c and d are much more simplified than if a building block 6 is selected. Figures 5 and 6 show the difference of the designs based on building blocks 5 and 6, respectively.

	x2		
x1	0	1	2
0	c	d	a
1	a	b	c
2	a	b	c

Table 11. Subfunction $A(x_1, x_2)$

It is clear that the design in Figure 5 is a better solution. Therefore, for each two-variable function to be implemented by a building block from the library, the variable with the largest number of trivial or identical subfunctions should be selected as the first level control variable.




Figure 5. The Design of $A(x_1, x_2)$ with x_1 as the First Level Control Variable




Figure 6. The Design of $A(x_1, x_2)$ with x_2 as the First Level Control Variable

COMPREHENSIVE EXAMPLE

Let us now consider a five-variable function as an example to illustrate the general design approach in [5] and the optimization techniques discussed in this paper. This example, taken from [8], is a function which can be decomposed into a form called a multiple complex disjunctive decomposition.

Table 12 shows a three-valued, five-variable function. The building blocks in Figure 1 are assumed to be the components used to implement the function. As shown in [5], this function can be decomposed into two-variable subfunctions recursively until the function is expressed as a one-variable function $k(x_5)$, Table 13, which incorporates two subfunctions $g(x_3, x_4)$ and $h(x_3, x_4)$. The subfunctions g and h are shown in Table 14. These, in turn, consist of five subfunctions a, b, c, d and e of variables x_1 and x_2 , as shown in Table 15.

In this example, $k(x_5)$ is a single variable function, and it is obvious that it can be easily implemented by building block 1. Because both subfunctions g and h have two compatible columns with the unique column as the first column, they can be implemented by using two building block 5s with a second level structure 2 control function. With the substitution of a "don't care" in the unique rows in both g and h , the truth table of both subfunctions is shown in Table 16. The number of distinct rows in the truth table is 2, so a structure 2 control function which is defined in Table 17, can be shared between g and h .

The lowest level design is the implementation of the subfunctions a, b, c, d and e . Again, since all these five subfunctions have three compatible columns, they can be implemented by using five building block 1s with a "structure 4" control function. Similarly, the number of distinct rows of their truth tables is 3, so a "structure 4" control function can be shared among all five subfunctions. The truth table for all five subfunctions is given in Table 18. The partition matrix for the control function is given in Table 19. The final design of this five-variable

function is shown in Figure 7, which shows all three levels of subfunctions with their shared control functions.

x5		
0	1	2
g	h	g

$k(x_5)$

Table 13. Final Representation of $f(x_1, x_2, x_3, x_4, x_5)$

x3				x3			
x4	0	1	2	x4	0	1	2
0	a	b	b	0	0	d	d
1	b	b	a	1	d	d	0
2	c	a	b	2	e	0	d

$g(x_3, x_4)$ $h(x_3, x_4)$

Table 14. Subfunctions of $F(x_3, x_4, x_5)$

		x5, x4, x3																													
x2, x1		0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	2	2	
00	00	0	0	0	1	1	1	2	2	2	0	0	0	1	1	1	2	2	2	0	0	0	0	1	1	1	1	0	0	0	0
G1	01	1	2	2	2	1	0	1	2	0	0	0	0	0	0	0	2	0	0	1	2	2	2	2	1	0	1	2	0	0	
02	02	2	0	0	0	0	2	1	2	0	0	2	2	2	2	0	0	0	2	2	0	0	0	0	2	1	2	0	0	0	
10	10	2	0	0	0	0	2	1	2	0	0	2	2	2	2	0	0	0	2	2	0	0	0	0	2	1	2	0	0	0	
11	11	1	0	0	0	0	1	1	1	0	0	1	1	1	1	0	2	0	1	1	0	0	0	0	1	1	1	0	0	0	
12	12	1	2	2	2	2	1	0	1	2	0	0	0	0	0	0	2	0	0	1	2	2	2	2	1	0	1	2	0	0	
20	20	1	2	2	2	2	1	0	1	2	0	0	0	0	0	0	2	0	0	1	2	2	2	2	1	0	1	2	0	0	
21	21	1	0	0	0	0	1	1	1	0	0	1	1	1	1	0	2	0	1	1	0	0	0	0	1	1	1	0	0	0	
22	22	2	0	0	0	0	2	1	2	0	0	2	2	2	2	0	0	0	2	2	0	0	0	0	2	1	2	0	0	0	

Table 12. $f(x_1, x_2, x_3, x_4, x_5)$

x1	x2			x1	x2		
	0	1	2		0	1	2
0	1	2	1	0	0	0	2
1	1	1	1	1	2	0	0
2	2	1	2	2	0	2	0

a(x1,x2)

b(x1,x2)

x1	x2			x1	x2		
	0	1	2		0	1	2
0	1	1	0	0	1	2	0
1	0	1	1	1	0	1	1
2	1	0	1	2	2	0	2

c(x1,x2)

d(x1,x2)

x1	x2		
	0	1	2
0	2	0	2
1	2	2	2
2	0	2	0

e(x1,x2)

Table 15. Subfunctions of f(x1,x2,x3,x4,x5)

x3	x4	g	h
0	0	-	-
0	1	-	-
0	2	-	-
1	0	b	d
1	1	b	d
1	2	a	0
2	0	b	d
2	1	a	0
2	2	b	d

Table 16. Truth Table of Subfunctions g(x1,x2) and h(x1,x2)

x3	x4		
	0	1	2
0	0	1	2
1	0	1	2
2	0	2	1

Table 17. The Sharable Control Function of g and h

x2	x1	a	b	c	d	e
0	0	1	0	1	1	2
0	1	1	2	0	0	2
0	2	2	0	1	2	0
1	0	2	0	1	2	0
1	1	1	0	1	1	2
1	2	1	2	0	0	2
2	0	1	2	0	0	2
2	1	1	0	1	1	2
2	2	2	0	1	2	0

Table 18. Truth Table of Subfunction a, b, c, d and e

x2	x1		
	0	1	2
0	0	1	2
1	2	0	1
2	1	0	2

Table 19. Control Function for a, b, c, d and e

References

1. T. R. Blakeslee, *Digital Design with Standard MSI and LSI*, John Wiley and Sons, 1979.
2. W. D. Becher, *Logical Design Using Integrated Circuits*, Hayden Book Co., 1977.
3. T. Higuchi and M. Kameyama, "Synthesis of Multiple-Valued Logic Networks Based on Tree-Type Universal Logic Modules", *IEEE Trans. Comput.*, vol. C-26, pp. 1297-1302, December 1977.
4. M. Kameyama and T. Higuchi, "Synthesis of Optimal T-gate Networks in Multiple-Valued Logic", *Proc. of the 1979 International Symposium on Multiple-Valued Logic*, pp. 190-195, May 1979.
5. K. Y. Fang and A. S. Wojcik, "An Approach to The Modular Design of Multiple-Valued Logic Functions", *Proc. of the 1982 International Symposium on Multiple-Valued Logic*, pp. 260-266, May 1982.
6. H. A. Curtis, *A New Approach to The Design of Switching Circuits*, Van Nostrand, 1962.
7. W. C. Kabat and A. S. Wojcik, "Automated Synthesis of Combinational Logic Using Theorem Proving Techniques", *Proc. 1982 International Symposium on Multiple-Valued Logic*, pp. 178-199, May 1982.
8. S. Thelliez, *Introduction to the Study of Ternary Switching Structures*, Gordon and Breach Science Publishers, 1973.




Figure 7. T-gate Building Block Solution for Function $f(x_1, x_2, x_3, x_4, x_5)$

CONCLUSION

In this paper, systematic techniques to reduce the number of components required to implement a function, based on the approach in [5], were presented. These techniques are, in principle, applicable to functions in any radix. The goal is to minimize the number of building blocks used from a predefined component library, but not to minimize the number of basic logic components from which the building blocks are composed. However, this approach does not always guarantee an optimal solution, namely, the least number of building blocks. It should be noted that the optimal design is a function of the cost criterion used, such as the number of components or modules used, the complexity of interconnections between components or modules, etc. Further studies are needed in the design of optimal circuits with respect to selected cost criterion.



SYNTHESIS ALGORITHM FOR MINIMAL COMPONENTS IN T-ULM NETWORKS

Powsiri Klinkhachorn & Robert Swartwout
 Department of Electrical Engineering
 West Virginia University
 Morgantown, W.V., U.S.A. 26506

Abstract

An algorithm has been developed and programmed in Pascal to design T-ULM networks for MVL systems with up to 6 r-valued inputs (r from 2 to 5). The algorithm is based on a special form of T-ULM formed from threshold detectors and switches. The objective of the algorithm is to minimize the total number of components (thresholds and switches) and also the total number of T-ULM's. Techniques are presented that make optimal use of don't care conditions in the functional specification.

1.0 Introduction

It appears that there is a need to develop a design technique for multi-valued logic systems which is simple and yields practical though not necessarily absolutely minimal circuits. Several authors have indicated that such a design technique has been developed, based on Universal Iterative tree structures or the Tree-Type universal logic module (T-ULM's) [6,9,17,21]. This design approach can be applied to all switching functions, both combinational and sequential. Singh [17] described a multi-valued logic design technique using T-ULM's in a tree structure. However, there was no attempt to optimize the network. Higuchi [6,7,8], Kameyama [11,12] and Wojciechowski [21] have each used T-ULM's in a tree structure and have showed synthesis methods to minimize the number of T-gates. However, it is the intent of this research effort to develop a synthesis method that will minimize the component count within a specific form of T-ULM as well as the number of T-gates. This method will also allow the use of don't care states in the functional specification.

1.1 Statement of the Problem

The overall objective of this research effort was to develop a synthesis procedure to optimize a multi-valued logic network when using a new T-gate circuit design. The research effort was subject to the following conditions:

1. The synthesis procedure, based on the proposed circuit, was to be algorithmic.
2. The algorithm should be programmed in Pascal so as to execute in a reasonable amount of time.
3. The program should accept up to 6 input variables and generate solutions for a radix value

(ranging from 2 through 5).

4. Don't care conditions were acceptable as functional values for $F(X)$.

5. The function was to be specified in the form of a table or a map.

6. The solution would be considered optimal in terms of the total component count (sum of thresholds and switches).

2.0 Historical Summary

During the past decade, several algebraic approaches to form a theory of r-valued switching systems have appeared. These r-valued algebras are the basis of multi-valued logic (MVL) switching theory. An early paper by Allen and Givone [1] used binary valued literal gates and the use of thresholds. Another by Vranenic [20] introduced cyclic gates and the use of analog techniques in MVL implementations. Very recently, McCluskey [14] introduced a method for designing multi-input, MVL IIL circuits. Pomper [16] showed an efficient method for finding the representation of an MVL function which is applicable to both traditional min/max operators, as well as the IIL sum/product operators.

Two types of MVL elements based on multi-threshold gates have been investigated. The multi-threshold radix-R MT(R) gate [5] was described by Druzeta and shows potential for use in some applications. Ishizuka [9,10] developed a synthesis method for multi-valued multi-threshold networks using IIL circuits. Applications of multi-threshold logic have also been shown by Current [3,4].

The simpler concept in designing MVL networks based on the use of T-gates was shown to be attractive and practical [7]. Higuchi and Kameyama [6,7,11,12] developed a synthesis method for MVL networks based on tree-type universal logic modules or T-ULM's. Singh [17] showed the use of universal iterative tree structures in designing combinational and sequential MVL circuits. Wojciechowski [21] and Kabat [13] used a Theorem Prover technique to design T-gate networks.

2.1 Mathematical Properties

Consider an r-valued system where all elements are members of the set $R = [0,1,2,\dots,r-1]$. Let there be n input variables, all members of the input set $X = [x_1,x_2,\dots,x_n]$. Then a function of the inputs would be $F(x_1,x_2,\dots,x_n)$ where $f_i x_i \in R$. Definition 1. An individual T-gate with one control input is defined in Equation 1 and is shown in Figure 1. This gate would realize the function $f(s)$.




Figure 1. An r-valued T-gate or T-ULM symbol

$$f(s) = Tout = T(P;s) = T(p_0, p_1, \dots, p_{r-1}; s) \quad (1)$$

where $P = [p_0, p_1, \dots, p_{r-1}]$
 where $f(s), p_j, s \in R$.

and where $Tout = p_i$ when $s=i$

Singh has shown [17] that a function of n input variables can be realized using a tree structure as shown in Figure 2.

Theorem 1. Let X_c be a single input variable from the input set X, then define $X' \cap X' = 0$, the null set, and $X_c \cup X' = X$. An arbitrary function of n variables can be expressed in the following form [17]:

$$F(X) = T(P(X'); X_c) = T(p_j(X'); X_c) \quad (2)$$

where each $p_j(X') = F(X', X_c=j)$

Kameyama [6] showed that for any arbitrary logic function of n variables, the maximum number of T-gates required is $(r^{n+1}-1)/(r-1)$.

The T-gate of Figure 1 can be made to perform almost any operation by proper selection of the p_i values. As a result, these units are usually referred to as T-gate universal logic modules or T-ULM's.

Definition 2. A generalized form of the T-ULM shown in Figure 1 is one in which the output is determined by k control variables of the control vector $C = (c_1, c_2, \dots, c_k)$. The number of unique states for the vector C is r^{**k} . Let the scalar S be the one to one mapping of C, that is, $C \leftrightarrow S = \sum_{i=1}^k c_i r^{i-1} (0 < S < (r^{**k}))$. Also let $P = [p_0, p_1, \dots, p_{r^{**k}-1}]$. P is called the vector of residue functions. The output of the T-ULM is then $Uout = U(P; C) = U(p_0, p_1, \dots, p_{r^{**k}-1}; C)$
 $Uout = p_j$ when $C \leftrightarrow S = j$.

Axiom 1. If all elements of P are the same, i.e. $p_0=p_1=\dots=p_{r^{**k}-1}=p$, then $U(P; C)=p$ for all values of C.

Theorem 2. Consider an extension of Theorem 1. Let the vector X be the set of n variables (x_1, x_2, \dots, x_n) , and X_c , a subvector of X, where $X' \cap X_c = 0$ and $X' \cup X_c = X$. Then $U(p_0(X), \dots, p_j(X), \dots, p_{r^{**k}-1}; X_c) = U(p_0(X', X_c \leftrightarrow 0), \dots, p_j(X', X_c \leftrightarrow j), \dots, p_{r^{**k}-1}(X', X_c \leftrightarrow r^{**k}-1); X_c)$.

3.0 Synthesis of MVL Functions with T-Gate Logic

Theorem 2 illustrates how many logic functions of several variables can be realized with T-ULM's in a tree structure. However, as the number of variables of a function becomes large, the number of T-ULM's necessary to realize the function increases exponentially in a canonical expression. Higuchi and Kameyama [6,11,12] proposed algorithms to synthesize a network of T-ULM's through (1) the use of functional decomposition and (2) the identification of trivial residue functions. Their




Figure 2. Universal Logic Module structure

objective was to reduce the number of T-ULM's in the logic networks. The first method is very effective and yields a minimum solution. But Butler [2] showed that only a small percentage of all functions can be realized using this method. The second method attempts to minimize the function by using the elimination of trivial T-ULM's. To minimize the number of T-gates, using the property of trivial functions, the ordering of the input variables in each level of the tree has to be evaluated. Figure 3 shows the functional table and the tree structure of a T-gate network which is to be minimized by eliminating trivial functions. As will be shown later, the algorithm presented here will facilitate additional minimization in the number of T-gates and the components used to produce those T-gates.

3.1 Reduced Component Count in T-Gate Logic

Definition 3. Let the threshold detector and switch shown in Figure 4 be the primitive components in a T-gate circuit. The threshold detector and switch have the following characteristics:

Threshold detector:

If input > reference, then output:=True
 else output:=False

Switch: If control=True, then output:=input
 else output:=floating state

Any 1-input T-gate can be built from the primitive components as defined in Definition 3. A base-4 T-gate circuit diagram is shown in Figure 5. **Theorem 3.** For any r-valued logic function, the maximum number of thresholds and switches required




Figure 3. Functional table and tree structure network (Example of Kameyama and Higuchi)

to construct a T-gate circuit are $(r-1)$ and $2(r-1)$ respectively.

Proof: Since there are r discrete levels of signal to be differentiated, it is obvious that there are $(r-1)$ gaps between these levels. Therefore, the maximum number of thresholds required is equal to $(r-1)$. The number of switches needed is twice that number, that is $2(r-1)$.

Theorem 4. An arbitrary function of n variables, each r -valued, can be completely realized by a T-ULM network with a maximum of $(r^n)-1$ thresholds and $2((r^n)-1)$ switches.

Proof: Higuchi [6] showed that a maximum of $(r^n)-1/(r-1)$ T-ULM's are needed to form any arbitrary function of n variables. From Theorem 3, each T-gate requires $(r-1)$ thresholds and $2(r-1)$ switches. Therefore, a maximum of $(r^n)-1$ thresholds and $2((r^n)-1)$ switches are required to express an n variable, r -valued function.

Axiom 2. Any 1-input r -valued function can be realized from a single T-ULM with a maximum of $(r-1)$ thresholds and $2(r-1)$ switches.

Axiom 3. A 1-input r -valued function can be completely eliminated if the value of the function is equal to a constant.

Axiom 4. A 1-input r -valued function can be replaced by the input variable if the value of the residues corresponds to the distinct radix values of the variable.

Theorem 5. The number of thresholds and switches used in a 1-input r -valued T-gate can be reduced by one and two respectively if two adjacent values of the function are the same. Obviously, if two adjacent values of the function are the same, then there is no need to detect another level. Therefore, the number of thresholds and switches can be reduced by 1 and 2 respectively.

3.2 Don't Care Assignment

If one considers an incompletely specified function, it is obvious that Theorem 5 and Axioms 3 and 4 can be applied to reduce the number of thresholds and switches.

Axiom 5. If the value of a don't care term is set equal to the value of one of the adjacent terms of the 1-input r -valued function, the number of thresholds and switches required is reduced. Each such don't care assignment will save one threshold and two switches.

Axiom 6. Whenever possible, the value of a don't care term should be assigned a value that will cause the 1-input function to be a trivial func-

tion. This type of assignment will save at least one T-gate.

Theorem 6. If every residue value of a 1-input r -valued function is a don't care, then using Axioms 3 or 4, the T-gate can be eliminated. If the T-gate tree structure has more than one level, one threshold element and 2 switches in the logic level beyond this one are also saved.

Proof: If one selects all don't care values equal to the same constant or equal to the appropriate value of the input variable, then a T-gate can be completely eliminated. However, if this 1-input r -valued function is a subtree of a T-gate network and one assumes that the value of the don't care terms are equal to the value of an adjacent subtree, then from Theorem 5 it can be shown that not only this 1-input r -value function can be eliminated, but also it can save one more threshold and 2 switches for a T-gate in the next level of this subtree. An example of assigning don't care terms is shown in Figure 6.

3.3 Synthesis Procedure

The method used in this synthesis of T-gate networks is based on the canonical expansion of the function, which is a generalization of Shannon's expansion theorem for Boolean functions.

Definition 4. Let $F(x)$ be an n -variable r -valued function and let the set of n variables be divided into two disjoint subsets X' ($n-1$ variables) and x_i (1 variable).

Applying definition 4 to an n -variable r -valued function, construct an n -level tree network from the subtrees or residue functions. Each subtree represents the subfunction of $F(X)$. Each subtree can be exhaustively constructed through repeated application of definition 4 until X' contains only




Figure 4. Block diagram of Threshold Detector and Switch




Figure 5. General T-gate circuit




Figure 6. Don't care assignment (Theorem 6)

1-variable. If the output level of the T-gate network is called the first level, then each subtree will generate level, 2,3,...,n. The first level will contain r subtrees and each subtree will have n-1 levels. Figure 7 shows the example of decomposing a 4-variable, 3-valued function into subtrees of the T-gate network.

Theorem 7. An n-variable r-valued function requires at least $(r^{**}(n-1))n!$ iterative loops to be checked in order to determine the minimum solution in the T-gate network.

Proof: Since there are n-levels in the T-gate network, then at each level all T-gates have r-values and therefore $r^{**}(n-1)$ loops must be tested. However, for an n-variable function, there are n! possible orders of variables in the n-levels of the tree. As a result, a total of $(r^{**}(n-1))n!$ tests are required.

A desirable design is one in which a minimum number of components are used. This implies a minimum number of components within the T-gates as well as fewest gates. It is the opinion of the authors that a reduction in the number of thresholds and switches required will also simplify the interconnect problems on a chip. In fabricating the chip, all T-gates may be fabricated identically, but each will have its own unique connection pattern.

3.4 Synthesis Algorithm

The following algorithm accomplishes the explicit enumeration technique that is used to obtain the solution for a function to be realized with a T-gate network.

Algorithm 1. Synthesize a Fan-out Free Network for $F(X)=F(X_1, \dots, X_n)$.

1. Select any x_i to be the control variable for the first level of the tree in the T-gate network.

2. For each residue value of the given x_i , construct a subtree where x_j ($j=1,2, \dots, n; j < i$) is the control variable of the next level.

3. Repeat step 2 exhaustively until the n-level is reached, i.e. X' contains only one variable. Each x_i is to be used only once for each subtree.

4. Assign any don't care terms by applying Theorem 6 and axioms 5 and 6 to each 1-input function of the subtrees at level n.

5. Examine all subfunctions to determine if their value will cause further minimization at the




Figure 7. Subtrees of the T-gate network

next level. Examples of this technique are shown in Figures 6 and 8.

6. Evaluate the total number of thresholds and switches used in level n of all the subtrees.

7. Save the total number of switches and thresholds used for all levels in this particular assignment of the control variables in the tree, including the ordering of the control variable.

8. Permute the control variable for each subtree and repeat steps 3, 4, 5, and 6.

9. Compare the number of thresholds and switches used by each permutation of the control variable of the subtrees. Select the order for each subtree that yields a minimum number of components used.

10. Repeat steps 1 to 9 with another x_i .

11. Select the best solution after all of the x_i have been exhaustively tested.

3.5 T-Gate Network Examples

To illustrate the synthesis method of Algorithm 1, we present the design of two T-gate networks:

Example 1.

Consider a 3-valued 2-variable function described by the map below. The numbered steps refer to the steps in Algorithm 1.

$X_1 \backslash X_2$	0	1	2
0	D	2	1
1	D	0	1
2	D	0	2

1. Select X_1 to be the control variable of the first level of the tree in the T-gate network.

2. Since there are only 2-variables, X_2 becomes the control variable of the second level. The subtrees of X_1 are constructed as follows:

- a) $p_0(X_2) = T(D, 2, 1; X_1=0)$,
- b) $p_1(X_2) = T(D, 0, 1; X_1=1)$, and
- c) $p_2(X_2) = T(D, 0, 2; X_1=2)$.

3. Go to step 4, since X' contains only one level, i.e. X_2 .

4. Since each subtree contains a don't care term, Theorem 6 and Axioms 5 and 6 can be applied to the functions of a, b, and c shown in step 3. The results are:

- d) $p_0(X_2) = T(2, 2, 1; X_1=0)$,
- e) $p_1(X_2) = T(0, 0, 1; X_1=1)$, and
- f) $p_2(X_2) = T(0, 0, 2; X_1=2)$.

5. The thresholds required in fabricating the $p_0(X_2)$, $p_1(X_2)$, and $p_2(X_2)$ are 1, 1, 1 respectively.

6. Since each subtree is different in value, there can be no further minimization of the first level. This design requires 2 thresholds for the T-gate in level 1.

This subtree can be eliminated if $f(x_{in})=f(x_{out})$




Figure 8. Elimination of subtree by Theorem 5.

7. The total number of thresholds used for this assignment ($X1 =$ first level, and $X2 =$ second level) is 5 units.

8. Since $X2$ is the only subtree of $X1$, skip to step 10.

9. Skipped.

10. Repeat steps 1-9 with $X2$ as the first level. By following the same process as shown above, it can be shown that

- a) $p0(X1) = T(D, D, D; X2=0)$,
- b) $p1(X1) = T(2, 0, 0; X2=1)$, and
- c) $p2(X1) = T(1, 1, 2; X2=2)$.

After assigning values to the don't care terms,

- d) $p0(X1) = T(2, 0, 0; X2=0)$,
- e) $p1(X1) = T(2, 0, 0; X2=1)$, and
- f) $p2(X1) = T(1, 1, 2; X2=2)$.

Since $d = e$, either d or e can be eliminated (we eliminate d), the thresholds required for e and f are 1, 1 respectively. Since two adjacent subtrees of $X2$ are the same ($d=e$), only 1 threshold is required to fabricate the T-gate in level 1. Therefore, the total number of thresholds for this assignment ($X2=$ first level, and $X1=$ second level) is 3 units. There are only 2! possible orders of variables to be arranged; therefore, the enumerative search has been completed.

11. The best solution is the assignment of $X2 =$ first level and $X1 =$ second level, which requires 3 thresholds. Figure 9 shows two different tree structures that would realize the functional specifications of Example 1.

Example 2.

Consider the 3-valued 3-variable function shown in the map below.

	x3=0			x3=1			x3=2			
x1	x2	0	1	2	0	1	2	0	1	2
0	0	0	1	D	0	1	1	1	2	0
1	0	1	1	0	2	2	0	1	1	0
2	1	2	0	1	1	D	1	1	0	D

The use of Algorithm 1 will produce the realization shown in Figure 10. A complete discussion of this example is given as a part of a User's Guide which is obtainable by writing to the authors.

3.6 Synthesis of Non-Fan-Out Free Networks

In Algorithm 1, the minimization has involved only the identification of trivial residual functions and adjacent residual functions. Several authors [13,14,21] have shown that it is possible to further minimize a network if the T-gates have no fan-out restrictions. Consider Figure 11. If subtrees "a" and "c" are exactly the same, and if there is no fan-out restriction, then either subtree "a" or "c" can be eliminated.

Algorithm 1 includes provisions for the synthesis of non-fan-out-free T-gate networks. Only step 6 as given above needs to be slightly modified, i.e. examine all the subfunctions instead of just adjacent subfunctions. As stated, if adjacent subfunctions are equal, one of the subfunctions can be eliminated and the thresholds and switches of the next level can be reduced. If two non-adjacent subfunctions are equal, one of the

subfunctions can be eliminated. The use of this technique may, or may not, permit a reduction in the next level of the tree.

4.0 Conclusions and Recommendations

The proposed algorithm has been programmed in Pascal for the VAX 11/780. Only minimal attempts were made to optimize the coding of this program. The execution time of this program for various r-valued functions of n variables was tested. Based on this execution time and results projected from Theorem 7, the estimated execution time table of this synthesis program is shown in Figure 12. This execution time is for a fan-out-free network whose input function was completely specified. If an incompletely specified function is being synthesized, the addition of approximately 10% of the average execution time is required. For the non-fan-out-free network, it was found that the average execution time was up to 40% longer than the time for a fan-out-free network.

From the execution time table in Figure 12, one can observe that the execution time grows rapidly once the base or the number of input variables is increased. This is true since the number of comparisons required is $(r^{**}(n-1))n!$, as stated in Theorem 7. This synthesis algorithm is based on an explicit enumeration technique. Yet, many of the multi-valued synthesis procedures behave in the same manner, i.e. they take longer when the base or the number of input variables is increased. At present, there are only a few synthesis methods for multi-valued functions that have been implemented on a computer [15,18,19]. Because these synthesis methods are used to minimize the number of logic gates, not T-gates, no attempt will be made to compare the execution times.

One of the most interesting challenges to this synthesis procedure is the efficient handling of problems with more than six input variables or a base larger than five. As either of these quantities increases, the memory required for an algorithm such as this increases enormously.




Figure 10. T-gate network for example 2.




Figure 9. Two assignments for Example 1.

Although both of the authors are primarily interested in computer hardware, some future effort will be expended in this software area.

The authors have found incompletely specified functions to be quite common in binary systems. If the same is true in MVL systems, then the inclusion of techniques for optimal choice for don't care conditions in this algorithm will be very valuable.

One of the motivations for developing an algorithm to minimize the component count was the assumption that fewer components would ease the interconnect problem on IC chips. This is an unproven assumption and future work on this project will address the question.

One other incomplete aspect of this research effort is the evaluation of the mode of variable representation that will be most advantageous. The apparent impracticality of IIL circuits for MVL has diverted our attention to voltage mode circuits. However, we do not have any evidence to use in the selection at this time. One of the first circuits that will be attempted is the carry-look-ahead adder for MVL systems.

5.0 References

1. Allen, C. M., and Givone, D. C., A Minimization Technique for Multiple-Valued Logic Systems, IEEE Trans. Comp., Vol. EC-17, 1968, pp. 182-184.
2. Butler, J. A., Fanout-Free Networks of Multi-valued Gates, Proc., 7th ISMVL, May 1977, pp. 39-46.
3. Current, K. W., and Mow, D. A., Four Valued Threshold Logic Full Adder Circuit Implementation, Proc., 8th ISMVL, May 1978, pp. 95-100.
4. Current, K. W., High Density Integrated Computing Circuitry with Multiple-valued Logic, IEEE Trans. Comp., Vol. C-29, February 1980, pp. 191-195.
5. Druzeta, A., Vranesic, Z. G., and Sedra, A. S., Application of Multi-threshold Elements in the Realization of Many-valued Logic Networks, IEEE Trans. Comp., vol. C-23, November 1974, pp. 1194-1198.
6. Higuchi, T., and Kameyama M., Synthesis of Multiple-valued Logic Networks Based on Tree-type Universal Logic Modules, Proc., 1975 ISMVL, May 1975, pp. 121-130.
7. Higuchi, T., and Kameyama, M., Ternary Logic System Based on T-gate, Proc., 1975 ISMVL, May 1975, pp. 290-301.
8. Higuchi, T., and Kameyama, M., Static-hazard-free T-gate for Ternary Memory Element and its Application to Ternary Counters, IEEE Trans. Comp., Vol. C-26, December 1977, pp. 1212-1221.
9. Ishizuka, O., On Multi-valued Multi-threshold Networks Composed of Conventional Threshold Elements, IEEE Trans. Comp., Vol. C-26, No. 12, December 1977, pp. 1251-1257.
10. Ishizuka, O., Synthesis of Multithreshold Tree Networks, IEEE Trans. on Comp., Vol. C-26, No. 12, December 1977, pp. 1294-1297. (Correspondence).
11. Kameyama, M., and




Figure 11. Non-fanout-free Network Minimization

- Higuchi, T., Synthesis of Multiple-valued Logic Networks Based on Tree-type Universal Logic Module, IEEE Trans. Comp., Vol. C-26, December 1977, pp. 1297-1302. (Correspondence)
12. Kameyama, M., and Higuchi, T., Synthesis of Optimal T-gate Networks in Multiple-valued Logic, Proc., 9th ISMVL, Bath, England, May 1979, pp. 190-195.
13. Kabat, W. C., and Wojcik, A. S., On the Design of 4-valued Digital Systems, Proc., 1980 ISMVL, May 1980, pp. 153-170.
14. McCluskey, E. J., Logic Design of Multivalued IIL Logic Circuits, IEEE Trans. Comp., Vol. C-28, August 1979, pp. 546-599.
15. Moraga, C., Extensions on Multiple-Valued Threshold Logic, Proc., 9th ISMVL, Bath, England, May 1979.
16. Pomper, G., and Armstrong, J. R., Representation of Multivalued Functions Using the Direct Cover Method, IEEE Trans. Comp., Vol. C-30, No. 9, September 1981, pp. 674-679.
17. Singh, A. D., Armstrong, J. R., and Gray, F. G., Combinational and Sequential Multi-valued Logic Design Using Universal Iterative Tree Structures, Proc., 9th ISMVL, Bath, England, May 1979, pp. 182-189.
18. Smith, W. R., Minimization of Multi-valued Functions, Computer Science and Multiple-Valued Logic, Theory and Applications, North-Holland, pp. 221-261.
19. Su, S. and Cheung, T., Computer Simplification of Multivalued Switching Functions, Computer Science and Multiple Valued Logic Theory and Applications, North-Holland, 1977, pp. 189-220.
20. Vranesic, Z. G., Lee, E. S., and Smith, K. C., A Many-valued Algebra for Switching Systems, IEEE Trans. Comp., Vol. C-19, 1970, pp. 964-971.
21. Wojciechowski, W. and Wojcik, A. S., Multiple-Valued Logic Design by Theorem Proving, 9th ISMVL, Bath, England, May 1979, pp. 196-199.
22. Wojcik, A. S., and Fang, K. Y., On the Design of Three-valued Asynchronous Modules, IEEE Trans. Comp., Vol. C-29, October 1980, pp. 889-898.

Base	No. of Input Variables	Execution Time(sec.)
3	2	0.00017
	3	0.00080
	4	0.000
	5	10.0
	6	100.0
4	2	0.00023
	3	0.000
	4	1.00
	5	31.0
	6	750.0
5	2	0.01000
	3	0.164
	4	0.000
	5	77.10
	6	2314.0

Figure 12. Estimated Execution Time

Invited Address

PREVIOUS PAGE
IS BLANK

A FUZZY RELATIONAL INFERENCE LANGUAGE FOR EXPERT SYSTEMS

J. F. Baldwin

Engineering Mathematics Department
University of Bristol
England.

Abstract

A fuzzy relational inference language, F.R.I.L., is discussed in relation to its application for designing intelligent knowledge bases and expert systems. It is a high level query language with automatic reasoning and is based upon fuzzy set and relation theories.

Introduction

An expert system is basically a computer software system which can emulate a human expert in storing knowledge about some given subject, make inferences based on logical deduction, answer queries and make decisions. It should also show some form of accountability by being able to present to the user an argument to justify its choice of answer or decision. This can take the form of dialogue with the user. There are many open questions associated with the design of such systems. How should knowledge be represented, what is meant by inference, how would the various forms of uncertainty (fuzzy, probabilistic etc) be processed and represented, how can such systems be made efficient, what computational model would best exploit future computer architectures especially parallel processing systems are only a few of the many questions that we could ask.

This new computer age with its advanced V.L.S.I. systems provides cheap computer power - both processors and memories - , networks, peripherals etc. Software design must catch up to take full advantage of these advances. The design of intelligent knowledge bases and expert systems will be one such advance. It requires the bringing together of researchers from such fields as artificial intelligence, computer science, systems theory, operations research, decision theory, control theory, linguistics, etc. Each of these fields has something to offer to improve both the fundamental design theory and practical applications of expert systems. Logic theorem proving, natural language processing, relational data bases, Bayesian decision theory, search, decision support systems, cluster analysis, theory of fuzzy sets, learning theory, simulation and many more general areas of research drawn from these various fields will all influence the design of expert systems. Work in this area must be interdisciplinary and a new educational programme is

required to give future students a broad education in all aspects of Information Technology and still retain a fundamental science and technology education.

In this paper we present a new computer language F.R.I.L. which can be thought of as a high level language for designing automatic inferential knowledge base systems. It stands for Fuzzy Relational Inference Language and is based upon the mathematics of relations and incorporates the ability to represent both fuzzy and probabilistic uncertainties. The human brain might be thought of as an extremely complex knowledge base comprising a network of facts and rules from which new facts can be inferred. In addition various learning strategies can update this knowledge with experience. This particular modelling concept is relevant to scientific, technological, medical, political and economic fields and even to daily life itself. Decisions are made by analysing pre-selected facts and rules. This analysis takes account of various forms of uncertainty and conflicting goals and necessarily includes fuzzy reasoning when processing the general analytic heirarchy decision process. The language of F.R.I.L. can be used to model such processes.

F.R.I.L. has an inherent parallelism which will allow future computer architectures to be fully exploited. Its internal automatic inference mechanism is not of a search or resolution type associated with logic inference systems but is more analagous to Gaussian Elimination for solving algebraic equations using relational algebra operations. An implementation of F.R.I.L. is available on the Honeywell computer at Bristol University. It is written in MAC-LISP but future implementations in other languages will be written.

The design of F.R.I.L. includes many ideas in papers on fuzzy logic and automated inference by Baldwin (1,2,3,4,5,6), fuzzy systems by Zadeh (11,12,13,14) with special reference to the paper on PRUF (15) and Test Score Semantics (16). It has also been influenced by the work on Codd's Relational Data Bases - Ullman (9) and Logic Programming - Kawalski (10).

Some details of F.R.I.L. can be found in Baldwin and Zhou (7) and Baldwin (8).

The Language of F.R.I.L.

Knowledge representation for the language F.R.I.L. is in the form of Base Relations, Virtual Relations, Set Theoretic Relations and Functions. These are illustrated in the examples which follow. Base relations are tables of facts in which each tuple (row of table) satisfies the relation to some degree X which takes values in the interval (0,1) and represents a fuzzy truth value. Each column is associated with an attribute which can take values from an associated domain. A relation can also be defined as a re-write rule containing other relations and constructs of F.R.I.L. Such a relation is said to be a virtual relation. The logic connectives NOT, AND, OR and their fuzzy logic equivalents can be used in defining virtual relations. A set-theoretic relation is defined by a procedure which takes as input a given tuple of values and returns a truth value in the interval (0,1). For example GREATER(x,y) takes two numerical values x and y and returns 1 if x>y else 0. A function is similar except that it does not have to return a truth value. For example CARD(x) takes a relation name x and returns the sum of the X values of that relation. Set-theoretic relations and functions are written in the host language. The more common ones are provided by the system but the user can define his own.

The system also contains a POINTER construct, computation control constructs such as CONCURRENT, SEQUENCE, REPEAT, CONTROL, an I/O construct MESSAGE and various commands for modifying the knowledge base. These will be illustrated and explained in the examples below.

The user acquires information from the system as follows:

1. The user asks questions through the query language provided by the system. A general query can consist of a sequence of queries and actions.
2. The user input is passed to the multiple command processor which separates multiple queries into single command queries and I/O and is responsible for modifying the knowledge base.
3. Single command queries are passed to the single command processor called the base relation problem generator which translates the query into a problem specification containing base relations, set-theoretic relations and functions only. This translation involves using the re-write rules of the virtual relations to re-write virtual relations into base relations. The translation is done in such a way as to provide a problem reduction tree for the next stage of processing. This problem reduction tree breaks down the query into sub-queries if necessary and indicates how the solutions of the sub-queries are to be combined.
4. The problem reduction tree is then passed to the Phase 1 processor which determines a strategy of solution for each sub-query in terms of elementary operations on relations such as 'join', 'projection', 'cross-product', 'difference', 'select', etc. If the relations are fuzzy then the fuzzy equivalents of these elementary operations are used. Phase 1 combines all sub-query solutions into a final solution

which is passed back to the multiple command processor. This processor determines what to do next and if nothing more is to be done, it passes the solution to be printed for the user

Queries take the form of WHICH(...) and DOES(...) queries, a notation borrowed from micro-prolog and contain variables which are bound to attributes. This binding is intuitively obvious and will not be discussed in this paper. Details will be available in the Users Guide to F.R.I.L.

Example 1

Knowledge Base:-

LIKES	NAME	NAME	X
	JIM	IRENE	1
	JOHN	JANE	0.7
	JOHN	MARY	0.6
	HARRY	JILL	0.4
	JILL	TOM	0.2
	IRENE	JIM	0.9
	JANE	JOHN	0.8

TALL	HT	X
I-TYPE	5-9	0
	5-10	0.6
	5-11	0.8
	6-0	1
	7-0	1
	7-0	1

Domain(NAME) = {<character-string>;
Domain(HT) = (4-0,7-0).

N.B. An I-type relation allows for linear interpolation for values between any two values of a given attribute in the relation. The tuple (5-9, || 0) is included so that interpolated X values in the range 5-9 to 5.10 can be used.

PERSONS	NAME	HT	WT	X
	JIM	6-1	12-0	1
	JOHN	5-9	11-9	1
	IRENE	5-5	10-0	1
	JANE	5-6	9-6	1
	MARY	5-3	8-5	1
	JILL	5-7	9-2	1
	TOM	6-0	13-5	1

HEAVY	WT	X
I-TYPE	10-9	0.1
	11-0	0.2
	11-6	0.4
	11-9	0.7
	12-0	0.8
	13-0	1.0
	14-0	1.0

N.B. In the case of PERSONS, the X column would not normally be included since all X values are 1.

Domain(WT) = (8-0,15-0)

FRIENDS(x,y) ← LIKES(x,y) AND LIKES(y,x)

N.B. FRIENDS is a virtual relation and this statement can be interpreted as 'x and y are friends means that x likes y and y likes x'. Variables x,y are local to this definition.

POSS_ATH(x) ← PERSONS(x,y,_) AND TALL(y)


HAS_GOOD_FRIENDS(x) ← FRIENDS(x,y) AND POSS_ATH(y).

N.B. The interpretation of these statements makes sense as far as the base relations are concerned, even though their realism are open to question. The binding of variables should be obvious from these examples. The underline sign "_" that appears as a relation argument stands for an anonymous attribute variable which does not relate to the definition under consideration.

Consider the query:- Who likes a tall person?
In F.R.I.L. this query is written as
WHICH(x LIKES(x,y) AND PERSONS(y,z_) AND TALL(z))
and returns a relation with one attribute NAME.

The problem generator for this example returns


the reduction tree



for which the leaves are base relations.

The Phase 1 process eliminates variables one at a time to produce a succession of reduction trees until the required solution is obtained. For this example $R1(y,z) = \text{Proj}_{y \times z} \text{PERSONS}(y,z,_)$ is formed to

produce the new reduction tree




where R1 is the same relation as PERSONS with the WT column removed.

Next the variable z is eliminated using

1. $R2(y,z) = R(y,z) \sim \text{TALL}(z)$ where \sim stands for join.
2. $R3(y) = \text{PROJ}_y R2(y,z)$

to produce the new derivation tree



where R2 and R3 are given by

R2	NAME	HT	X	R3	NAME	X
	JIM	6-1	1		JIM	1
	TOM	6-0	1		TOM	1

The variable y is then eliminated using

1. $R4(x,y) = \text{LIKES}(x,y) \sim R3(y)$
2. $R5(x) = \text{PROJ}_x R4(x,y)$

to produce the new derivation tree $\text{REL}(x) = R5(x)$ where

R4	NAME	NAME	X	R5	NAME	X
	JILL	TOM	0.2		JILL	0.2
	IRENE	JIM	0.9		IRENE	0.9

so that R5 gives the solution to the query.


Example 2

Knowledge Base (as for last example).

Query: Name those people with their weights who have a good friend, i.e.

$\text{WHICH}((x,y) \text{ HAS_GOOD_FRIEND}(x) \text{ AND } \text{PERSONS}(x,_,y)).$

In order to produce the reduction tree, the problem generator scans the query from left to right to produce the first level of the tree which is



Since PERSONS is a base relation, this node is not expanded. The relation HAS_GOOD_FRIENDS is a virtual relation, so this is further expanded by forming a sub-query and deriving the derivation tree for this sub-query. This is shown in Figure 1. For a good understanding of this method, careful consideration must be given to the concepts of variable renaming and variable binding.

The sub-problems for this query can therefore be represented as

1. To solve for $\text{REL}(x,y)$ use $(\text{REL1}(x) \text{ AND } \text{PERSONS}(x,_,y))$
2. To solve for $\text{REL1}(x)$ use $(\text{REL2}(x,y1) \text{ AND } \text{REL3}(y2))$
3. To solve for $\text{REL2}(x,y1)$ use $(\text{LIKES}(x,y1) \text{ AND } \text{LIKES}(y1,x))$
4. To solve for $\text{REL3}(y2)$ use $(\text{PERSONS}(y1,y2,_) \text{ AND } \text{TALL}(y2))$

The Phase 1 procedure is now used in a similar way to the last example to give the solution

REL	NAME	WT	X
	IRENE	10-0	0.9

It should be understood that F.R.I.L. allows 'OR' connectives and more complex connectives can be used and not simply the 'AND' connective used in this paper.

Definition of Pointer

POINTER(<name>,z) sets up a pointer called z which points to the first row of a one attribute relation called <name>. Immediately on reading this command, the problem generator sets up the pointer and finds any z in the query it is processing to this pointer. Any z in the query in the position of a relation name will be changed to the value z is pointing to. Any z in the position of an attribute value of a relation R is changed to =<value> where <value> is that value z is pointing to. The = signifies that only those rows of the relation R for which the corresponding attribute value is <value> are considered. It therefore acts as a selection. The use of = avoids having to have a special notation for variable and constants. After the query is processed, the pointer is moved to the next row and the query repeated. After completion of a query, the position of the pointer is checked to see if there are any more rows. If there are not the query process ends. The answers to each of the queries processed during this self-iteration are concatenated into the same relation. New headings are introduced if attribute names change during the iteration

Several pointers can be included in the same query or virtual relation definition. These can point to the same or different relations. Only one pointer at a time is moved during the iteration but all possible pointer positions are used.

The X values in rows of <name> are used to modify X values associated with the relation z() and R(z) but this modification will not be discussed here, since for all examples below only non-fuzzy relations are pointed at.

A generalisation of the above notation is $\text{POINTER}(\langle \text{name} \rangle, (x,y,z))$ where <name> is a relation with three attributes. Here (x,y,z) is the pointer with x pointing to first, y to second and z to third column of <name>. During iteration the pointer (x,y,z) is moved as a whole.

On the other hand $\text{POINTER}(\langle \text{name} \rangle, x)$ and $\text{POINTER}(x,y)$ defines a pointer




Figure 1

x pointing at a row of relation <name> and a pointer y pointing at a relation called by the value pointed to by x.

In the case of POINTER(<name>,x) AND POINTER(<name>,y) x and y are both pointers to the same relation <name>. They are moved independently during iteration.

Queries of the form WHICH((x,y) POINTER(<name>,x) AND x(y)) can be asked. In other words pointer values can be part of the solution.

Example 3

DEPT(NAME) ELEC(COURSES) MATHS(COURSES) COMPUTER(COURSES) μ.PROC(STUDENTS) NETWORKS(STUDENTS) ELECTRONICS(STUDENTS) LOGIC(STUDENTS) ANALYSIS(STUDENTS) TOPOLOGY(STUDENTS) INF.TH.(STUDENTS) LANGS(STUDENTS) HARDWARE(STUDENTS)

TRUE	T.V.	X	VERY	T.V.	X
I-TYPE	0	0	I-TYPE	0.5	0
	1	1		1	1

DEPT_OF_COURSE(x,y) ← POINTER(DEPT,x) AND x(y)
 STUDENT_ON_COURSE_OF_DEPT(x,y,z) ← POINTER(DEPT,z) AND POINTER(z,y) AND y(x)
 STUDENT_ON_COURSE(x,y) ← STUDENT_ON_COURSE_OF_DEPT(x,y,z)
 STUDENT_OF_DEPT(x,y) ← STUDENT_ON_COURSE_OF_DEPT(x,z,y)

POPULAR_COURSE(x) ← POINTER(WHICH(w COURSE(w))x) AND VERY TRUE(=DIVIDE(CARD(WHICH(y,x) STUDENT_ON_COURSE(y,x)),CARD(WHICH(y DEPT_OF_COURSE(z,x) AND STUDENT_OF_DEPT(y,z))))))

COURSE(x) ← POINTER(DEPT,z) AND z(x)
 STUDENT(x) ← STUDENT_ON_COURSE_OF_DEPT(x,y,z)
 DEPARTMENT(x) ← DEPT(x)
 NUM_OF_STUDENTS_ON_COURSE(n,z) ← POINTER(WHICH(x COURSE(x)), z) AND WHERE(n=CARD(z))
 COURSE_OF_DEPT(x,z) ← POINTER(DEPT,z) AND z(x)
 NUM_OF_STUDENTS_IN_DEPT(n,z) ← POINTER(DEPT,z) AND WHERE(n=CARD(WHICH(x STUDENT_OF_DEPT(x,z))))

N.B. CARD(R) returns the cardinality of R, i.e. sum of X values.

Queries:-

WHICH(x COURSE(x)) returns a list of courses that can be studied.
 WHICH(x STUDENT(x)) returns a list of students.
 WHICH((x,y,z) STUDENT_ON_COURSE_OF_DEPT(y,x,z)) gives an inventory of courses with students taking them and associated departments.
 WHICH(x DEPARTMENT(x)) returns a list of all departments.
 WHICH((y,x) STUDENT_ON_COURSE_OF_DEPT(x,y,=ELEC)) gives a list of courses and students on them of

the ELEC department.
 WHICH(y STUDENT_OF_DEPT(=L.BARR,y)) returns the department which L.BARR belongs to.
 WHICH(y STUDENT_ON_COURSE(=R.YAGER,y)) gives all courses which R.YAGER takes.
 WHICH(n NUM_OF_STUDENTS_ON_COURSE(n,=NETWORKS)) gives number of students on Networks course.
 For the query - which courses have exactly 2 students - use
 WHICH(x NUM_OF_STUDENTS_ON_COURSE(=2,x))
 For the query - do all the Electrical students take the systems course - use
 DOES(POPULAR_COURSE(= SYSTEMS))
 The DOES(R) query return the MAX x value of R.
 For the query - give popularity of all the courses - use
 DOES(POPULAR_COURSE(x))

Example of Probability Computation

Consider the Markov Chain

STATE	NAME	TRANSITION	FROM	TO	X=PROB
	x1		x1	x1	1/3
	x2		x1	x2	1/3
	x3		x1	x3	1/3
			x2	x1	2/3
			x2	x2	0
			x2	x3	1/3
			x3	x1	1/2
			x3	x2	1/2
			x3	x3	0

PRESENT STATE	NAME	X=PROB
	x1	1/2
	x2	1/2

NEW_STATE(x) ← POINTER(STATE,x) AND DOES
 (MODE (ADD_MULT) AND
 WHICH(z PRESENT_STATE(z) AND TRANSITION(z,x)))

N.B. In this definition MODE(ADD_MULT) changes the MAX operator of PROJECTION to an ADDITION operator and the MIN operator of JOIN to a PRODUCT operator. This allows the x values, in this example, to be probabilities rather than possibilities.

To obtain 100 iterations of the Markov Chain state probability distribution one uses

```
REPEAT 100(MESSAGE "Newstate is" =
  WHICH(x PRESENT_STATE(x));
  UPDATE PRESENT_STATE = WHICH(x NEW_STATE(x)))
```

In this command, MESSAGE prints to screen the message given and answer to query. UPDATE changes the base relation PRESENT_STATE with values from the query following it.

A Search Example

We illustrate how F.R.I.L. can be used to solve SEARCH problems - a simple problem is considered but the same approach can be used in general and modified to obtain more efficient solution methods.

Three missionaries and three cannibals seek to

cross a river from the left bank to the right bank. A boat is available which will hold two people and which can be navigated by any combination of missionaries and cannibals involving one or two people. If the missionaries on either bank of the river are outnumbered at any time by cannibals, the cannibals will eat the missionaries. When a boat is moored at a bank it is counted as part of the bank for these purposes.

For this example, we use commands

```
UPDATE <relation name> = WHICH(...)
UPDATE_CHANGES <relation name> = WHICH(...)
which updates the knowledge base. The UPDATE command has already been discussed. The UPDATE-CHANGES is similar except only new or changed rows of WHICH (...) are added to the relation <relation name>. The details of changed rows depend on keys and will not be further discussed here. In this example new rows are added as a result of the WHICH(...) associated with the UPDATE-CHANGES. This builds up the rows of a relation and this is how for this example the solution is obtained.
```

Let the state be given by (number of missionaries on LEFT Bank, number of cannibals on LEFT Bank, Bank with Boat)

Such possible states are in relation NODE. A state can be expanded to produce new possible states and these are added to NODE. When (0,0,R) is reached the expansion phase called forward phase ends and a backward phase then picks out the paths of the solution. A path is one node connecting another node in a certain direction. The backward phase starts in state (0,0,R) as seen by NODEF and states are added to NODEF by tracing backwards to the starting state (3,3,L). The paths are recorded in the relation SOLUTION.

The initial relations PATH and SOLUTION are empty.

To obtain the solution or decision at any stage, look up present state in first three columns of SOLUTION and take corresponding (NM, NC) as the number of missionaries and cannibals respectively to put in boat for next journey. The last three columns of SOLUTION indicates the state resulting from the next journey.

Forward Phase:-

NODE	M	C	B	BOAT	BANK	BANK	NUM	NM	NC
	3	3	L		L	R		1	0
					R	L		0	1
								1	1
								2	0
								0	2

PATH	M	C	B	NM	NM	M	C	B

LEGAL(X1,X2)=((X1,X2)|((x1=0)∨(x1=x2)∨(x1=3))∧(0<x1<3)∧(0<x2<3))

MINIPLUS(x,z,y) → x+y if z=L; x-y if z=R

NOT_EQUAL(a,b,c,X1,X2,X3)=((a,b,c,X1,X2,X3)|¬((X1=a)∧(X2=b)∧(X3 same as C)))

TRANSITION(M,C,B,x,y,x1,x2,x3) ← NUM(x,y) AND
 LEGAL(x1,x2) AND BOAT(x3,B) AND NODE(a,b,c)
 AND NOT_EQUAL(a,b,c,x1,x2,x3) AND WHERE
 (x1=MINIPLUS(M,x3,x)) AND WHERE
 (x2=MINIPLUS(C,x3,y))

FIRST_PHASE() ← WHICH(() POINTER(NODE, (M C B)) AND
 CONTROL(MESSAGE " " = WHICH((x,y,z) NODE(x,y,z)
 AND WHERE(x=0) AND WHERE(y=0) AND WHERE(z=R));

SEQUENCE (

UPDATE TEMP=WHICH((M,C,B,x,y,x1,x2,x3)
 TRANSITION(M,C,B,x,y,x1,x2,x3));

UPDATE_CHANGES NODE=WHICH((x1,x2,x3)
 TEMP(M,C,B,x,y,x1,x2,x3));

UPDATE_CHANGES PATH=WHICH((M,C,B,x,y,x1,x2,x3)
 TEMP(M,C,B,x,y,x1,x2,x3))))

N.B. UPDATE creates TEMP the first time since it is not present in knowledge base. CONTROL executes each command in turn until the first command is completed for which there is none NULL return from the WHICH(...) and it then exists. SEQUENCE simply executes each command of the sequence. The CONTROL then acts as an IF_THEN_ELSE statement.

Backward Phase:-

NODEF	M	C	B	SOLUTION	M	C	B	NM	NM	M	C	B
	O	O	R									

BACK_PHASE() ← WHICH(() POINTER(NODEF, (M,C,B)) AND
 CONTROL(MESSAGE " " = WHICH((x,y,z) NODEF(x,y,z)
 AND WHERE(x=3) AND WHERE(y=3) AND WHERE(z=L));

SEQUENCE (

UPDATE TEMP=WHICH((x1,x2,x3,x,y,M,C,B)
 PATH(x1,x2,x3,x,y,M,C,B));

UPDATE_CHANGES NODEF=WHICH((x1,x2,x3)
 TEMP(x1,x2,x3,x,y,M,C,B));

UPDATE_CHANGES SOLUTION=WHICH((x1,x2,x3,x,y,M,C,B)
 TEMP(x1,x2,x3,x,y,M,C,B))))

Solution to the M/C problem obtained using
 SEQUENCE(WHICH(() FIRST_PHASE());
 WHICH(() BACK_PHASE())).

N.B. It must be emphasised that it is the pointer (M,C,B) that causes the solution to evolve and the relations PATH, NODE, solution and NODEF to build up. Not all solutions will be found since at any stage of the iteration a node resulting from expansion which is already in NODE will not be entered or its corresponding entry in PATH.

Conclusion

The fuzzy relational inference language F.R.I.L. has been introduced and its use for designing applications in the general field of knowledge engineering illustrated. In particular, it can be used for expert system designs and it has the advantage of the ability to process fuzzy information.

References

- Baldwin, J.F. (1979) A new approach to approximate reasoning using a Fuzzy Logic. *Fuzzy Sets and Systems*, 309-325.
- Baldwin, J.F. (1979) Fuzzy Logic and Fuzzy Reasoning. *Int. J. Man-Mach. Stud.*, 11, 465-480.
- Baldwin, J.F. (1979). Fuzzy Logic and its Applications to Fuzzy Reasoning. In Gupta (Ed.), *Advances in Fuzzy Set Theory and its Applications*, North Holland Pub. Co. 93-115.
- Baldwin, J.F. (1981) A Theory of Fuzzy Logic. In E. Mamdani & B. Gaines (Ed.) *Fuzzy Reasoning and its Applications*, Academic Press pp.133-148
- Baldwin, J.F. (1981) An Automated Fuzzy Knowledge Base. In R. Yager (Ed.) *Fuzzy Systems*, Pergamon Press.
- Baldwin, J.F. & Pilsforth, B.W. (1981) An Inferential Fuzzy Logic Knowledge Base. Proc. Workshop on Logic Programming for Intelligent Systems, R.M.S. Queen Mary, Longbeach, Calif.
- Baldwin, J.F. & Zhou, S.Q. (1982) A Fuzzy Relational Inference Language. (To appear)
- Baldwin, J.F. (1983) Proc. I.F.A.C. Fuzzy Information Knowledge Representation & Decision Analysis, Marseille. (To appear).
- Ullman, J.D. (1980) *Principles of Database Systems*, Pitman.
- Kowalski, R. (1979) *Logic for Problem Solving*, North Holland Pub. Co.
- Zadeh, L. (1965) Fuzzy Sets, *Inf. & Control*, 8, 338-365.
- Zadeh, L. (1973) Outline of a New Approach to the Analysis of Complex Systems and Decision Processes, *IEEE Trans. Syst., Man & Cybern.*, 3 28-44.
- Zadeh, L. (1975) Calculus of Fuzzy Restrictions. In Zadeh, Fu & Simura (Ed.) *Fuzzy Sets and their Applications to Cognitive and Decision Processes*. Academic Press.
- Zadeh, L. (1978) Fuzzy Sets as a Basis for a Theory of Possibility, *Fuzzy Sets and Systems*, 1, 3-28.
- Zadeh, L. (1981) PRUF - A Meaning Representation Language for Natural Languages. In E. Mamdani & B. Gaines (Ed.), *Fuzzy Reasoning and its Applications*, Academic Press.
- Zadeh, L. (1981) Test-score Semantics for Natural Language and Meaning Representation via PRUF, *Technical note, 247*, S.R.I. International.

Late Paper

PREVIOUS PAGE
IS BLANK

THE SYNTHESIS OF TERNARY FUNCTIONS UNDER FIXED POLARITIES AND TERNARY I²L CIRCUITS

X. Chen and X. Wu

Department of Physics, University of Hangzhou, Hangzhou,
Peoples' Republic of ChinaAbstract

This paper discusses the expansion of multiple-valued functions based upon modulo-algebra and Kronecker product. A transform algorithm of the expansion coefficients of various polarities, and their minimisation are proposed. Ternary function realizations using I²L technology are finally considered.

List of Symbols

n : number of independent variables
 $x_{i,1} = 0$ to $n-1, x_i \in \{0,1,2\}$: independent input variables
 $f(x_{n-1}, \dots, x_1, x_0)$, abbreviated to $f(x)$: function of the x_i input variables, $f(x) \in \{0,1,2\}$
 $x_i + x_j$: arithmetic sum of x_i and x_j
 $x_i \oplus x_j$: mod-3 addition of x_i and x_j
 $x_i \cdot x_j$: mod-3 multiplication of x_i and x_j
 $\alpha_{i,1} = 0$ to $n-1$: various polarities of variable x_i
 $\alpha_{i,1}^1 = x_i \oplus 1$
 $\alpha_{i,1}^2 = x_i \oplus 2$
 \bar{x}_i^B : complement operation on variable x_i ,
 $\bar{x}_i^B = \begin{cases} B - x_i & \text{if } B > x_i \\ 0 & \text{otherwise,} \end{cases}$
 $x_i \wedge x_j$: minimum of x_i and x_j
 $x_i \vee x_j$: maximum of x_i and x_j
 $\overline{x_i \vee x_j}^B$: complement of maximum of x_i and x_j ,
 $\overline{x_i \vee x_j}^B = \begin{cases} B - (x_i \vee x_j) & \text{if } B > x_i \vee x_j \\ 0 & \text{otherwise} \end{cases}$
 $U_f(\alpha, \beta, \gamma, x)$: Universal-logic-module for ternary functions, based upon Reed-Muller expansion, i.e. modulo-algebra expansion
 $U_h(\xi, \eta, x)$: basic Universal-logic-module for ternary functions, based upon modulo-algebra expansion $U_h(\xi, \eta, x) = \xi \oplus \eta x$
 F : column vector whose entries are the 3^n values of $f(x)$, arranged in increasing order of y ,
 $y = \sum_{i=0}^{n-1} x_i 3^i$
 $L_B(K)$: coefficient column vector based upon modulo-algebra expansion under the polarity $k_{n-1} k_{n-2} \dots k_1 k_0$, where K, L are the decimal expressions of $k_{n-1} \dots k_1 k_0, k_{n-1} \dots k_1 k_0$, respectively

[T]: transform matrix from B] to F]

[T]⁻¹: transform matrix from F] to B]
 \otimes : Kronecker product $\otimes_{i=1}^{n-1} [A_i] = [A_{n-1}] \otimes \dots \otimes [A_1] \otimes [A_0]$ $[P_k]$: transform matrix of expansion coefficients when $x \rightarrow x \oplus k$ $[I^l]$: transform matrix of expansion coefficients when $x \rightarrow (l+1)x$

[P].[T]: product of matrices over GF(3)

Introduction

Several modulo-algebra expansions of multiple-valued functions have been proposed [1]-[3]. Lately the modulo-algebra expansion of multiple-valued functions over Galois field with q numbers, where q is a prime number or a power of a prime number, has been investigated [4]. We will discuss the transform between F] and the Reed-Muller expansion coefficient column matrix B], and also among various B(K)] under different polarities in section 2 by means of the Kronecker product. Minimal modulo-algebra expansion for ternary functions under fixed polarities is further considered.

According to the modulo-algebra expansion, a Universal-logic-module U_f can be introduced [5], where

$$U_f(\alpha, \beta, \gamma, x) = \alpha \oplus \beta x \oplus \gamma x^2 \quad (1)$$

It has been shown that any ternary function may be realized by the use of only this kind of module. Here in section 3 it will be shown that such a Universal-logic-module $U_f(\alpha, \beta, \gamma, x)$ can be composed of two basic Universal-logic-modules $U_h(\xi, \eta, x)$, where $U_h(\xi, \eta, x) = \xi \oplus \eta x$.

The realization of multiple-valued functions using I²L circuits can be found published [6],[7]. In section 4 a number of further I²L circuits realizing ternary functions are presented.

Modulo-algebra Expansion of Multiple-Valued functions under fixed polarities

It is well known that a single-variable ternary function can be written as:

$$f(x) = b_0 \oplus b_1 x \oplus b_2 x^2$$

Define $F]$ as a column vector of a function f , as previously defined. Define $B]$ as the Reed-Muller coefficient column vector for f based upon modulo-algebra expansion. Define $[T]$ as transform matrix from $B]$ to $F]$.

For a single variable, we have:

$$F] = [f_0 \ f_1 \ f_2]^t \quad (2)$$

where f_0, f_1, f_2 correspond to $f(0), f(1), f(2)$ and

$$f(0) = b_0, \quad (3)$$

$$f(1) = b_0 \oplus b_1 \oplus b_2,$$

$$f(2) = b_0 \oplus 2b_1 \oplus b_2$$

$$B] = [b_0 \ b_1 \ b_2]^t \quad (4)$$

$$F] = [T] \cdot B] = \begin{bmatrix} T_{00} & T_{01} & T_{02} \\ T_{10} & T_{11} & T_{12} \\ T_{20} & T_{21} & T_{22} \end{bmatrix} \cdot \begin{bmatrix} b_0 \\ b_1 \\ b_2 \end{bmatrix} \quad (5)$$

Substituting equation (3) into (2), and comparing the result with (5), the transform matrix may be obtained:

$$[T] = \begin{bmatrix} 1 & 0 & 0 \\ 1 & 1 & 1 \\ 1 & 2 & 1 \end{bmatrix} \quad (6)$$

The inverse transform $[T]^{-1}$ is termed transform matrix from $F]$ to $B]$:

$$B] = [T]^{-1} F] \quad (7)$$

Similarly, $[T]^{-1}$ can be determined as follows:

$$[T]^{-1} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 2 & 1 \\ 2 & 2 & 2 \end{bmatrix} \quad (8)$$

Note, both $[T]$ and $[T]^{-1}$ here are over a single variable. For a two-variable ternary function, we have:

$$f(x_1, x_0) = b_0 \oplus b_1 x_0 \oplus b_2 x_0^2 \oplus b_3 x_1 \oplus b_4 x_1 x_0 \oplus b_5 x_1 x_0^2 \oplus b_6 x_1^2 \oplus b_7 x_1^2 x_0 \oplus b_8 x_1^2 x_0^2 \quad (9)$$

In accordance with the Kronecker product and its properties, the above equation may be simplified to:

$$f(x_1, x_0) = [(1x_1 x_1^2) \otimes (1x_0 x_0^2)] \cdot B], \quad (10)$$

where \otimes denotes the Kronecker product. It may be proved that there are the following relations:

$$F] = [T] \otimes^2 \cdot B] \quad (11)$$

$$\text{and } B] = \{[T]^{-1}\} \otimes^2 \cdot F] \quad (12)$$

where

$$[T] \otimes^2 = [T] \otimes [T] = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 2 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 2 & 1 & 1 & 2 & 1 & 1 & 2 \\ 1 & 0 & 0 & 2 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 2 & 2 & 2 & 1 & 1 \\ 1 & 2 & 1 & 2 & 1 & 2 & 1 & 2 \end{bmatrix} \quad (13)$$

$$\{[T]^{-1}\} \otimes^2 = [T]^{-1} \otimes [T]^{-1} = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 2 & 1 & 0 & 0 & 0 & 0 & 0 \\ 2 & 2 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 2 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 2 & 0 & 2 \\ 0 & 0 & 0 & 1 & 1 & 1 & 2 & 2 \\ 2 & 0 & 0 & 2 & 0 & 0 & 2 & 0 \\ 0 & 1 & 2 & 0 & 1 & 2 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix} \quad (14)$$

Similarly for n -variable ternary functions, the following equations may be derived:

$$f(x_{n-1}, \dots, x_1, x_0) = \left[\bigotimes_{i=0}^{n-1} (1x_i x_i^2) \right] \cdot B] \quad (15)$$

$$F] = [T] \otimes^n \cdot B] \quad (16)$$

$$B] = \{[T]^{-1}\} \otimes^n \cdot F] \quad (17)$$

Recalling that the Reed-Muller expansion of a binary function may be derived under different polarities of the input variables, the concept of variable-polarity can be introduced in the multiple-valued function case as well [8,9]. Consider the generalized modulo-algebra expansion of an n -variable ternary function:

$$f(\overset{\circ}{x}_{n-1}, \dots, \overset{\circ}{x}_1, \overset{\circ}{x}_0) = \left[\bigotimes_{i=0}^{n-1} (1\overset{\circ}{x}_i \overset{\circ}{x}_i^2) \right] \cdot B], \\ = b_0 \oplus b_1 \overset{\circ}{x}_0 \oplus b_2 \overset{\circ}{x}_0^2 \oplus \dots \\ \oplus b_{3^{n-1}-1} \overset{\circ}{x}_{n-1}^2 \dots \overset{\circ}{x}_1^2 \overset{\circ}{x}_0^2, \quad (18)$$

where $\overset{\circ}{x}$ is defined as the polarity-expression of x , where it takes a different output value for each possible input value, i.e. there is no loss of information. In ternary system each variable may take six possible polarities, including the variable value itself. They are shown in Table 1.

In the above table the entries in the left column are corresponding modulo-algebra expansions of various polarity-expressions of variable x_1 . Note that the last three entries are mod-3 products of the corresponding above entries and constant two. Thus a generalized equation can be obtained:

$$\overset{\circ}{x}_1 = (l \oplus 1) \cdot (x_1 \oplus k), \quad (19)$$

x_1	0	1	2
$1 \oplus x_1$	1	2	0
$2 \oplus x_1$	2	0	1
$2x_1$	0	2	1
$2 \oplus 2x_1$	2	1	0
$1 \oplus 2x_1$	1	0	2

Table 1 The polarities of a ternary variable x_1

$k = 0, 1, 2$ and $l = 0, 1$

Therefore there are $(3!)^n = 6^n$ possible n -variable ternary modulo-algebra expansions. It is said to be the unmodified form when:

$l = 0, k = 0$

The above transform (19) can be divided into two steps. The first transform is termed the k -transform, in which we consider $l = 0$. The second transform is termed the l -transform. Now let us consider the k -transform. Take a single-variable function as an example.

Suppose

$$f(x) = b_0^{(k)} \oplus b_1^{(k)} \cdot x \oplus b_2^{(k)} \cdot x^2$$

$$= [1x^2] \cdot [b_0^{(k)} b_1^{(k)} b_2^{(k)}]^t \quad (20)$$

Consider the k -transform

$$\overset{\circ}{x} = x \oplus k, \quad k = 0, 1, 2 \quad (21)$$

If $b_j^{(0)}$ is expressed by b_j , i.e. $b_j \equiv b_j^{(0)}$, then the standard form ($k = 0, l = 0$) may be obtained:

$$f(x) = b_0 \oplus b_1 x \oplus b_2 x^2 = [1x^2] \cdot \begin{bmatrix} b_0 \\ b_1 \\ b_2 \end{bmatrix} \quad (22)$$

From (21) we obtain:

$$(1\overset{\circ}{x}^2) = (1xx^2) \cdot \begin{bmatrix} 1 & k & k^2 \\ 0 & 1 & 2k \\ 0 & 0 & 1 \end{bmatrix} \quad (23)$$

and

$$(1xx^2) = (1\overset{\circ}{x}^2) \cdot \begin{bmatrix} 1 & 2k & k^2 \\ 0 & 1 & k \\ 0 & 0 & 1 \end{bmatrix} \quad (24)$$

If we define

$$[P_k] = \begin{bmatrix} 1 & 2k & k^2 \\ 0 & 1 & k \\ 0 & 0 & 1 \end{bmatrix} \quad (25)$$

and

$$[P_k]^{-1} = \begin{bmatrix} 1 & k & k^2 \\ 0 & 1 & 2k \\ 0 & 0 & 1 \end{bmatrix} \quad (26)$$

Substituting (24) into (22) and comparing with (20), we obtain:

$$B^{(K)} = [P_k] \cdot B$$

Similarly the reverse transform is as follows:

$$B = [P_k]^{-1} \cdot B^{(K)}$$

For a n -variable ternary system, 3^n different modulo-algebra expansion coefficient vectors $B^{(K)}$ can be derived if each variable $\overset{\circ}{x}_i = x_i \oplus k_i$ takes every possible value, where K is decimal number of ternary $k_{n-1} \dots k_1 k_0$, $K = 0, 1, \dots, 3^n - 1$.

The following equation may be obtained by using a Kronecker product and the equation (25):

$$B^{(K)} = \left\{ \bigotimes_{i=0}^{n-1} [P_{k_i}] \right\} \cdot B \quad (27)$$

It is obvious that the complexity of the various modulo-algebra expansion coefficient vectors $B^{(K)}$ of a function varies with K . The more zero-coefficients in $B^{(K)}$, i.e. the fewer the necessary product-terms in the modulo-algebra expansion, the simpler the function form.

Example 1

Consider a two-variable ternary function expressed by Fig. 1. From the K -map its column vector is

$$F = [0 \ 2 \ 0 \ 2 \ 1 \ 0 \ 0 \ 2 \ 0]^t$$

$x_0 \backslash x_1$	0	1	2
0	0	2	0
1	2	1	2
2	0	0	0

Fig. 1 Example 2-variable ternary function

The unmodified expansion coefficient vector can be obtained from the equations (12) and (14):

$$B = [0 \ 1 \ 1 \ 1 \ 2 \ 1 \ 1 \ 2 \ 1]^t$$

Therefore its modulo-algebra expansion is as follows:

$$f(x_1, x_0) = x_0 \oplus x_0^2 \oplus x_1 \oplus 2x_1 x_0 \oplus x_1 x_0^2$$

$$\oplus x_1^2 \oplus 2x_1^2 x_0 \oplus x_1^2 x_0^2$$

When the eight other possible polarities are considered, it is found that there are the least non-zero coefficients when $k_1 = 2, k_0 = 1$, i.e. $K = 7$.

The corresponding expansion coefficient vector can be derived from the equations (25) and (27):

$$B^{(7)} = ([P_2] \otimes [P_1]) \cdot B = \begin{bmatrix} 1 & 1 & 1 \\ 0 & 1 & 2 \\ 0 & 0 & 1 \end{bmatrix} \otimes \begin{bmatrix} 1 & 2 & 1 \\ 0 & 1 & 1 \\ 0 & 0 & 1 \end{bmatrix} \cdot B$$

1	2	1	1	2	1	1	2	1	0	0
0	1	1	0	1	1	0	1	1	1	2
0	0	1	0	0	1	0	0	1	1	0
0	0	0	1	2	1	2	1	2	1	0
0	0	0	0	1	1	0	2	2	2	0
0	0	0	0	0	1	0	0	2	1	0
0	0	0	0	0	0	1	2	1	1	0
0	0	0	0	0	0	0	1	1	2	0
0	0	0	0	0	0	0	0	1	1	1

Its corresponding modulo-algebra expansion therefore is as follows:

$$f(x_1, x_0) = 2\tilde{x}_0 \oplus \tilde{x}_1^2 \cdot \tilde{x}_0^2$$

After choosing the optimum K, further consider the determination of optimum L, where L is the decimal expression of binary $k_{n-1} \dots k_0, k_i \in (0,1)$. Similarly,

we may obtain transforms corresponding to a replacement of $k = (k \oplus 1) \cdot x$. For a single-variable ternary function, we find:

$$\begin{aligned} B^{(K)} &= [I] \cdot B^{(K)} \\ k^{(K)} &= [I]^{-1} \cdot B^{(K)} \end{aligned} \quad (28)$$

where

$$[I] = [I]^{-1} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1+k & 0 \\ 0 & 0 & 1 \end{bmatrix} \quad (29)$$

It can be seen that the k -transform does not change the number of non-zero coefficients, since all diagonal elements are non-zero and the others are zero in $[I]$. For n -variable ternary function, we derive

$$\begin{aligned} L_B^{(K)} &= \left\{ \bigoplus_{i=0}^{n-1} [I] \right\} \cdot B^{(K)} \\ B^{(K)} &= \left\{ \bigoplus_{i=0}^{n-1} [I] \right\} \cdot L_B^{(K)} \end{aligned} \quad (30)$$

Although the number of non-zero coefficients remains unchanged, the number of coefficients with value 2 varies with different L. The fewer the number of these coefficients, the simpler is the corresponding modulo-algebra expansion of a function. Therefore the optimum procedure can be stated as follows. Firstly search for the optimal K value under the K-transform so that the number of non-zero coefficients is minimised. Then determine the optimal L value under L-transform so that the number of coefficients being two is minimum. It may be seen that only $3^n + 2^n$ searches are necessary for any n -variable ternary function, against 6^n exhaustive searches. Consider the above Example 1, we can find the number of coefficients is being two is minimum when $L = 1$, i.e. $k_1 = 0, k_0 = 1$. The

corresponding coefficient vector is:

$$L_B^{(K)} = l_B^{(7)} = 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$$

The corresponding modulo-algebra expansion is:

$$f(x_1, x_0) = (2\tilde{x}_0) \oplus (\tilde{x}_1)^2 \cdot (2\tilde{x}_0)^2$$

Note that in this case the non-zero coefficients of all products are of unity value.

Universal-Logic-Modules

Hurst and Tokmen have disclosed a Universal-logic-module based on modulo-algebra for a ternary system [5]:

$$U_f(\alpha, \beta, \gamma, x) = \alpha \oplus \beta x \oplus \gamma x^2 \quad (31)$$

This may be decomposed into smaller cells:

$$U_f(\alpha, \beta, \gamma, x) = \alpha \oplus \beta x \oplus \gamma x^2 = \alpha \oplus x(\beta \oplus \gamma x) = \alpha \oplus U_{hx}$$

$$\text{Here } U_h(\xi, n, x) = \xi \oplus nx \quad (32)$$

It is obvious that a $U_f(\alpha, \beta, \gamma, x)$ can be realized by two U_h cells as shown in Fig.2. Therefore U_h forms a complete set. The advantages using U_h are a simpler algebraic expression and flexibility in employment. After examining all twenty-seven single variable ternary functions, it can be shown that in addition to constants 0, 1 and 2 and variable x itself, nine of them may be realized by only one U_h . They are:

- $f_1(x) = x^2, (0, x)$
- $f_4(x) = x \oplus x^2, (x, x)$
- $f_6(x) = 2x, (0, 2)$
- $f_{10}(x) = 1 \oplus x^2, (1, x)$
- $f_{12}(x) = 1 \oplus x, (1, 1)$
- $f_{15}(x) = 1 \oplus 2x, (1, 2)$
- $f_{19}(x) = 2 \oplus x^2, (2, x)$
- $f_{21}(x) = 2 \oplus x, (2, 1)$
- $f_{24}(x) = 2 \oplus 2x, (2, 2)$




Fig.2 Implementation of U_f using two U_h modules

The values in brackets express the corresponding input patterns. Note five of nine are merely polarities variation of variable x. They are

$$f_{12}(x) = 1 \oplus x, = \bar{x}, f_{21}(x) = 2 \oplus x, = \bar{\bar{x}}, f_6(x) = 2x, \\ f_{24}(x) = 2 \oplus 2x, = 2\bar{x}, f_{15}(x) = 1 \oplus 2x, = 2\bar{\bar{x}}.$$

Thus the various polarities of variable x can be realized using a single U_h .

Realization of ternary logic using I²L circuits

The basic operations in modulo-algebra are mod-3 addition, and mod-3 multiplication [10]. They may be reduced to addition, multiplication and mod-3 limit. Here we consider the realization of some ternary logic circuits.

Polarity-transform circuits

Figs.3(a)-(f) give various polarity-transform circuits. Fig.3(a) is a complement circuit; Fig.3(b) is a circuit for multiplication by two. Fig.3(c)-(f) show how other polarity-transform circuits may be obtained in terms of appropriate serial connection of the above two circuits. The function of Figs. 3(e) and (f) is the same, but the circuit of (e) is simpler.

Mod-3 addition

Mod-3 adder is shown in Fig.4. It can be seen that the upper branch creates arithmetic addition, the lower branch being a mod-3 limiter.

Mod-3 multiplication

The difficulty of realizing multiplication of two variables consists in the physical interpretation of multiplicand and multiplier. If product and




Fig.3 I²L polarity-transform circuits




Fig.4 Mod-3 adder realisation (a) circuit, (b) legend, (c) K-maps

multiplicand are expressed by using the same physical measure, say electrical current, then the multiplier becomes a pure number without any physical meaning. However, up to now any simple effective control of amplification in terms of current has not been found. In a binary system, this difficulty is avoided because the operation of multiplication and the minimum of two variables 0,1 is the same.

We extend this interpretation into the ternary system. Fig. 5(a) illustrates that the multiplication of two variables can be divided into two operations. The central K-map of Fig.5(a) denotes minimum of variables, i.e. $x \wedge y$. Since $x \wedge y = \bar{x}\bar{y}$, this may be implemented as shown in Fig.5(b). The RH K-map expresses $\bar{2}(x+y)$, i.e.

$$\bar{2}(x+y) = \begin{cases} x + y - 2, & \text{if } x + y > 2 \\ 0 & \text{otherwise} \end{cases}$$

Fig.5(b) gives the total realization. The upper part implements $x \wedge y$; the centre realizes $\bar{2}(x+y)$, and the lower is the mod-3 limiter. The functions of various points A - D are expressed in the corresponding K-maps shown in Fig.5(d).

Arithmetic circuits

On the bases of mod-3 addition and mod-3 multiplication, full-adder and full-multiplier with carry may be designed. Figs.6(a) and (b) show their I²L circuits respectively, where C is carry input and C' is carry output.

U_h circuit

This may be realized by the cascade of a mod-3 multiplier and a mod-3 adder, as shown in Fig.7.




Fig. 5 Mod-3 multiplier realisation

Conclusions

The modulo-algebra expansion of a ternary function has been discussed in terms of modulo-algebra and Kronecker product. Because of the six possible polarities of a ternary variable the minimization of ternary functions is more complicated than that of the corresponding binary case. A minimization procedure has been suggested. Since the mod-3 multiplier costs are high, the first step is a search for the optimum K to make the number of non-zero expansion coefficients minimum. On the basis of this new function, we then find the optimum L corresponding to the minimum number of product terms which have coefficients of two. Such a searching process can be implemented by using a computer search.

A basic Universal-logic-module, two of which are capable of realizing any single-variable ternary function, has also been considered. A number of I²L circuits realizing various ternary functions have been proposed.

References

- Berlin, R.D., "Synthesis of N-valued switching circuits", IRE Trans., EC-7, 1958, pp.52-56.
- Lowenschuss, O., "Non-binary switching theory", IRE Natn. Conv. Rec. 6(4), 1958, pp.305-317.
- Tamari, D., "Some mutual applications of logic and mathematics", Proc. 2nd Int. Colloq. of Mathematical Logic, 1952, pp.89-90.




Fig. 6 Full-adder and full-multiplier realisations (a) adder, (b) multiplier




Fig. 7 Basic universal-logic-module U_h

- Green, D.H. and Taylor, I.S., "Modular representation of multiple-valued logic systems", Proc.IEE, 121, 1974, pp.409-418.
- Tokmen, V.H. and Hurst, S.L., "A consideration of Universal-logic-module for ternary synthesis, based upon Reed-Muller coefficients", Proc. 9th Int. Symp. MVL, 1979, pp.248-256.
- Dao, T.T., McCluskey, E.J. and Russell, L.K., "Multi-valued integrated injection logic", IEEE Trans., C-26, 1977, pp.1233-1241.
- McCluskey, E.J., "Logic design of multi-valued I²L logic circuits", IEEE Trans., C-28, 1979, pp.546-559.
- Wu, X., Chen, X. and Hurst, S.L., "Mapping of Reed-Muller coefficients and the minimisation of exclusive-OR switching functions", Proc.IEE Part E, 129, 1982, pp.15-20.
- Green, D.H. and Taylor, I.S., "Multiple-valued switching circuit design by means of generalised Reed-Muller expansions", Digital Processes, 2, 1976, pp.63-81.
- Hurst, S.L., "Logical Processing of Digital Signals", Crane Russak, N.Y. and Edward Arnold, London, 1978.

Author Index

Baldwin, J.F.	416	Mouftah, H.T.	64
Brombacher, A.C.	152	Mukaidono, M.	286
Bucholc, K.	361	Muranaka, N.	21
Butler, J.T. 94, 162,	350	Muta, S.	61
Chen, T.	314	Muzio, J.C.	111
Chen, X.	424	Nakamichi, M.	300
Current, K.W.	190	Nakamura, A.	214
Dao, T.T.	255	Nakashima, K.	172
de Groot, J.	152	Ninomiya, T.	228
Demetrovics, J. 122,	126	Ohkura, Y.	294
Dhar, S.	337	Peña, L.	129
Epstein, G.	111	Ping, D.	342
Fang, K.-Y.	397	Pugsley, J.H. 249,	328
Fleisher, H.	138	Rajski, J.	306
Freitas, D.A.	190	Reischer, C.	183
Fujita, S.	84	Rónyai, L. 122,	126
Fukuda, N.	172	Rose, A.	208
Fukumura, T.	78	Rosenberg, I.G.	2
Goto, M.	228	Santrakul, K.	28
Gu, W.-N.	56	Sasao, T.	103
Guccione, S.	47	Sen, A.	356
Gupta, A.S.	356	Shimada, R.	294
Haga, T.	78	Sillio, C.B., Jr.	249
Hannák, L.	122	Simovici, D.A.	183
Hasegawa, T.	294	Sinutko, M., Jr.	328
Higuchi, T. 146,	236	Smith, K.C.	64
Hikita, T.	2	Suzuki, K.	236
Hu, M.	64	Swartwout, R.	408
Imanishi, S.	21	Tanaka, M.	201
Inoue, T.	196	Taniguchi, K.	196
Itoh, H.	300	Termini, S.	47
Iwai, S.	36	Togai, M.	279
Kabat, W.C.	366	Tomabechi, N.	146
Kameyama, M. 146,	236	Tortora, R.	47
Kandel, A.	264	Trillas, E.	222
Kao, S.	228	Tyszer, J.	306
Katai, O.	36	Ueno, F.	196
Katz, M. 42,	219	Vranesic, Z.G.	242
Kerkhoff, H.G.	152	Wakui, F.	201
Klinkhachorn, P.	408	Wang, P.P.	279
Lee, J.	162	Watanabe, T.	72
Lee, S.C.	28	Wojcik, A.S. 12,	397
Li, M.	56	Wu, X.	424
Liu, Z. 177,	314	Yamamoto, Y.	84
Luginbuhl, D.R.	264	Yamato, K.	172
Matsumoto, M.	72	Yanagita, M.	172
Miller, D.M.	111	Yang, T.C.	12
Mine, H.	84	Yuan, Y. 177,	314
Miyoshi, Y.	172	Zaky, S.G.	242
Mizumoto, M.	273	Zhang, Z.	314

END

FILMED

4-85

DTIC