

Accession For
NTIS GRASI TA
DTIC TAP
Unannounced
Justification
·····
By
Distribution/
Availability Codes
Avent on you
Dist Specifi
I A

F

FTD -ID(RS)T-0166-82

## EDITED TRANSLATION

FTD-ID(RS)T-0166-82

DTIC

COPY INSPECTED

11 March 1982

MICROFICHE NR: FTD-82-C-000300

ELECTRONIC COMMUTATOR

By: L.A. Dubitskiy and Yu.I. Kuz'min

English pages: 6

Source: USSR Patent Nr. 262958, 4 February 1970, pp. 1-3

Country of origin: USSR Translated by: Robert D. Hill Requester: USAMICOM Approved for public release; distribution unlimited.

THIS TRANSLATION IS A RENDITION OF THE ORIGI-NAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DI-VISION.

PREPARED BY:

TRANSLATION DIVISION FOREIGN TECHNOLOGY DIVISION WP-AFB, OHIO.

FTD\_ID(RS)T-0166-82

Date 11 Mar 10 82

The second second

<u>Blook</u>	Italic	Transliteration	Block	Italic	Transliteratic:.
÷ á	A a	A, a	Рр	Рр	R, r
5 C	56	В, b	Сс	C c	S, s
≘ a	B •	V, v	Τт	T m	T, t
	Γ ε	З, з	Уу	Уу	U, u
~ -	ДЭ	D, d	φp	Φφ	F, f
Ξe	E «	Ye, ye; E, e*	X x	Xx	Kh, kh
<b>-</b> -	ж ж	2h, th	цц	Ц 4	Ts, ts
3 а	33	l, 1	Ч ч	Ч ч	Ch, ch
1° 10	Иц	I, 1	ш	Ш ш	Sh, sh
e' et	A 1	Х, У	المرأ اللل	Щ щ	Sheh, sheh
<b>7</b> . 4	K x	K, k	Ъъ	ъ .	11
н л	ЛА	ī, 1	51 ⇔	Ы ч	¥, У
Ъ.	Мм	M, m	рь	ь.	1
	H ×	N, n	Ээ	э,	E, e
С с	0 0	), o	Юю	10 xo	Yu, yu
а а	Πn	P, p	Яя	Яя	Үа, уа

T. J. BUARD ON GEOGRAPHIC NAMES TRANSLITERATION SYSTEM

 $*_{y=}$  initially, after vowels, and after ъ, ъ; e elsewhere. When written as ë in Russian, transliterate as yë or ë.

## RUZZIAN AND ENGLISH TRIGONOMETRIC FUNCTIONS

Russian	English	Russian	English	Russian	English
sin	sin	sh	sinh cosh	arc sh arc ch	sinn]; cosh ;
೦೦ಽ ಶಕ್ಷ	cos tan	ch th	tanh	arc th	tann
otg sec	cot sec	cth sch	coth sech	are eth are sch	coth <sup>t</sup> sech <sup>t</sup>
cosec	csc	csch	csch	are esch	esch <sup>-1</sup>

Russian	English
rot	ourl
lg	log

i

## ELECTRONIC COMMUTATOR

Authors of invention - L.A. Dubitskiy and Yu.I. Kuz'min

The invention refers to electronic-measuring technology, is designed for obtaining a sequence of pulses, shifted in time and space, from an arbitrary number of pulses of different duration, and can be used in multichannel measuring systems, in systems of remote signal ing, and in counting technology.

Widely used at present are electronic commutating devices which are a combination of separate two-phase triggers joined by means of logic circuits or chains of triggers separated by delay circuits, and also commutating devices which consist of triggers joined by a general emitter resistance and crossover circuits. These devices have a very narrow frequency band of synchronization of timing frequency at the assigned values of timing capacitors and a low load capacity owing to the unsaturated operating mode of the transistors.

The purpose of the proposed invention is to contruct an electronic commutator which contains a small number of active elements and possesses high reliability. This is achieved by the fact that introduced into the commutator is a forbidden circuit, to one input of which, through a differentiating circuit, is connected a source of the interrogation pulses and to the other input - a source of pulsed power feed, and its output is connected to the second input of each of the coincidence circuits.

Figure 1 depicts a block diagram of an electronic commutator the control of which is carried out by means of a single-cycle

commutation of the pulse feed voltage, and Fig. 2 shows the block diagram of an electronic commutator the control of which is carried out by means of two-cycle commutation of the pulsed feed voltage.

The electronic commutator given on Fig. 1 consists of n pulse--potential comparison circuits 1, n storage circuits (capacitors) 2, n single-transistor amplifier-limiters 3, the output of which (collector of the transistor) is connected with the control input of the pulse-potential comparison circuits, and the input (base of the transistor) is connected through the storage circuit with the output of the same comparison circuits. The pulsed input of the comparison circuits is connected to the output of the forbidden circuit 4, connected by the inhibiting input through the differential circuit 5 with the source 6 of interrogation pulses and by the pulsed input with source 7 of the pulsed feed voltage. The output of each amplifier--limiter is connected with the input of the subsequent amplifier--limiter through the crossover capacitor or diode-capacitor circuit 8 so that formed is a chain of series connected amplifier-limiters.

In the initial state the n-l transistors are closed, and one is opened. In these states the transistors can be found as long as possible due to the use of the auxiliary pulsed feed voltage arriving at the pulsed input of the inhibited circuit. Realization of these states is achieved in the following way.

When the amplifier-limiter 3 is disengaged, i.e., the transistor is inhibited, the voltage from the output of the transistor inhibits the pulse-potential coincidence circuit, preventing the passage of the pulsed feed voltage to the storage circuit. With this mode, formed on the base of the transistor is the cutoff bias, owing to which the transistor can be turned off for an infinitely long time.

The turning on the amplifier-limiter, i.e., the cutoff of the transistor, leads to a change in the potential at the control input of the pulsed potential concidence circuit 1. It is opened, and the pulsed feed voltage begins to proceed to the storage circuit 2, reproducing the cutoff bias on the base of the transistor. The cutoff bias is held practically constant due to the boost charge of the storage circuit accomplished continuously by the pulses of the appropriate polarity. The transistor can thus be found in the opened

2

state for as long as possible.

The interrogation pulse coming from source 6 of the interrogation pulses is differentiated by circuit 5 and in the form of a half-wave goes to the inhibited circuit 4, inhibiting the feed to the pulse--potential coincidence circuits 1 of the pulse feed voltage.

The short-term turning off of source 7 of the pulsed feed voltage causes the turning off of the opened transistor. Formed on its collector is the corresponding differential (of voltage), which is fed through the crossover circuit to the base of the next transistor and cuts it off. And further, the transistor is held in the opened state by the pulsed feed voltage, which appears at the output of the inhibited circuit 4 upon completion of the action of the interrogation pulse on it. The arrival of the next interrogation pulse turns off the given transistor and turns on the next one, i.e., the advancement from one transistor to the other is carried out by means of commutation of the pulsed feed voltage. This commutation is single-cycle, since the movement is provided by pulses of the same interrogation sequence.

For the purpose of increasing the speed of response of the commutator, it is expedient to use two-cycle commutation of the pulsed feed voltage.

The electronic commutator in which the advancement of the pulse is accomplished by means of two-cycle commutation of pulsed feed voltage is given on Fig. 2. It consists of n pulse-potential coincidence circuits 1, n storage circuits 2, n single-transistor amplifier-limiters 3, the output of which is connected with the control input of the pulse-potential coincidence circuits, and the input of which is connected through the storage circuit with the output of the same circuits. The enumerated n connections are divided into two groups, even and odd, with n/2 connections in a group. Each connection is connected by pulsed inputs of the pulse-potential coincidence circuits to the output of the corresponding inhibited circuits 9 and 10, which are connected by the inhibiting inputs with outputs of the two-cycle source of interrogation pulses 11, for example, a trigger with a counting start, and by pulsed inputs - with source 7 of the pulsed feed voltage. The output of each amplifier-limiter is connected to the input of the next amplifier-limiter through the crossover circuit 8 so that formed is a small chain of series connected amplifier-limiters with even and odd numbers.




Fig. 1.

Fig. 2.

This electronic commutator operates in the following way.

In the initial state n-l transistors are closed, and one is opened. The interrogation sequences taken from arms of the two--cycle source 6 of the interrogation pulses are sequences of pulses having the phase shift  $\pi$ . These sequences proceed to the inhibiting inputs of the inhibiting circuits, thus ensuring the commutation of the pulsed feed voltages on the buses connecting the pulsed inputs of the pulse-potential coincidence circuits of the even and odd groups with the phase shift  $\pi$ . This means that at any moment of time there is a pulsed feed voltage on one of the buses, and on the other it is absent.

Thus the transistor opened in the initial state is closed with removal from the bus, to which it is connected, of the pulsed feed

voltage. Formed on its collector is a voltage differential, which is fed through the crossover circuit to the base of the next transistor and cuts it off. Since each successive transistor is connected to the bus, the feed of which is carried out in an opposite phase to the preceding one, then, consequently, the triggering of the next transistor coincides in time with the appearance of the pulsed feed voltage, and the transistor remains turned on.

Thus the arrival of each following interrogation pulse causes commutation of the pulsed feed voltage on the buses and, correspondingly, the advancement from the preceding transistor to the next one. Such commutation is two-cycle, since the advancement is ensured by two sequences having a phase shift with respect to each other equal to  $\pi$ .

As was noted, the two-cycle commutation makes it possible to ensure the feed of each of the buses, which joins the pulsed inputs of the pulse-potential coincidence circuits of the even and odd groups out of phase. This means that the pulsed feed voltage is not fed to each disengaging transistor during a duration equal to 1/2 of the repetition interval of the interrogation pulses. Thus, unlike the commutators constructed according to the design with a single--cycle commutation of the pulse feed voltage, the time taken for recovery of capacitors of the connection amplifier-limiter-storage circuit-pulse-potential coincidence circuit is considerably increased, which leads, in turn, to an increase in the speed of response of the commutators with two-cycle commutation, although it requires a certain increase in equipment.

Thus from the operation of circuits of electronic commutators, it is evident that they are quite simple, and transistors required for their construction are twice less than those in the known circuits. And this, in turn, is indicative of the higher reliability and lower cost of the proposed circuits.

## Claim of the invention

An electronic commutator consisting of n series connected groups each containing a pulse-potential coincidence circuit, a storage capacitor, and amplifier-limiter, the output of which is connected to one input of the coincidence circuit, which is different in that for the purpose of reducing the number of active elements and increasing the reliability, introduced into the commutator is an inhibiting circuit, to one input of which connected through a differentiating circuit is a source of interrogation pulses, and to the other input there is connected the source of the pulsed feed, and its output is connected to the second input of each of the coincidence circuits.

