

AD-A113 732

FOREIGN TECHNOLOGY DIV WRIGHT-PATTERSON AFB OH

F/8 9/5

PULSE REPETITION FREQUENCY DIVIDER:(U)

MAR 82 L A DUBITSKIY, Y M SHEREMET

FTD-ID(RS)T-0168-82

UNCLASSIFIED

NL

TOP SECRET



END

DATE

FILED

5-82

DTIC

2

FTD-ID(RS)T-0165-82

AD A113732


FOREIGN TECHNOLOGY DIVISION



PULSE REPETITION FREQUENCY DIVIDER

by

L.A. Dubitskiy and Ye.M. Sheremet



DTIC
COLLECTED
APR 22 1982
H

DTIC FILE COPY



Approved for public release;
distribution unlimited.

82 04 22 067

EDITED TRANSLATION

FTD-ID(RS)T-0165-82

10 March 1982

MICROFICHE NR: FTD-82-C-000292

PULSE REPETITION FREQUENCY DIVIDER

By: L.A. Dubitskiy and Ye.M. Sheremet

English pages: 7

Source: USSR Patent Nr. 202216, 14 September 1967, pp. 1-3

Country of origin: USSR

Translated by: Gale M. Weisenbarger

Requester: USAMICOM

Approved for public release; distribution unlimited.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	<input type="checkbox"/>
By _____	
Distribution _____	
Availability _____	
Dist	Av
A	

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:
TRANSLATION DIVISION
FOREIGN TECHNOLOGY DIVISION
WP.AFB, OHIO.



U. S. BOARD ON GEOGRAPHIC NAMES TRANSLITERATION SYSTEM

Block	Italic	Transliteration	Block	Italic	Transliteration
А а	<i>А а</i>	A, a	Р р	<i>Р р</i>	R, r
Б б	<i>Б б</i>	B, b	С с	<i>С с</i>	S, s
В в	<i>В в</i>	V, v	Т т	<i>Т т</i>	T, t
Г г	<i>Г г</i>	G, g	У у	<i>У у</i>	U, u
Д д	<i>Д д</i>	D, d	Ф ф	<i>Ф ф</i>	F, f
Е е	<i>Е е</i>	Ye, ye; E, e*	Х х	<i>Х х</i>	Kh, kh
Ж ж	<i>Ж ж</i>	Zh, zh	Ц ц	<i>Ц ц</i>	Ts, ts
З э	<i>З э</i>	Z, z	Ч ч	<i>Ч ч</i>	Ch, ch
И и	<i>И и</i>	I, i	Ш ш	<i>Ш ш</i>	Sh, sh
Й й	<i>Й й</i>	Y, y	Щ щ	<i>Щ щ</i>	Shch, shch
К к	<i>К к</i>	K, k	Ъ ъ	<i>Ъ ъ</i>	"
Л л	<i>Л л</i>	L, l	Ы ы	<i>Ы ы</i>	Y, y
М м	<i>М м</i>	M, m	Ь ь	<i>Ь ь</i>	'
Н н	<i>Н н</i>	N, n	Э э	<i>Э э</i>	E, e
О о	<i>О о</i>	O, o	Ю ю	<i>Ю ю</i>	Yu, yu
П п	<i>П п</i>	P, p	Я я	<i>Я я</i>	Ya, ya

*ye initially, after vowels, and after ь, ь; e elsewhere.
When written as ë in Russian, transliterate as yë or ë.

RUSSIAN AND ENGLISH TRIGONOMETRIC FUNCTIONS

Russian	English	Russian	English	Russian	English
sin	sin	sh	sinh	arc sh	sinh ⁻¹
cos	cos	ch	cosh	arc ch	cosh ⁻¹
tg	tan	th	tanh	arc th	tanh ⁻¹
ctg	cot	cth	coth	arc cth	coth ⁻¹
sec	sec	sch	sech	arc sch	sech ⁻¹
cosec	csc	csch	csch	arc csch	csch ⁻¹

Russian English

rot curl
lg log

PULSE REPETITION FREQUENCY DIVIDER

L. A. Dubitskiy and Ye. M. Sheremet

L'vov Design Bureau.

Known pulse repetition frequency dividers contain a driven multivibrator with collector-base connections and an emitter follower in the charging circuit of the time-setting capacitor.

A shortcoming of these devices is the reduced maximum frequency of the input pulses and the low limits of change of the duration and the on-off time ratio of the output pulses.

The suggested device differs from the known devices in that a stabilatron is connected in series with the discharge resistor of the time-setting capacitor. Its cathode is connected between the base of the normally open transistor and the plate of the capacitor and a voltage divider is connected between the anode of the stabilatron and

the base of the normally closed transistor.

This makes it possible to raise the maximum frequency of the input pulses and to expand the limits of change of the duration and the on-off time ratio of the output pulses.

The drawing shows the schematic of the divider.

It is a circuit of a single-capacitor multivibrator with collector-base connections, made up of transistors 1-3. Transistor 2, and also resistor 4, which assigns the displacement in the base of the transistor, and resistor 5 which limits the collector current of the indicated transistor make up the emitter follower which is connected in the charging circuit of the time-setting capacitor 6.

The time-setting circuit consists of resistor 7 and the time-setting capacitor 6. In this circuit stabilatron 8 is connected in series with resistor 7. Resistors 9 and 10 form the voltage divider.

To the input of the frequency divider, through the dividing capacitor 11 a signal is fed in the form of sequential rectangular pulses of negative polarity with an assigned repetition frequency. In its absence the circuit is in the "initial" state: transistor 1 is

closed, transistor 3 is open, capacitor 6 is charged. The arrival of a triggering pulse is characterized by the triggering of transistor 1. At this time the voltage to which capacitor 6 has been charged turns out to be applied to the base of transistor 3. The latter closes. The time constant of the discharge of capacitor 6 determines the length of the pause between pulses and depends basically on the value of capacitor 6 and resistor 7. Connected in series with resistor 7, is stabilatron 8, the stabilization voltage of which is selected close to the collector supply voltage.

In the absence of trigger pulses the voltage on the stabilatron decreases until it approaches the collector supply voltage. The resistance of the stabilatron in this case rises sharply and subsequent discharge of capacitor 6 is realized with a greater time constant as a result of which the pause between pulses increases considerably.

In the presence of triggering pulses the indicated state is absent inasmuch as the reversal of the circuit occurs with a voltage on the stabilatron which converts the stabilization voltage. The discharge current of capacitor 6, and consequently the collector current of transistor 1, in this case is rather large. It should be noted that in the described device the value of the discharge resistor 7 is selected to be smaller than in known devices, as a

result of which capacitor 6 discharges with a large discharge current. This, and also the circumstance noted above, give evidence of the low degree of saturation of transistor 1 which accelerates the reversal of the circuit and raises the maximum frequency of division. Reversal of the circuit is accomplished by triggering pulses arriving at the base of transistor 3 in two different ways.

The first way is a circuit consisting of capacitor 11, resistor 10 and stabilatron 8. With a voltage on capacitor 6 which exceeds the amplitude of pulses which have passed to the cathode of the stabilatron 8, transistor 3 is reliably closed, and capacitor 6 discharges. The discharge continues until the moment at which equality of the indicated voltages is reached and the circuit reverses. On the collector of transistor 6 a leading pulse front is formed. It should be noted that in the given case the leading pulse front, as a rule, is preceded by characteristic surges the cause of which is the brief closing of transistor T6 by the triggering pulses. Upon termination of the action of the triggering pulse the voltage stored on capacitor 4 closes transistor T6, the circuit returns to the previous state, and capacitor 4 continues to discharge until the arrival of the next triggering pulse.

The second way is a circuit consisting of capacitor 11, diode 12, resistor 4, and capacitor 6. The triggering pulses, arriving at

the input of the present circuit, are differentiated, in which case the time constant of the differentiating circuit has various values during formation of the negative- and positive half waves. Formation of the negative half wave is accomplished by a circuit, the time constant of which is determined by the value of capacitor 11, by the resistance of diode 12 and the output resistance of the open transistor 1. The negative half wave is removed from the collector of transistor 1 and through resistor 4 and capacitor 6 is transmitted to the base of transistor 3. With a voltage on capacitor 6 which exceeds the amplitude of the negative half wave, transistor 3 is reliably closed and capacitor 6 discharges. The discharge continues until the moment at which equality of the indicated voltages is realized and the circuit reverses. On the collector of transistor 3 a leading pulse front is formed.

The positive half wave is transmitted to the base of transistor 3 through stabilatron 8 but does not have a significant effect on the operation of the circuit. Reversal of the circuit is accomplished by the joint action of two pulses: the trigger pulse transmitted by the circuit of elements 11, 10, 8 to the base of transistor 3 and the negative half wave of the differentiated trigger pulse. The combined action of the indicated pulses and also the regulation of their amplitude by changing resistance 10 makes it possible to completely eliminate the surges preceding the leading front of the output pulse.

As a result of the use of the indicated pulses for reversing the circuit the reversal time is reduced and the maximum frequency of division is increased.

OBJECT OF INVENTION

Divider of pulse repetition frequency, containing a driven multivibrator with collector-base connections and an emitter follower in the discharge circuit of the time-setting capacitor is distinguished by the fact that for the purpose of raising the maximum frequency of input pulses and expanding the limits of change of the duration and on-off time ratio of the output pulses, in series with the discharge resistor of the time-setting capacitor a stabilitron is connected, the cathode of which is connected with a plate of the mentioned capacitor and the base of the normally open transistor and between the anode of the stabilitron and the base of the normally closed transistor a voltage divider is connected which is made up of two resistors, to the common point of which is connected the cathode of the diode, the anode of which is connected with the collector of the normally closed transistor.

