

AD-A113 521

NAVAL SURFACE WEAPONS CENTER SILVER SPRING MD
ARITHMETIC PROCESSOR (AP) MICROPROGRAMS FOR DASS.(U)
AUG 81 R H DAVIS, D M GREATHOUSE

F/0 9/2

UNCLASSIFIED


NSWC/TR-81-313


SBI-AD-F500 008

NL

1 of 2

2/25/87





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

AD-F500 008

(11)

NSWC TR 81-313

AD A113521

ARITHMETIC PROCESSOR (AP) MICROPROGRAMS FOR DASS


BY ROBERT H. DAVIS DOROTHY M. GREATHOUSE

UNDERWATER SYSTEMS DEPARTMENT

4 AUGUST 1981

Approved for public release, distribution unlimited.

DTIC
SELECTED
APR 16 1982
S H D



NAVAL SURFACE WEAPONS CENTER

Dahlgren, Virginia 22448 • Silver Spring, Maryland 20910

DTIC FILE COPY

8 2 03 20 07 5

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER NSWC TR 81-313	2. GOVT ACCESSION NO. AD-A113 521	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) ARITHMETIC PROCESSOR (AP) MICROPROGRAMS FOR DASS	5. TYPE OF REPORT & PERIOD COVERED Final - 1976-1979	
	6. PERFORMING ORG. REPORT NUMBER	
7. AUTHOR(s) Robert H. Davis Dorothy M. Greathouse	8. CONTRACT OR GRANT NUMBER(s)	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Naval Surface Weapons Center White Oak Silver Spring, Maryland 20910	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 64261, 01102, A5495490/ 004D/1W11020000, 1U34DF	
11. CONTROLLING OFFICE NAME AND ADDRESS Naval Air Systems Command Department of the Navy Washington, D. C. 20361	12. REPORT DATE 4 August 1981	
	13. NUMBER OF PAGES 130	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	15. SECURITY CLASS. (of this report) Unclassified	
	15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release, distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Arithmetic Processor (AP) Digital Signal Processing Microprogram (MACRO) Digital Signal Generation Advanced Signal Processor (ASP) Digital Acoustic Sensor Simulator (DASS)		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This report describes the Arithmetic Processor microprograms developed for the passive synthesis portion of the Digital Acoustic Sensor Simulator (DASS) program.		

SDTIC
ELECTE
APR 16 1982
D
H

DD FORM 1473
1 JAN 73


EDITION OF 1 NOV 68 IS OBSOLETE
S/N G102-LF-014-6601

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

FOREWORD

This report describes the Arithmetic Processor (AP) microprograms (or MACROS) developed for the passive synthesis portion of the Digital Acoustic Sensor Simulator (DASS) program. These microprograms are written for the Arithmetic Processor of the AN/UYS-1 Advanced Signal Processor (ASP) built by IBM, Inc. Approximately half of these programs are highly specialized for the DASS application and are of limited general use. The others have more general application and should be of interest to other ASP users.

The work described herein was sponsored by Naval Air Systems Command, NAIR-370, under Airtask 5495490/004D/1W11020000.

F. B. Sanchez
F. B. SANCHEZ
By direction

DTIC
COPY
INSPECTED
2

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

CONTENTS

<u>Chapter</u>		<u>Page</u>
1	INTRODUCTION	1-1
2	BROADBAND AMPLITUDE (BBAMP) MACRO	2-1
3	DISCRETE LINE SPECTRA GENERATION (DSCLN) MACRO	3-1
4	SINGLE REAL FFT (SRFFT) MACRO	4-1
5	SCALE AND ADD TWO ARRAYS (SCLA2) MACRO	5-1
6	ASYNCHRONOUS SAMPLE, SCALE AND SUM (ASSSS) MACRO	6-1
7	SCALE AND ADD THREE ARRAYS (SCLA3) MACRO	7-1
8	FILTER TWO AND SUM THREE ARRAYS (F2S3) MACRO	8-1
9	DEMODULATED NOISE (DEMON) MACRO	9-1
APPENDIX A	AP MICROPROGRAM SOURCE LISTINGS	A-1

ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
3-1	CONSTRUCTION OF HANNING APPROXIMATION	3-2
3-2	DSCLN ILLUSTRATION OF TERMINOLOGY	3-3
3-3	COMPARISON OF APPROXIMATION AND EXACT HANNING FUNCTION	3-5
6-1	ASSSS INPHASE MAIN LOOP FLOW	6-4
6-2	ASSSS OUTPHASE MAIN LOOP FLOW	6-5

TABLES

<u>Table</u>		<u>Page</u>
2-1	BBAMP AP MICROPROGRAM SCALING	2-5
2-2	BBAMP AEC REGISTER MAP	2-6
2-3	BBAMP AE REGISTER MAP	2-7
2-4	BBAMP/DSCLN WORKING STORE MAP	2-8
2-5	BBAMP PROGRAM CODING CHART.	2-9
3-1	DSCLN AP MICROPROGRAM SCALING	3-10
3-2	DSCLN AEC REGISTER MAP	3-13
3-3	DSCLN AE REGISTER MAP	3-14
3-4	DSCLN PROGRAM CODING CHART.	3-15
4-1	SRFFT AP MICROPROGRAM SCALING	4-5
4-2	SRFFT AEC REGISTER MAP	4-6
4-3	SRFFT AE REGISTER MAP	4-7
4-4	SRFFT WORKING STORE MAP	4-8
4-5	SRFFT PROGRAM CODING CHART.	4-9
5-1	SCLA2 AP MICROPROGRAM SCALING	5-4
5-2	SCLA2 AEC REGISTER MAP	5-5
5-3	SCLA2 AE REGISTER MAP	5-6
5-4	SCLA2 WORKING STORE MAP	5-7
5-5	SCLA2 PROGRAM CODING CHART.	5-8
6-1	ASSSS AP MICROPROGRAM SCALING	6-11
6-2	ASSSS AEC REGISTER MAP	6-12
6-3	ASSSS AE REGISTER MAP	6-13
6-4	ASSSS WORKING STORE MAP	6-14
6-5	ASSSS PROGRAM CODING CHART.	6-15
7-1	SCLA3 AP MICROPROGRAM SCALING	7-4
7-2	SCLA3 AEC REGISTER MAP	7-5

TABLES (Cont.)

<u>Table</u>		<u>Page</u>
7-3	SCLA3 AE REGISTER MAP	7-6
7-4	SCLA3 WORKING STORE MAP	7-7
7-5	SCLA3 PROGRAM CODING CHART.	7-8
8-1	F22S3 AP MICROPROGRAM SCALING	8-4
8-2	F22S3 AEC REGISTER MAP.	8-5
8-3	F22S3 AE REGISTER MAP	8-6
8-4	F22S3 WORKING STORE MAP	8-7
8-5	F22S3 PROGRAM CODING CHART.	8-8
9-1	DEMON AP MICROPROGRAM SCALING	9-5
9-2	DEMON AEC REGISTER MAP.	9-6
9-3	DEMON AE REGISTER MAP	9-7
9-4	DEMON WORKING STORE MAP	9-8
9-5	DEMON PROGRAM CODING CHART.	9-9

CHAPTER 1
INTRODUCTION

This report describes the Arithmetic Processor (AP) microprograms (or MACROS) developed for the passive synthesis portion of the Digital Acoustic Sensor Simulator (DASS) program. These microprograms are written for the Arithmetic Processor of the AN/UYS-1 Advanced Signal Processor (ASP) built by IBM, Inc. Approximately half of these programs are highly specialized for the DASS application and are of limited general use. The others have more general application and should be of interest to other ASP users. A brief description of each MACRO is given below. A complete description of each MACRO is provided in its corresponding chapter. Chapter format, for the most part, conforms to a previous IBM publication.¹ Each chapter contains a functional description of the algorithm implemented by the microprogram, a mathematical description giving the exact computations performed by the microcode, a description of the microcode implementation from the viewpoint of sequencing and control, and tabulation of register usage and program statistics. In addition, each chapter contains detailed charts for:

- a) Program coding and timing
- b) Arithmetic Element Controller (AEC) and Arithmetic Element (AE) register assignments
- c) Working Store (WS) layout of input and output data
- d) Scaling analysis of input, intermediate and output data.

The program coding charts are a fixed-format representation of the sequence of micro-instructions for each microprogram. Each line on the chart represents the events occurring during one 100 ns microstep. The register assignment charts list the computational elements which are stored in each AE register during microprogram execution. The Working Store layouts illustrate the WS data organization used in DASS, although other equivalent layouts could be used. The scaling analysis

¹Proteus AU Microprogram Design Document, Code Ident 6259764, IBM, Inc., 01 Aug 1976.

charts list each partial result of the computations and give its fixed-point scaling in terms of the assumed position of the binary point. An Fx scaling indicates that the partial result is a 32-bit (fullword) number with the binary point x bits to the left ($x > 0$) or right ($x < 0$) of the midpoint of the word (16 bits from either end). An Hx scaling indicates a 16-bit (halfword) number with an assumed binary point x bits to the left ($x > 0$) or right ($x < 0$) of the right end of the halfword.

Appendix A contains the source listings for each microprogram.

BBAMP (BROADBAND AMPLITUDE)

BBAMP weights an array of complex spectral components by a set of spectral amplitudes and convolves the result with the spectrum of a sine pulse. This MACRO is peculiar to DASS and has limited application to other problems.

DSCLN (DISCRETE LINE SPECTRA GENERATION)

DSCLN generates the appropriate spectral components for discrete line components of arbitrary frequency, amplitude and phase and adds these spectral components to the Broadband spectrum generated by BBAMP. This MACRO is also peculiar to DASS and has limited application to other problems.

SRFFT (SINGLE REAL FFT)

SRFFT performs the additional pass or operation necessary, in addition to the basic (complex to complex) FFT algorithm, to effect transforms between real (time) arrays and single sided complex (frequency) arrays. This MACRO should be of general interest and applicability.

SCLA2 (SCALE AND ADD TWO ARRAYS)

SCLA2 provides the combination of two arrays, X and Y, to produce an output array Z. Provision is made for independent scaling of each of the two input arrays. This MACRO is of general applicability.

ASSSS (ASYNCHRONOUS SAMPLE, SCALE AND SUM)

ASSSS resamples an input array at a rate which is non-integrally related to the origin sample rate. Linear interpolation is performed to reduce aliasing. Resampled data is then scaled and added to a second array. This MACRO is of some, but not extensive, general usefulness.

SCLA3 (SCALE AND ADD THREE ARRAYS)

SCLA3 provides the combination of three arrays X, Y, and Z to produce an output array W. Provision is made for independent scaling of each of the three input arrays. The MACRO is of general applicability.

F22S3 (FILTER TWO AND SUM THREE ARRAYS)

F22S3 is intended for filtering each of two inputs and adding the sum of the filter outputs to a third input. Each of the two filters is a two-pole recursive filter with independent parameters. This MACRO may be of use in other applications.

DEMON (DEMODULATED NOISE)

DEMON is used to generate two signal components, each consisting of a broadband signal modulated by a periodic signal. The MACRO additionally combines the two components with a third input to produce a composite output signal. This MACRO is of some, but not extensive, general usefulness.

CHAPTER 2
BROADBAND AMPLITUDE (BBAMP) MACRO

INTRODUCTION

The Broadband spectra generation algorithm is described in detail in a previous publication.² Briefly, the broadband spectra is described by an array A of 860 numbers representing the spectral amplitude at 860 frequencies evenly spaced across the band of interest. The 860 frequencies are given by:

$$f_n = f_c \left(n - \frac{1}{2} \right); n = 1, 2, \dots, 860$$

where f_c is the DFT cell width. Each specific spectral array B is generated by the following algorithm:

$$BR_i = \frac{1}{2} (A_i RR_i - A_{i+1} RR_{i+1})$$

$$BI_i = \frac{1}{2} (A_i RI_i - A_{i+1} RI_{i+1})$$

$$BR_0 = BI_0 = 0$$

$$A_{860} \text{ must be } 0$$

$$BR_i = BI_i = 0 \text{ for } i \text{ greater than } 860$$

where BR_i and BI_i are the real and imaginary components of the i th cell of the output spectral array B, $i=0$ to 1023, and RR_i and RI_i are independent samples from a Gaussian random process with zero mean and variance of $\frac{1}{2}$.

The DFT (single sided complex to real) of the B array produces a 2048 sample time waveform segment with a sine pulse weighting. Successive segments generated in this manner are overlapped by 1024 samples and combined to form the output broadband time waveform. Since the segments are uncorrelated (all RR 's, RI 's are independent) the overlapped segments add incoherently to yield a random function having the desired average spectral behavior and stationary first order

²DAVIS, R. H., "Synthesis of Steady-State Signal Components by an All-Digital System", NOLTR 74-215, Naval Ordnance Laboratory, (Now Naval Surface Weapons Center) 05 Dec 1974.

statistics.

FUNCTIONAL DESCRIPTION

BBAMP MACRO consists of four steps to obtain the non-zero broadband spectrum. The first step is to generate a "variator" factor which is a continuous, piecewise linear function defined over the non-zero amplitudes. This function is produced by beginning at each breakpoint with the value of the function and adding an increment (signed) for each successive value until the next breakpoint is reached. The second step is to multiply the AMP element by the variator value generated as described above to produce the amplitude for that spectral cell. This amplitude is then used in the third step to scale the two components of the corresponding RN (Random Number) array element to produce the "half cell" frequency components. The final step is to form the output array element by linearly combining the i^{th} half cell components with the previous $((i-1)^{\text{st}})$ half cell components.

MATHEMATICAL DESCRIPTION

$$\text{Phase 1: } \text{CAV}_i = \text{CAV}_{i-1} + \text{DAV}_j$$

where CAV_{i-1} is the variator function value at the last cell and DAV_j is the increment value for the (current) j^{th} linear segment. If i corresponds to the $(j+1)^{\text{st}}$ breakpoint,

$$\text{CAV}_i = \text{AV}_{j+1}$$

where AV is the initial value for the $(j+1)$ segment obtained from the VAR buffer.

$$\text{Phase 2: } \text{VA}_i = \text{CAV}_i * \text{A}_i$$

where A_i is the AMP value for the i^{th} cell, and VA_i is the variated amplitude.

$$\text{Phase 3: } \text{BHR}_i = \text{VA}_i * \text{RR}_i$$

$$\text{BHI}_i = \text{VA}_i * \text{RI}_i$$

where RR_i and RI_i are the real and imaginary values, respectively, of the i^{th} RN element, and BHR_i and BHI_i are the properly scaled components for the "half-cell" frequencies.

$$\text{Phase 4: } \text{BR}_i = \text{BHR}_i - \text{BHR}_{i-1}$$

$$\text{BI}_i = \text{BHI}_i - \text{BHI}_{i-1}$$

where BR_i and BI_i are the final output components of the i^{th} element of the BB array.

IMPLEMENTATION

BBAMP is implemented with a ten-instruction main loop which processes one

pair of A's (amplitudes), R's (complex random numbers) and B's (output broadband spectral cells). An eighteen-instruction preamble loads the pipe such that two valid B's are produced on each pass through the main loop. An eight-instruction segment of code contained within the main loop is skipped except when a new set of variator parameters is required for a new linear segment. The variator array is stored as two 32-bit word pairs - the first word contains the initial variator value for the i^{th} corresponding linear segment in the high order 16 bits, and a count parameter determining the number of pairs of amplitudes for which the segment is to apply in the low order 16 bits. The second word contains the increment value for the segment. The count parameter is interpreted as the number of amplitude pairs - 1, and thus a count of zero produces a segment of length 2. The first count parameter is interpreted by the preamble as number of pairs - 2; and therefore, the minimum length of the first segment is 4. The count is tested for zero and decremented each pass through the main loop. The embedded variator function change code is executed if the zero test is met.

The inside loop is controlled by BNZ8. An outside loop controlled by BNZ9 allows arrays of greater than 512 points to be processed. BBAMP is intended to be combined with DSCLN in a SUPER MACRO, and returns to the SUPER MACRO Code via BR4 upon completion.

SCALING

See Table 2-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 2-2.

ADDRESS REGISTERS

- ARO - The increment code is initialized to 1. The address portion is initialized to the address of the AMP buffer.
- AR1 - The increment code is initialized to 1. The address portion is initialized to the address of the VAR buffer.
- AR2 - The increment code is initialized to 1. The address portion is initialized to the address of the RN buffer.
- AR3 - The increment code is initialized to 1. The address portion is initialized to the address of the output BB buffer. An initial dummy read with a "subtract increment" directive effectively initializes the address portion to BB-1.

INCREMENT REGISTERS

INC 0, 1, 2, 3 - Wrap code must be 1024.

BRANCH REGISTERS

BR4 - Unconditional branch to return to SUPER MACRO at completion of BBAMP. If BBAMP and DSCLN are not combined by a SUPER MACRO, BR4 should branch to STOP.

BCRO - Conditional branch over the variator change portion of the main loop. Conditioned on the sign of the incremented count CT.

BNZ8 - Branch register controlling the number of times the inner loop is executed.

BNZ9 - Branch register controlling the number of times the outer loop is executed. Total number of data pairs processed is product of inner times outer loop executions. BNZ9 allows processing of arrays longer than 512 points.

SINE/COSINE DESTINATION REGISTERS

Not applicable.

DECIMATE REGISTER

Not applicable.

SCALE FACTOR REGISTERS

SFOH - All True/Direct.

SFOL - Left, center, and right prescalers - True/Direct, postscaler - True/Left 4.

ARITHMETIC ELEMENT REGISTER MAP

See Table 2-3.

WORKING STORE MAP

See Table 2-4.


PROGRAM CODING CHART

See Table 2-5.

TABLE 2-1 BBAMP AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
AV	H12		
CT	H0		
DV	F12		
A		H12	
R		H12	
INTERMEDIATE RESULTS:			
DAV	F12		
CAV	F12	H12	
VA		H12	
BHR, BHI	F8		
OUTPUTS:			
BR, BI			H12

TABLE 2-2 BBAMP AEC REGISTER MAP



Comments
 N = number of spectral cells to process.




TABLE 2-3 BBAMP AE REGISTER MAP

MLR				MRR			
0H	M1,CAV1	CAV2	0L	0H	M1, A1	A2	0L
1H	VA1	VA2	1L	1H	RR1	R11	1L
2H	AV1	CT1	2L	2H	RR2	R12	2L
3H	DUMMY	READ	3L	3H			3L

ALIR				ACIR			
0H	BH R1		0L	0H	P1,	BH#2	0L
1H	BH I1		1L	1H	BH#2		1L
2H	AV	CT	2L	2H			2L
3H	D V		3L	3H			3L

ARIR				AEOR				
0	TEMP			0H				0L
1				1H	BR1	BI1	1L	
2				2H	BR2	BI2	2L	
3				3H				3L

SCALE FACTOR REGISTERS

AE0								AE1											
0H	0	0	0	0	0	0	0	3	0L	0H									0L
1H									1L	1H									1L
2H									2L	2H									2L
3H									3L	3H									3L

ALOR				ACOR				AROR			
0				0	CAV			0	DAV		
1				1	CT			1	P1		
2				2				2			
3				3				3			

TABLE 2-4 BBAMP/DSCLN WORKING STORE MAP




TABLE 2-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALTR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	B01		AR2 READ +1			VA4=CAV4*A4			VA3	CT = CT + P1 OH				BR1
			R3 READ					BH12		SETCS VA3 OH	CT			B11
			AR2 READ +1						VA4	BR2=BHR2-BHR1 OH				
	BCR0		R4 READ	VA3	R3					VA4 R				
			AR0 READ +1			BHR3=VA3*RR3				BH12=BH12-BH11 OH				BR2
			A5,A6 READ	VA4	R4	BH13=VA3*RI3				CAV5=CAV4+DAV R				
			AR1 READ +1											B12
			AV,CNT READ		A5,A6		2 AV,CNT							
			AR1 READ DV											
							3 DV			CT = -CNT OH				
						BHR3=VA3*RR3				DAV = DV OH		CT		
						BH13=VA3*RI3				CAV = AV OH				
	B02		AR3 WRITE +1											
	BNZ8		B1 WRITE	CAV5	A5,A6	BHK4=VA4*RR4	BHR3					CAV5		B12
			AR3 WRITE +1			VA5=CAV5*A5	BH13			CAV6=CAV5+DAV R				
			B2 WRITE	CAV6		BH14=VA4*RI4				BR3=BHR3-BHR2 OH		CAV6		
										BH13=BH13-BH12 R				

TABLE 2.5 (CONTINUED)

	LABEL BRANCH	SIN COS	READ WRITE	PLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROK	AEOR
										R				BR3 R11
	BNZ9									R				BR3 R11
						VA5=CAV5*A5								
						BH14=VA4*R14				ØL				
	BR4					NOP								
						NOP								
						NOP								

81-313

CHAPTER 3
DISCRETE LINE SPECTRA GENERATION (DSCLN) MACRO

INTRODUCTION

The discrete line spectra generation algorithm is described in detail in a previous publication.³ Briefly, for each discrete line to be added to the spectrum of each 2048 sample time waveform generated, complex components are added to six frequency cells - three on each side of the desired frequency. The magnitudes and phases of the six complex components are computed from the desired frequency and amplitude for the segment to be generated and from the frequency and phase of the preceding segment.

The exact amplitude weighting for the six components is given by the periodic Hanning function.⁴ For DSCLN MACRO, a three-segment approximation is used based on sine and cosine functions derived from the fractional part of the desired frequency. Figure 3-1 illustrates the use of quarter-cycle and half-cycle trig functions to generate the desired weighting function. In Figure 3-2, for a desired spectral line of amplitude A at C + D (C, the next lower cell index and D, the fractional distance to the specified line position) the following computations are performed to obtain the magnitudes for the six cell components.

For cell c - 2:

$$\begin{aligned} M_{c-2} &= A(.035*\sin(\pi D)*\cos(\frac{\pi D}{2})) \\ &= A(.07*\sin(\frac{\pi D}{2})*\cos^2(\frac{\pi D}{2})) \end{aligned}$$

For cell c - 1:

$$\begin{aligned} M_{c-1} &= A(.5 - .5*\sin(\frac{\pi D}{2}) + .026*\sin(\pi D)) \\ &= A(.5 - .5*\sin(\frac{\pi D}{2}) + .052*\sin(\frac{\pi D}{2})*\cos(\frac{\pi D}{2})) \end{aligned}$$

³DAVIS, R. H., "Synthesis of Steady-State Signal Components by an All-Digital System", NOLTR 74-215, Naval Ordnance Laboratory (now Naval Surface Weapons Center), 05 Dec 1974.

⁴Ibid.




FIGURE 3-1 CONSTRUCTION OF HANNING APPROXIMATION




FIGURE 3-2 DSCLN ILLUSTRATION OF TERMINOLOGY

For cell c:

$$M_c = A(.5 + .5*\cos(\frac{\pi D}{2}))$$

For cell c + 1:

$$M_{c+1} = A(.5 + .5*\sin(\frac{\pi D}{2}))$$

For cell c + 2:

$$M_{c+2} = A(.5 - .5\cos(\frac{\pi D}{2}) + .052*\sin(\frac{\pi D}{2})*\cos(\frac{\pi D}{2}))$$

And for cell c + 3:

$$\begin{aligned} M_{c+3} &= A(.035*\sin(\pi D)*\cos(\frac{\pi D}{2})) \\ &= A(.07(\sin^2(\frac{\pi D}{2})*\cos(\frac{\pi D}{2}))). \end{aligned}$$

Given D, the $\sin(\frac{\pi D}{2})$ and $\cos(\frac{\pi D}{2})$ are computed and combined to form the above functions. For a desired phase P, the component phases are set to -P, -P, P, -P, P, P.

Figure 3-3 is a BASIC generated plot comparing the three-segment approximation to the exact Hanning Function.

FUNCTIONAL DESCRIPTION

DSCLN MACRO consists of two phases of computation for each discrete line. The first phase computes the center frequency, adds the FM perturbation to obtain the instantaneous frequency, and computes the initial phase to be used for the next iteration of DSCLN. The first phase also computes the modulated amplitude to be used during the second phase computations of the current iteration. The second phase computes the six complex spectral components for each line based on the instantaneous frequency and phase stored in the Discrete Line Table (DLT) input data on the amplitude just obtained during Phase 1. The six components are then added to the appropriate cells of the spectrum being constructed.

MATHEMATICAL DESCRIPTION

For the i^{th} line during the j^{th} iteration, the following computations are performed:

$$\text{Phase 1: } CDO_{i, j+2} = CDO_{i, j+1} + SL_i$$

where $CDO_{i, j}$ is the center frequency for the j^{th} iteration and SL_i is the slew rate for the i^{th} line. Note that this computation produces the center frequency CDO_i valid for the second following iteration

$$FSM_{i, j+1} = FS_i * FM_{i, j+1}$$




FIGURE 3-3 COMPARISON OF APPROXIMATION AND EXACT HANNING FUNCTION

where $FSM_{i, j+1}$ is the appropriately scaled FM perturbation for the i^{th} line during the $(j+1)^{st}$ iteration.

$$P_{i, j+1} = LO(P_{i, j} + \frac{3}{4}CD_{i, j} - \frac{1}{4}CD_{i, j+1})$$

where $CD_{i, j}$ is the instantaneous frequency for the j^{th} iteration.

$$A_{i, j} = A_i * AM_{i, j}$$

where A_i is the unmodulated line amplitude for the i^{th} line, and $AM_{i, j}$ is the amplitude modulation factor for the i^{th} line during the j^{th} iteration.

$$CDDP_{i, j+1} = [CDO_{i, j+1} + FSM_{i, j+1}]$$

Integer part plus fraction part divided by 4 - where the integer part (H.O. 16 bits) is the center cell number C and the fractional part (L.O. 16 bits) is used as an angle argument ϕD (in BAM) in computing the Hanning coefficients.

Phase 2:

Let $A = A_{i, j}$

$$K = \cos(2\pi * P)$$

$$Z = \sin(2\pi * P)$$

$$C = \cos(2\pi * \phi D)$$

$$S = \sin(2\pi * \phi D)$$

$$7 = .07$$

$$5 = .052$$

BM2 (R,I) = Initial contents of cell C-2

BM1 (R,I) = Initial contents of cell C-1

B0 (R,I) = Initial contents of cell C

BP1 (R,I) = Initial contents of cell C+1

BP2 (R,I) = Initial contents of cell C+2

BP3 (R,I) = Initial contents of cell C+3

M2 (R,I) = Modified contents of cell C-2

M1 (R,I) = Modified contents of cell C-1

B (R,I) = Modified contents of cell C

P1 (R,I) = Modified contents of cell C+1

P2 (R,I) = Modified contents of cell C+2

P3 (R,I) = Modified contents of cell C+3

The following computations are performed:

$$M2R = BM2R - 7CCSAK$$

$$M2I = BM2I - 7CCSAZ$$

$M1R = BM1R + 1/2(ASK-AK) - 5SCAK$
 $M1I = BM1I + 1/2(ASZ-AZ) - 5SCAZ$
 $OR = BOR + 1/2(AK+ACK)$
 $OI = BOI + 1/2(AZ+ACZ)$
 $PIR = BP1R - 1/2(AK+ASK)$
 $P1I = BP1I - 1/2(AZ+ASZ)$
 $P2R = BP2R + 1/2(ACK-AK) + 5SCAK$
 $P2I = BP2I + 1/2(ACZ-AZ) + 5SCAZ$
 $P3R = BP3R + 7CSSAK$
 $P3I = BP3I + 7CSSAZ$

IMPLEMENTATION

DSCLN is implemented with a 48-instruction main loop which processes one set of Minor Frame (MNF) computations for one line. An eighteen-instruction preamble generates the parameters 7 and 5 and two auxiliaries, M1 and P1, used in the main loop, and initializes the pipe for the computations for the first line. The loop count is controlled by BNZ.A, which should be set to the number of lines to be processed minus one. Since DSCLN is the last AP program to be executed under the SUPER MACRO, SM1, a halt is executed after completion.

Since intermediate results CDO, CODP and P are updated in Working Store by DSCLN, this area of WS must be returned to Bulk Store upon completion of DSCLN.

SCALING

See Table 3-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 3-2.

ADDRESS REGISTERS

- ARO - The initial value is set to $\cos^{-1}(7) = 27C8$. During main loop computations ARO contains the spectral cell addresses C-2, ..., C+3.
- AR1 - The initial value is set to $\sin^{-1}(5) = 2809$. During main loop computations AR1 contains the fraction ϕD from which the coefficients C and S are obtained.
- AR2 - During main loop computations AR2 is loaded with FMA and used to access the MTR functions for FM values.

NSWC TR 81-313

- AR3 - During main loop computations AR3 is loaded with AMA and used to access the MTR functions for AM values.
- AR4 - The increment code is initialized to 1. The address portion is initialized to the starting address of the SLP, CDO data area.
- AR5 - The increment code is initialized to 1. The address portion is initialized to the starting address of the FAMA, FSA data area.
- AR6 - The increment code is initialized to 1. The address portion is initialized to the starting address of the CODP data area.

INCREMENT REGISTERS

- INCR0 - 1024 Wrap. The increment value is set to -5.
- INCR1 - 1024 Wrap. The increment value is set to -2.
- INCR2 - 1024 Wrap. The increment value is set to +2.
- INCR3 - 1024 Wrap.
- INCR4 - 1024 Wrap. The increment value is set to +2.
- INCR5 - 1024 Wrap.
- INCR6 - 1024 Wrap.

BRANCH REGISTERS

- BNZA - Branch and Count Register controlling the number of executions of the main loop. Count and Reset fields are initialized to N-1, where N is the number of lines to be processed. The Branch Address is DSCLP.

SINE/COSINE DESTINATION REGISTERS

- SCD0 - Destine Cosine only to AEO.
- SCD1 - Destine Cosine/Sine to AEO.
- SCD2 - No-op (00).
- SCD3 - Destine Cosine/Sine to AEO.

DECIMATE REGISTER

Not Applicable.

SCALE FACTOR REGISTERS

- SFOH - All True-Direct.
- SFOL - Left and center prescalers - True/Right 1, right prescaler and postscaler - True/Direct.

NSWC TR 81-313

- SF1H - Left prescaler - True/Right 4, center and right prescalers - True/Right 2, postscaler True/Left 2.
- SF1L - All prescalers - True/Direct, postscaler - True/Left 4.
- SF2H - Left prescaler - True/Right 1, center and right prescalers - True/Direct, postscaler - True/Left 1.
- SF2L - All prescalers - True/Direct, postscaler - True/Left 2.
- SF3H - Left prescaler - True/Right 2, center prescaler - True/Direct, right prescaler - True/Right 1, postscaler - True/Left 1.
- SF3L - Left and center prescalers - True/Right 2, right prescaler - True/Direct, postscaler - True/Left 2.

ARITHMETIC ELEMENT REGISTER MAP

See Table 3-3.

WORKING STORE MAP

See Table 2-4. (BBAMP and DSCLN are combined.)

PROGRAM CODING CHART

See Table 3-4.

TABLE 3-1 DSCLN AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
CO/DP	H0, H14		
CDO	F0		
SL	H16 (L.O.HW)		
P	H16 (L.O.HW)		
A		H12	
FM		H12	
AM		H15	
FS		H8	
7		H17	
5		H18	
BM2R, BM2I	H12		
BM1R, BM1I	H12		
BOR, BOI	H12		
BP1R, BP1I	H12		
BP2R, BP2I	H12		
BP3R, BP3I	H12		
INTERMEDIATE RESULTS:			
S, C		H14	
Z, K		H14	
7, 5		H18	
A		H12	
7C		H16	
5S		H16	
CS		H14	

TABLE 3-1 (CONTINUED)

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
CS		H14	
AK	F10	H12	
AZ	F10	H12	
5SC		H15	
AKS	F10		
AZS	F10		
AKC	F10		
AZC	F10		
7CAK		H14	
7CAZ		H14	
5SCAK	F11		
5SCAZ	F11		
7CCSAK	F12		
7CCSAZ	F12		
7SSCAK	F12		
7SSCAZ	F12		
T1, T2	F11		
T3, T4	F11		
FSM	F4		
D4	F0		
SL	F0		
PP	F0		
NCD4/NCD	F0		
CDP4	F0		
NC	F-15		
CC	F-1		

TABLE 3-2 DSCLN AEC REGISTER MAP

Incr Code		Address Register		WS Wrap		Increment Register		Memory Address Register	
0	3 4	15		0	3 4	15		DSCLN	
0		27C8=Cos ⁻¹ (7)		0		FFB=-5		DSCLN	
1		2809=Sin ⁻¹ (5)		0		FFE=-2			
2				0		002			
3				0					
4	1	620=A(SL,P,CD0)		0		002			
5	1	6E8=A(FAMA,FSA)		0		0			
6	1	5BC=A(C00P)		0		0			
7									

Sin/Cos Destination Register				
	AE0	AE1	AE2	AE3
0	1 0	0 0		
1	1 1	0 0		
2	0 0	0 0		
3	1 1	0 0		

Decimate Register	
Count	Reset

Comments
N = # of lines.

BR/BCR Unconditional/ Conditional Branch		BNZ Branch and Count Registers			
Branch Address		Count	Reset	Spare	Branch Address
0	15	0	78	15 16 21 22	31
0		8			
1		9			
2		A	N-1	N-1	DSCLP
3		B			
4		C			
5		D			
6		E			
7		F			

TABLE 3-3 DSCLN AE REGISTER MAP

MLR				MRR			
0H	FS	A	0L	0H	C,FM	S,FM	0L
1H	P1	5SC,NCD	1L	1H	K,AM	Z,AM	1L
2H	7CAK,7C	7CAZ,5S	2L	2H	AK,7	AZ,5	2L
3H	7,C,P	5,S,SL	3L	3H	CS	SS,P1	3L

ALIR				ACIR			
0H	BM2, BP2, NC		0L	0H	7CCSAK, CD0, TEMP		0L
1H	BM1	BP3	1L	1H	7CCSAZ, CD0P, TEMP		1L
2H	B0	FSM	2L	2H	5SCAK, 7SSCAK, TEMP		2L
3H	BP1	PP	3L	3H	5SCAZ, 7SSCAZ, P		3L

ARIR				AEOR			
0	ASK			0H	M2R,P2R	M2I,P2I	0L
1	ASZ			1H	M1R,P3R,CD	M1I,P3I,D0	1L
2	ACK			2H	0R,C	0I,D4	2L
3	ACZ			3H	P1R,SL	P1I,P	3L

SCALE FACTOR REGISTERS

AE0				AE1											
0H	0	0	0	0	1	1	0	0	0L	0H					0L
1H	3	2	2	2	0	0	0	3	1L	1H					1L
2H	1	0	0	1	0	0	0	2	2L	2H					2L
3H	2	0	1	1	2	2	0	2	3L	3H					3L

ALOR				ACOR				AROR			
0	CD0P			0	AK,CD			0	T1,D4,M1		
1	P1			1	AZ			1	T2		
2	7			2	5			2	T3,CD4		
3	CD0			3	P1,LM			3	T4,CC		

TABLE 3-4 DSCLN PROGRAM CODING CHART

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALTR	ACTR	ARIR	ADD	ALOR	ACOR	APOR	AEOR
	DSCLN		AR5 +0											
		CS(1)	READ FAMA							LOG = 0	L			
			AR5 +1							LOG = 0	L		0	
			READ FS,A		0H								M1	
			AR6 +0	M1										
		C(0)	READ CODP	0	2H									
			AR4 +0	FS,A	DUMMY	PJ = M1*MJ								
			READ SL,P		2L		PJ	0						
			AR2 +0		5			1		CODP	OH			
			READ FM	3	2H					PJ = LO(PJ)	OH			
			AR4 +1	SL,P	7						OH			
			READ CDO							PJ = LO(PJ)	OH	0	3	
				P1	FM					LM = M1 + PJ(R2)	3L			
						7 = 7*PJ						1	3	
						5 = 5*PJ				D4 = CODP:LM	L			
			AR3 +0			FSM = FS*FM				CDO	OH		D4	0
			READ AM			SL = PJ*SL				7 = LO(7)(L1)	2H			
										5 = LO(5)	OH	3		
							FSM	2		FSM4-FSM(R4)	OH	CDO		
											1H	2	5	
				AM				SL			7			
						PP = P*PJ				NCD4=(CDO+FSM4)(R2)			FSM4	

TABLE 3-4 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	DSCLP		AR6 +0							CDO = CDO + SL			2 NDC4	
			READ CD	1L			3			CDP4=H(CDOP)+D4				
			AR4 +0							OD=NCD4ALM		0 CDP4		1 CDO
			WRITE CDO							CC=PP-CDP4-D4				
			AR4 -1				0			C=CDO+FSM		1 CC		2 OD
		CS(1)	READ SL,P				NC			P = $\frac{L(NC)}{2} + \frac{CC}{4}$				
			AR6 +0							SL=L0(SL)				2H C
			WRITE CD							7				3 P
			AR4 +0							5				3H SL
		CS(3)	WRITE SL,P	3H	0H									
			AR0 -2	3L										
			READ BM2	5				A						
			AR0 +1											
			READ BM1	0L	1H									
			AR0		S									
			READ BM1	A	K									
			AR0											
			READ BO	2H	Z									
			AR0 +1	3H										
			READ BP1	S										
			AR5 +2	2L										
			READ FAMA	5S										
			AR5											
			READ FSA	2L	AZ									
			AR5 +1											
			READ FSA											
			AR5											
			READ FSA											

TABLE 3-4 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	M/R	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
			AR2 +0			7CAZ=7C*AZ		7CAK 0		55C	OH			
			READ EM	0 FS-A	3H CS	AKS=AK*S		SS 1		7CAK	2L R			
			AR3 +0	1L SS		AZS=AZ*S		7CAZ 0		SS	2L R			
			READ AM	2H 7CAK	0 FM	AKC=AK*C			ASK 0	7CAZ	2L R			
			AR4 +2	3L SS		7CCSAK=7CAK*CS			ASZ 1	T1=(ASK-AK)/2	2H R			
			READ SL,P	2L 7CAZ	1 FM	AZC=AZ*C			ACK 2	T2=(ASZ-AZ)/2	2H R		0	
			AR4			7CCSAZ=7CAZ*CS		7CCSAK 0		T3=(AK-ACK)/2	2H R		1	
			READ CDO	3 SL,P					ACZ 3	M2R=BM2R-7CCSAK	OH		2	
			AR6 +1			55CAK=55C*AK		1 7CCSAZ		T4=(AZ-ACZ)/2	2H R			
			READ CD					0 CDO		M2I=BM2I-7CCSAZ	OH R		3	OH MZR
			ARU +1			55CAZ=55C*AZ		2 55CAK		CDO	OH			
			READ BP2					1 CD		M1R=BM1R-55CAK+T1	2H R			UL M2I
			ARO +1					3 55CAZ		CD	OH CDO		3	
			READ BP3					0 BP2		M1I=BM1I-55CAZ+T2	OH R			1H M1R
			ARO -5							OR=BOR+AK/2+ACK/2	2H CDDP		0	
			WRITE M2					1 BP3		O1=BOI+AZ/2+ACZ/2	2H R			UL M1I
			ARO +1							P1R=	2H R			2H OR
			WRITE M1							BP1R-AK/2-ASK/2	2H R			2L OI
			ARO +1							P1I-AZ/2-ASZ/2	2H R			3H PIR
			WRITE O			7SSCAK=7CAK*SS				BP2R+55CAK+T3	2H R			3L PII
			ARO +1			7SSCAZ=7CAZ*SS				BP2I=	2H R			OH P2R
			WRITE P1			ESM=ES*FM				BP2I+55CAZ+T4	2H R			UL P2I
			ARO +1					2 7SSCAK		P1	OH R			
			WRITE P1					3 7SSCAZ		BP3R+7SSCAK	OH R			

TABLE 3-4 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	M.R.	M.R.R.	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
			+1		3L		FSM			P31= BP31+7SSCAZ				
			ARO WRITE P2		P1	SL=P1*SL				FSM4=FSM (R4)				P3R P3L
	BNZA		+1							D4=CODE:LM			FSM4	
			ARO WRITE P3			PP=P1*P		2 SL		NCD4=CD0+FSM4			D4	
						NOP								
						STOP								

CHAPTER 4
SINGLE REAL FFT (SRFFT) MACRO

FUNCTIONAL DESCRIPTION

The SRFFT MACRO performs the complex multiplications required to allow the FFT to effect the transformation from real time series to single-sided spectra. SRFFT is implemented as a separate pass which must be executed on a single-sided spectrum before bit reversal, or as a last step after a forward transform and bit reversal to produce a single-sided spectrum. For $N = 1024, 2048$ time samples are produced from 1024 spectral samples or vice-versa, and the six passes (1 SRFFT, 5 FFT4) require 2.46 ms.

The computation involves pairs of complex samples from symmetrical locations in the data array, i. e., outputs $F_n + F_{N-n}$ are derived from inputs G_n and G_{N-n} . The computation requires the exponential $e^{\frac{j2\pi n}{2N}}$, which is generated by the Sin/Cos Generator.

MATHEMATICAL DESCRIPTION

The input array is denoted by $G_n, n=0, \dots, N-1$. The output array is denoted by $F_n, n=0, \dots, N-1$. The computations are broken into the following steps, where GR_i, GI_i, FR_i, FI_i , etc., denote the real and imaginary parts of $G_i + F_i$, respectively, and C_i and S_i the real and imaginary parts of the complex exponential $\exp(j2\pi \frac{i}{2N})$:

$$CR_i = (GR_{N-i} - GR_i)/2$$

$$CI_i = (GI_{N-i} - GI_i)/2$$

$$SCR_i = S_i * CR_i$$

$$CCR_i = C_i * CR_i$$

$$CCI_i = C_i * CI_i$$

$$SCI_i = S_i * CI_i$$

$$AR_i = (GR_{N-i} + GR_i)/2$$

$$AI_i = (GI_{N-i} + GI_i)/2$$

$$\begin{aligned}FR_i &= (SCR_i + CCI_i + AR_i/4)*4 \\FI_i &= (SCI_i - CCR_i + AI_i/4)*4 \\FR_{N-i} &= (-SCR_i - CCI_i + AR_i/4)*4 \\FI_{N-i} &= (SCI_i - CCR_i - AI_i/4)*4\end{aligned}$$

IMPLEMENTATION

The SRFFT MACRO consists of a sixteen-instruction prologue and an eight-instruction main loop. During the prologue, two minus-one's are created and placed in MLR.2H and MRR.1H to allow data to be recycled through the multiplier with only a sign change. The (N-i) output address counter AR.5 is artificially incremented by one to allow the first output to be effected in the main loop with a decrement associated with it. Also unique to the prologue is the computation for F_0 , which for a forward transform is $FR_0 = GR_0/2 + GI_0/2$, and for an inverse transform is $FR_0 = GR_0$, $FI_0 = GR_0$. These are selectable by SF2H and SF2L.

Scaling is applied in the computation of AR, AI, CR, and CI (SFOL) to effect the overall factor of 1/2 that is required from input to output. In addition, SF1H is used to compensate for the effective scaling index difference of two that is introduced when CR and CI are multiplied by C and S. If an additional net scaling is desired, it may be effected by reducing the number of postscaler shifts in SF1H.

The main loop count control is based on BNZ8, with an outside loop counter BNZ9 to permit operation on arrays larger than 512 points.

SCALING

See Table 4-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 4-2.

ADDRESS REGISTERS

- ARO - The initial value is set to zero, including increment code.
- AR2 - The increment code is set to 1. The address portion is initialized to the starting address of the Input Array.
- AR3 - The increment code is set to 1. The address portion is initialized to the last address of the Input Array.
- AR4 - The increment code is set to 1. The address portion is initialized to the starting address of the Output Array.

AR5 - The increment code is set to 1. The address portion is initialized to the last address of the Output Array.

INCREMENT REGISTERS

INCO - Set to 1/2N as BAM angle increment.
INC2, 3, 4, 5 - Wrap code must be set to 1024.

BRANCH REGISTERS

BNZB - Branch and Count Register controlling the number of executions of the inner loop. Count and Reset fields are initialized to $N/4-2$ and $N/4-1$, respectively, where N is the array size. The Branch Address is SRFLP.
BNZC - Branch and Count Register controlling the number of executions of the outer loop. Count and Reset fields are initialized to 1. The Branch Address is SRFLP.

SINE/COSINE DESTINATION REGISTERS

SCDO - Destine Sine/Cosine to AEO and AE1.

DECIMATE REGISTERS

Not applicable.

SCALE FACTOR REGISTERS

SFOH - All True/Direct.
SFOL - Left, center and right prescalers - True/Right 1, postscaler - True/Direct.
SF1H - Left prescaler - True/Direct, center prescaler - True/Right 2, right prescaler - True/Direct, postscaler - True/Left 2.
SF2H - Forward Transform: Left and center prescalers - True/Right 1, right prescaler and postscaler - True/Direct.
Inverse Transform: Left and center prescalers - Inhibit, right prescaler and postscaler - True/Direct.
SF2L - Forward Transform: Left prescaler - True/Direct, center and right prescalers - Inhibit, postscaler - True/Direct.
Inverse Transform: Left prescaler - True/Direct, center and right prescalers - Inhibit, postscaler - True/Direct.

ARITHMETIC ELEMENT REGISTER MAP

See Table 4-3.

WORKING STORE MAP

See Table 4-4.

PROGRAM CODING CHART

See Table 4-5.

TABLE 4-1 SRFFT AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
GR, GI	H12	H12	
GRN, GIN	H12	H12	
C, S		H14	
INTERMEDIATE RESULTS:			
MGRN, MGIN	H12 (L.O.HW)		
MGR, MGI	H12 (L.O.HW)		
CR, CI		H12	
AR, AI	F12		
CCR, CCI	F10		
SCR, SCI	F10		
OUTPUTS:			
FR, FI			H12
FRN, FIN			H12

TABLE 4-2 SRFFT AEC REGISTER MAP

Incr Code	Address Register				WS Wrap Increment Register				Memory Address Register
	0	3	4	15	0	3	4	15	
0	0	000				$\frac{1}{2N}$			SRFFT
1									
2	1	A(INPUT) = I			0				Sin/Cos Destination Register AE0 AE1 AE2 AE3
3	1	A(EOI) = I+N-1			0				
4	1	A(OUTPUT) = 0			0				
5	1	A(E00) = 0+N-1			0				
6									Decimate Register Count Reset
7									

Sin/Cos Destination Register

	AE0	AE1	AE2	AE3
0	1	1	1	1
1	0	0	0	0
2				
3				

Decimate Register

Count	Reset

Comments

N = Number of Complex Points

EOI = End of Input
E00 = End of Output

BR/BCR Unconditional/
Conditional Branch

BNZ Branch and Count Registers

Branch Address		Count				Reset	Spare	Branch Address
0	15	0	7	15	21	22		31
0								
1								
2								
3		$\frac{N}{2} - 2$	$\frac{N}{2} - 1$					SRFLP
4		1	1					SRFLP
5								
6								
7								

TABLE 4-3 SRFRT AE REGISTER MAP

MLR				MRR			
0H	GR	GI	0L	0H	C	S	0L
1H	CR	CI	1L	1H	M1		1L
2H	M1		2L	2H	GRN	GIN	2L
3H	DUMMY READ		3L	3H			3L

ALIR				ACIR			
0H	GR	GI	0L	0H	GRN	GIN	0L
1H	MGR		1L	1H	MGRN		1L
2H	SCR/MGI		2L	2H	CCR/MGIN		2L
3H	SC I		3L	3H	CD I		3L

ARIR				AEOR			
0				0H	FR	FI	0L
1				1H	FRN	FIN	1L
2				2H			2L
3				3H			3L

SCALE FACTOR REGISTERS

AE0								AE1										
0H	0	0	0	0	1	1	1	0	0L	0	0	0	0	1	1	1	0	0L
1H	0	2	0	2					1L	0	2	0	2					1L
2H	1	1	0	0	0	4	4	0	2L	1	1	0	0	0	4	4	0	2L
3H	4	4	0	0					3L	4	4	0	0					3L

Forward
Inverse

ALOR				ACOR				AROR			
0				0	AR			0	GI0		
1				1	AI			1			
2				2				2			
3				3				3			

TABLE 4-4 SFFFT WORKING STORE MAP




TABLE 4-5 SRFFT PROGRAM CODING CHART

#	LARCL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOP
	SRFFT		AR2 G0							LOG = 0	L			
		CS(1)	AR2 G1	M1			G0			LOG = 0	L			
			AR3 G1	M1						GI0 = L(G0)	0H			
			AR5 G1				G1			F10 = GR0 FR0 = (GR0 + G10) / 2	2L 2H		GI0	
			AR5 DUMMY											FI0 FR0
			AR2 G2	DUMMY S						CI1 = (GIN1 + GI1) / 2 ARI = (GRN1 + GRI) / 2 CRI = (GRN1 - GRI) / 2 AI1 = (GIN1 - GI1) / 2	0L 0L 0L R 0L			1
			AR3 G2											ARI
			AR4 WRITE	CR										AI1
	CS(2)		F0	GN2										
										CR2 = (GRN2 - GR2) / 2 C12 = (GIN2 + GI2) / 2	0L 0L			

TABLE 4-5 (CONTINUED)

#	LREL BRANCH	SIN COS	READ WRITE	MUR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	SRFLP		AR2 READ G	1H CI		MGRN=MI*GRN MGIN=MI*GIN			CCR 1	FR=SCR+CCI+AR FI=SCI-CCR+AI				
			AR3 READ GN			MGI=MI*GI		MGRN 2		FRN=-SCR-CCI+AR FIN=SCI-CCR-AI				FR FI FRN
			AR4 WRITE F		S	CCI=C*CI	G	MGIN 2		AR=-MGR-MGRN				FI FRN
	BVZB	CS	AR5 WRITE FN		GN	SCI=S*CI	MGI	GN 3	CCI 3	AI=MGI-MGIN CR=GRN-GR CI=GIN+GI		AR AI		FI FRN
						CCR=C*CR	SCI	GN 2						
						MGR=MI*GR	SCR							
						NOP								
	BVZC					CCR=C*CR								
						MGR=MI*GR				CI=GIN+GI				
						NOP								
						STOP								

CHAPTER 5

SCALE AND ADD TWO ARRAYS (SCLA2) MACRO

FUNCTIONAL DESCRIPTION

SCLA2 scales an array X by a constant A, scales an array Y by a constant B, and combines the two scaled arrays on an element-by-element basis to form an output array Z. X, Y, and Z must be of the same number of elements N. The scaling coefficients A and B are obtained via the Sin/Cos Generator in order to avoid the requirement for two words of Working Store (WS). These must therefore be loaded from the corresponding CFCB as the ARCCOS (A) and the ARCCOS (B), respectively.

MATHEMATICAL DESCRIPTION

$$Z_i = A * X_i + B * Y_i; \quad i = 1, 2, \dots, N$$

where A and B are two scalars, and X_i , Y_i and Z_i are the i^{th} elements of arrays X, Y and Z, respectively.

IMPLEMENTATION

SCLA2 is implemented with a six-instruction main loop which processes one pair of X's and one pair of Y's to form one pair of Z's. A twelve-instruction preamble obtains the coefficients A and B via the Sin/Cos Generator and loads the pipe with the first pairs of X's and Y's. Each pass through the main loop then stores one pair of Z's in the output array. Since the maximum count is 255, or 256 passes through the loop, an outside loop is required to permit array sizes N greater than 512 elements. The inside loop is controlled by BNZ8 and the outside loop is controlled by BNZ9.

SCALING

See Table 5-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 5-2.

ADDRESS REGISTERS

- ARO - ARCCOS(A), i. e., ARO is set to an angle α such that $\cos(\alpha) = A$.
- AR1 - ARCCOS(B).
- AR2 - The increment code is initialized to one. The address is initialized to the first address of the X array.
- AR3 - The increment code is initialized to one. The address is initialized to the first address of the Y array.
- AR4 - The increment code is initialized to one. The address is initialized to the first address of the Z array.

INCREMENT REGISTERS

Not applicable. Wrap codes must be 1024 for INC 2, 3, 4.

BRANCH REGISTERS

- BNZ8 - Branch and Count register controlling the inner loop. Reset and Count fields are initialized to $N/M-1$, where N is the number of elements in each of the arrays, and M is the number of times the outside loop is executed. Branch Address is SC2LP.
- BNZ9 - Branch and Count register controlling the number of executions of the outer loop. Reset and Count fields are initialized to $M-1$. Branch Address is SC2LP.

SINE/COSINE DESTINATION REGISTERS

- SCD0 - Destine Cosine only to both AEO and AE1.
- SCD1 - Destine Cosine only to both AEO and AE1.

DECIMATE REGISTER

Not applicable.

SCALE FACTOR REGISTERS

- SFOH - Left, center and right prescalers - True/Direct. Postscaler - True/Left 2.

ARITHMETIC ELEMENT REGISTER MAP

See Table 5-3.

NSWC TR 81-313

WORKING STORE MAP

See Table 5-4.

PROGRAM CODING CHART


See Table 5-5.

TABLE 5-1 SCLA2 AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
A, B		H14	
XH, XL		H12	
YH, YL		H12	
INTERMEDIATE RESULTS:			
AXH, AXL	F10		
BYH, BYL	F10		
OUTPUTS:			
ZH, ZL			H12

•E

TABLE 5-2 SCLA2 AEC REGISTER MAP



BR/BCR Unconditional/
Conditional Branch

BNZ Branch and Count Registers

Branch Address		Count Reset Spare Branch Address						
0	15	0	78	15	16	21	22	31
0		8	N/4-1	N/4-1	X	X	SC2LP	
1		9	1	1	X	X	SC2LP	
2		A			X	X		
3		B			X	X		
4		C			X	X		
5		D			X	X		
6		E			X	X		
7		F			X	X		

TABLE 5-3 SCLA2 AE REGISTER MAP

MLR				MRR			
0H	XH	XL	0L	0H	A	B	0L
1H	YH	YL	1L	1H			1L
2H	DUMMY		2L	2H			2L
3H			3L	3H			3L

ALIR				ACIR			
0H	AX H		0L	0H	BX H		0L
1H	AX L		1L	1H	BX L		1L
2H			2L	2H			2L
3H			3L	3H			3L

ARIR				AEOR				
0				0H	ZH		ZL	0L
1				1H				1L
2				2H				2L
3				3H				3L

SCALE FACTOR REGISTERS

AE0				AE1				
0H	0	0	0	2				0L
1H								1L
2H								2L
3H								3L

ALOR				ACOR				AROR			
0				0				0			
1				1				1			
2				2				2			
3				3				3			

TABLE 5-4 SCLA2 WORKING STORE MAP




TABLE 5-5 SCLA2 PROGRAM CODING CHART

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	SCLA2		AR2 +0 READ X			NOP								
		C(0)	AR3 +0 READ Y	X		NOP								
		C(1)				NOP								
				Y	A	NOP								
			AR4 -1 READ Z		B	AXH = A*XH AXL = A*XL								
			AR2 +1 READ X			BYH = B*YH BYL = B*YL	AXH							
			AR3 +1 READ Y	X			AXL	BYH						
								BYL						
				Y		AXH = A*XH AXL = A*XL				ZH = AXH+BYH ZL = AXL+BYL				
	SC2LP		AR2 +1 READ X			BYH = B*YH BYL = B*YL	AXH							
			AR3 +1 READ Y	X			AXL	BYH						
			AR4 +1 WRITE Z			AXH = A*XH AXL = A*XL		BYL						
	BNZB			Y						ZH = AXH+BYH ZL = AXL+BYL				

CHAPTER 6

ASYNCHRONOUS SAMPLE, SCALE AND SUM (ASSSS) MACRO

FUNCTIONAL DESCRIPTION

The ASSSS MACRO performs the dopplered resampling of the input signal D for each multipath arrival at the sensor. Linear interpolation is employed to provide some protection against aliasing, and is equivalent to passing the signal through a filter with a frequency response of:

$$H(f) = \frac{\sin^2\left(\frac{\pi f}{f_s}\right)}{\left(\frac{\pi f}{f_s}\right)^2}$$

before resampling. The parameter f_s is the sample rate of the input or source signal. The resampled signal is multiplied by a gain parameter A and added to a Sum array S. Since there is not a one-to-one correspondence between the samples of the input signal D and the output, to add N new samples to the Sum array may require more or less than N samples of D. The resampling may start at an arbitrary phase (or fractional position F, $0 \leq F < 1$) with respect to the input samples, but the MACRO is intended for application only where the resample rate is relatively close to the original rate, say $\pm 10\%$ maximum.

MATHEMATICAL DESCRIPTION

Phase 1: Apply amplitude factor to source input samples

$$AH = A * DH$$

$$AL = A * DL$$

where A is the amplitude factor and DH and DL are the input samples in the high and low halves of the Working Store (WS) word.

Phase 2: Form interpolation fractions for next pair of outputs.

$$F1 = F2 + D + 0C$$

$$F3 = -F2 - D + 1C$$

$$F2 = F1 + D + 0C$$

$$F4 = -F1 - D + 1C$$

where D is the resample rate parameter, F1 and F2 are the resample fractions, F3 and F4 are the complements of F1 and F2, respectively, with respect to unity, and OC and IC are conditional "ones" that are used to constrain the F's to interval 0-1.

Phase 3: Form the products of the scaled inputs with the interpolation fractions.

$$1AH = F1 * AH$$

$$2AL = F2 * AL$$

$$3AL = F3 * AL$$

$$4AH = F4 * AH$$

Phase 4: Combine outputs of Phase 3 with sample values from Sum array to form final results.

For Inphase loop:

$$OH = SH + 3AL + 1AH$$

$$OL = SL + 4AH + 2AL$$

For Outphase loop:

$$OH = SH + 4AH + 2AL$$

$$OL = SL + 3AL + 1AH$$

IMPLEMENTATION

The ASSSS MACRO consists of two main loops, each eight instructions long, eight transition sequences for the eight possible ways that transitions between the two major loops can occur, plus some initialization and finalization code. If the block size is 1024 samples (512 words), both the input array and the output array may exceed 512 words, and the MACRO must operate from one half of Working Store to the other half. Smaller block sizes may be handled within one side of WS.

The two main loops are designated the "Inphase" loop and the "Outphase" loop, depending on how the input array and output array are related. Actually, a more reasonable nomenclature might be "leading" and "lagging" loops, since for the "inphase" or "leading" loop, the two samples in an output data word are derived from the two samples in the input data word plus one contribution from the previous input data word. For the "outphase" or "lagging" loop, the output data samples are derived from the two samples in the input data word plus one contribution from the following input data word.

Since the transitions will occur at rates less than one in twenty or more times through the main loops, the timing is nominally determined by the eight steps per word for each of the main loops. For nominally 512 executions of one or the other of the main loops (1024 samples), the approximate execution time for the ASSSS MACRO is .41 ms.

The operation of the two main loops is illustrated in Figures 6-1 and 6-2. Each figure follows the two samples in one input word through the pipeline to the three output samples that they affect. Since the outputs contain terms that involve triple products of an interpolation fraction, an amplitude and the input data sample, two full trips through the pipeline are required, beginning with a read of the input word in the first trip through the loop and ending with the write of the last affected output in the fourth following pass through the loop. On the first pass through the pipeline, the input data samples are multiplied by the amplitude factor. Approximately concurrent with these first products being passed through the adder, the four appropriate interpolation fractions are generated and passed to the multiplier. On the second pass through the pipeline, the scaled samples are multiplied by the interpolation fractions and these triple products are combined with the corresponding Sum array samples to form the final composite output.

At the time the interpolation fractions F_i are formed, a test is made to determine whether they have progressed out of the range $0 \leq F_i < 1$. Depending on which of the two fractions F_1 or F_2 have exceeded the valid range, and whether the increment D is positive or negative, the program deviates through one of eight transition routines to resume operation in the alternate (inphase or outphase) loop. These transition routines re-adjust the appropriate interpolation fractions to the valid range and compute the one or two output values that do not conform to the procedures in the main loops. The following gives a brief description of each of the transition sequences.

PI001 In to Out On F_1 , D positive

At the time the branch is taken, the following quantities have been erroneously computed:

$$F_1 = -1 + e$$

$$F_3 = 1 - e - 2D$$

$$F_2 = e + D$$

$$F_4 = 1 - e - D$$

where D is the amount the fraction F is incremented each sample, and e is a small number between 0 and D . The following two transition outputs are computed:

$$OH = SH = e * AL + (1-e) * AH$$

$$(AH \text{ from current input})$$

READ	MULTIPLIER IN	ADDER IN	ADDER	MULTIPLIER IN	MULTIPLIER	ADDER IN	ADDER	AEOR WRITE
SHSL(0)	AL(0) = A * DL(0)	F2 = F1 + D PASS AL(0) F3 = 1 - F2 - D	F2 AL(0)	1AH(0) = F1 * AH(0)	SHSL(0) / 3AL(-1) 1AH(0)	OH(0) = SH(0) + 3AL(1) + 1AH(0)		
DRDL(2)	AR(1) = A * DR(1)	F3 = F2 + D PASS AH(1) F4 = 1 - F3 - D	F3 AH(1)	4AH(0) = F4 * AH(0) 2AL(0) = F2 * AL(0)	4AH(0) 2AL(0)	OH(0)		OH(0)
SHSL(1)	AL(1) = A * DL(1)	F4 = F3 + D PASS AL(1) F5 = 1 - F4 - D	F4 AL(1)	3AL(0) = F3 * AL(0) 1AH(1) = F3 * AH(1)	SHSL(1) / 3AL(0) 1AH(1)	OL(0) = SH(0) + 4AH(0) + 2AL(0)		OL(0)
DRDL(3)	AR(2) = A * DR(2)	F5 = F4 + D PASS AH(1) F6 = 1 - F5 - D	F5 AH(1)	4AH(1) = F4 * AH(1) 2AL(1) = F2 * AL(1)	4AH(1) 2AL(1)	OH(1) = SH(1) + 3AL(1) + 1AH(1)		OH(1)
SHSL(2)		F1 = F2 + D PASS AH(2)	F1 AH(2)	3AL(1) = F3 * AL(1) 1AH(2) = F1 * AH(2)	3AL(1) 1AH(2)	OH(2) = SH(2) + 3AL(1) + 1AH(2)		OH(2)

NOTE: SHADED AREA IS ONE CYCLE THROUGH THE INPHASE LOOP

FIGURE 6-1 ASSSS INPHASE MAIN LOOP FLOW

READ	MULTIPLIER IN	MULTIPLIER	ADDER IN	ADDER	MULTIPLIER IN	MULTIPLIER	ADDER IN	ADDER	AEOR WRITE
SHSL(1)	AL(0)	AL(0)-A*DL(0)	AL(0)	PASS AL(0) F3-1-F2-D	AL(0)	4AH(0)=F4*AH(0) 2AL(0)=F2*AL(0)	SHSL(0)/4AH(0) 2AL(0)	OH(0)=SH(0)+4AH(0)+2AL(0)	OH(0)
SHSL(0)	AL(1)	AH(1)-A*DL(1)	AH(1) F1	F1-F2-SH PASS AH(1) F4-1-F1-D	AH(1) F4	3AL(0)=F3*AL(0) 1AH(1)=F1*AH(1)	3AL(0) 1AH(1)	OL(0)=SL(0)+3AL(0)+1AH(1)	OL(0)
DHDL(2)	AL(1)	AH(1)-A*DL(1)	AL(1) F2	F2-F1-D PASS AL(1) F3-1-F2-D	F2 F3	4AH(1)=F4*AH(1) 2AL(1)=F2*AL(1)	SHSL(1)/4AH(1) 2AL(1)	OH(1)=SH(1)+4AH(1)+2AL(1)	OH(1)
SHSL(1)	AH(2)	AH(2)-A*DL(2)	AH(2)	F1-F2-D PASS AH(2) F4-1-F1-D	F1 AH(2)	3AL(1)=F3*AL(1) 1AH(2)=F1*AH(2)	3AL(1) 1AH(2)	OL(1)=SL(1)+3AL(1)+1AH(2)	OL(1)
DHDL(3)	AL(2)	AL(2)-A*DL(2)	AL(2)	F2-F1-D PASS AL(2) F3-1-F2-D	F2 AL(2)	4AH(2)=F4*AH(2) 2AL(2)=F2*AL(2)	SHSL(2)/4AH(2) 2AL(2)	OH(2)=SH(2)+4AH(2)+2AL(2)	OH(2)

NOTE: SHADED AREA IS ONE CYCLE THROUGH THE OUTPHASE LOOP

FIGURE 6-2 ASSS OUTPHASE MAIN LOOP FLOW

and $OL = SL + (e+D) * AH + (1-e-D) * AL$ (AH from next input)

which, using the fractional quantities already computed, become

$$OH = SH + F1 * AL - F1 * AH + AL$$

and $OL = SL - F2 * AH - F4 * AL$

Finally, the next interpolation fractions are computed

$$F2 = e + 2D \qquad F4 = 1 - e - 2D$$

and computation resumes in the Outphase loop at MOPL2.

PI002 In to Out On F2

At the time the branch is taken, the following quantities have been erroneously computed:

$$\begin{array}{ll} F2 = -1 + e & F4 = -e \\ F1 = e + D & F3 = 1 - e - D \end{array}$$

The transitional outputs become

$$\begin{array}{ll} OL = SL + e * AH + (1-e) * AL & \text{(previous AL)} \\ \text{or } OL = SL - F4 * AH - F2 * AL & \\ \text{and } OH = SH + (e+D) * AL + (1-e-D) * AH & \text{(current AL)} \\ \text{or } OH = SH + F1 * AL + F3 * AH & \end{array}$$

The adjusted interpolation fractions are:

$$F2 = e + 2D \qquad F4 = 1 - e - 2D$$

Computation resumes at MOPL1 in the Outphase loop.

PO101 Out to In On F1

At the time the branch is taken, the following quantities have been erroneously computed:

$$\begin{array}{ll} F1 = -1 + e & F3 = -e \\ F2 = e + D & F4 = 1 - e - D \end{array}$$

The transition output is

$$\begin{array}{l} OL = SL + e * AL + (1-e) * AH \\ \text{or } OL = SL - F3 * AL - F1 * AH \end{array}$$

and the adjusted interpolation fractions are

$$F1 = e + D \qquad F3 = 1 - e - D$$

Computation resumes at MIPL1 in the Inphase loop.

PO102 Out to In On F2

Erroneously computed fractions are:

$$\begin{array}{ll} F2 = -1 + e & F4 = 1 - e - 2D \\ F1 = e + D & F3 = 1 - e - D \end{array}$$

The transition output is:

$$OH = SH - e * AH + (1-e) * AL \quad (AL \text{ from previous input})$$

$$\text{or } OH = SH + F2 * AH + AH - F2 * AL$$

The adjusted interpolation fractions are:

$$F1 = e + 2D \quad F3 = 1 - e - 2D$$

Computations resume at MIPL2 in the Inphase loop.

The four transition sequences for negative fraction increment D all produce transition outputs which are not exact. Each of the outputs is in error by a term involving a fraction factor that has a magnitude of (-2D) or less. Since by definition D is much less than unity, this term can safely be ignored. The alternative would have required long transition sequences involving "backing up" the computations to obtain data which is no longer in the pipeline.

MI001 In to Out On F1, D negative

At the time the branch is taken, the following quantities have been erroneously computed:

$$F1 = -e \quad F2 = 1 - e + D$$

$$F3 = -1 + e \quad F4 = e - D$$

The transition outputs are:

$$OH = SH - F3 * AL$$

$$= SH + (1-e) * AL$$

$$(OH = SH + (1-e) * AL + e * AH \text{ is exact})$$

and

$$OL = SL + F2 * AH$$

$$= SL + (1-e+D) * AH$$

$$(OL = SL + (1-e+D) * AH + (e-D) * AL \text{ is exact}).$$

The adjusted interpolation fractions are:

$$F4 = e - 2D \quad F3 = e - 3D$$

$$F2 = 1 - e + 2D$$

Computation resumes at MOPL1 in the Outphase loop.

MI002 In to Out On F2, D negative

At the time the branch is taken, the following quantities have been erroneously computed:

$$F2 = -e \quad F4 = -1 + e$$

$$F1 = 1 - e + D \quad F3 = e - D$$

The transition output is:

$$\begin{aligned} OL &= SL - F4 * AH \\ &= SL + (1-e) * AH \\ (OL &= SL + (1-e) * AH + e * AL \text{ is exact}). \end{aligned}$$

The adjusted interpolation fractions are:

$$F2 = 1 - e + D \qquad F3 = e - 2D$$

Computation resumes at MOPL1 in the Outphase loop.

MOIO1 Out to In On F1, D negative

At the time the branch is taken the following quantities have been erroneously computed:

$$\begin{aligned} F1 &= -e & F3 &= -1 + e \\ F2 &= 1 - e + D & F4 &= e - D \end{aligned}$$

The transition output is:

$$\begin{aligned} OL &= SL - F3 * AL \\ &= SL + (1-e) * AL \\ (OL &= SL + (1-e) * AL + e * AH \text{ is exact}). \end{aligned}$$

The adjusted interpolation fractions are:

$$\begin{aligned} F4 &= e - 2D \\ F1 &= 1 - e + D \end{aligned}$$

Computation resumes at MIPL1 in the Inphase loop.

MI002 Out to In On F2, D negative

At the time the branch is taken the following quantities have been erroneously computed:

$$\begin{aligned} F4 &= -1 + e & F2 &= -e \\ F3 &= e - D & F1 &= 1 - e + D \\ F4 &= e - 2D \end{aligned}$$

The transition outputs are:

$$\begin{aligned} OH &= SH - 4AH \\ &= SH + (1-e) * AH \\ (OH &= SH + (1-e) * AH + e * AL \text{ is exact}) \\ \text{and } OL &= SL + 1AL \\ &= SL + (1-e+D) * AL \\ (OL &= SL + (1-e+D) * AL + (e-D) * AH \text{ is exact}). \end{aligned}$$

The adjusted interpolation fractions are:

$$\begin{aligned} F1 &= 1 - e + 2D \\ F4 &= e - 3D \end{aligned}$$

Computation resumes at MIPL1 in the Inphase loop.

SCALING

See Table 6-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 6-2.

ADDRESS REGISTERS

- ARO - The increment code is set to one. The address field is initialized to the location of the gain parameter A.
- AR1 - The increment code is set to one. The address field is initialized to the location of the F and D parameters.
- AR2 - The increment code is set to one. The address field is initialized to the location of the resampled input.
- AR3 - The increment code is set to one. The address field is initialized to the location of the sum input.
- AR4 - The increment code is set to one. The address field is initialized to the location of the resampled output.

INCREMENT REGISTERS

Not applicable. Wrap codes must be 1024 for INC 2, 3, 4.

BRANCH REGISTERS

- BCR0 - Conditional branch. For D positive, branch to PI001 on F1. For D negative, branch to MI001 on F1.
- BCR1 - Conditional branch. For D positive, branch to PI002 on F2. For D negative, branch to MI002 on F2.
- BR2 - Unconditional branch to MIPL2.
- BR3 - Unconditional branch to MOPL2.
- BCR4 - Conditional branch. For D positive, branch to POI01 on F1. For D negative, branch to MOI01 on F1.
- BCR5 - Conditional branch. For D positive, branch to POI02 on F2. For D negative, branch to MOI02 on F2.
- BR6 - Unconditional branch to MIPL1.
- BR7 - Unconditional branch to MOPL1.
- BNZ8 - Branch and Count register controlling the number of executions of

the Inphase processing loop. The Branch Address is MIPLP.
BNZ9 - Branch and Count register controlling the number of executions of
the Outphase processing loop. The Branch Address is MOPLP.
BNZA - Unconditional branch to MIPLO.
BNZB - Unconditional branch to MOPLO.
BNZC - Unconditional branch to STOP.

SINE/COSINE DESTINATION REGISTERS

Not applicable.

DECIMATE REGISTER

Not applicable.

SCALE FACTOR REGISTERS

SFOH - All True/Direct.
SFOL - All prescalers - True/Direct. Postscaler - True/Left 1.
SF1H - Left prescaler - True/Right 4; center and right prescalers -
True/Direct; postscaler - True/Left 4.

ARITHMETIC ELEMENT REGISTER MAP

See Table 6-3.

WORKING STORE MAP

See Table 6-4.

PROGRAM CODING CHART

See Table 6-5.

TABLE 6-1 ASSSS AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
A		H12	
F	F15		
D	F15		
DH, DL		H12	
SH, SL	H12		
INTERMEDIATE RESULTS:			
AH, AL	F8	H12	
F1, F2	F15	H15	
F3, F4	F15	H15	
1AH, 2AL	F11		
3AH, 4AL	F11		
OT	F12		
1AL, 2AH	F11		
OUTPUTS:			
OH, OL			H12

TABLE 6-2 ASSSS AEC REGISTER MAP

Incr Code	Address Register	WS Wrap	Increment Register	Memory Address Register
0 3 4	15	0 3 4	15	
0	1 A(A)	∅		MLP0 or MLPI
1	1 A(F, D)	∅		
2	1 A (Resample Input)	∅		Sin/Cos Destination Register AE0 AE1 AE2 AE3
3	1 A (Sum Input)	∅		
4	1 A (Output)	∅		
5				
6				Decimate Register Count Reset
7				

BR/BCR Unconditional/
Conditional Branch

BNZ Branch and Count Registers

Branch Address	Count	Reset	Spare	Branch Address
0 15	0 7	8 15	16 21	22 31
0 (I001)	8 CI	CI	X	MIPLP
1 (I002)	9 CO	CO	X	MOPLP
2 MIPL2	A X'FF'	X'FF'	X	MIPL∅
3 MOPL2	B X'FF'	X'FF'	X	MOPL∅
4 (OI01)	C X'FF'	X'FF'	X	STOP
5 (OI02)	D		X	
6 MIPL1	E		X	
7 MOPL1	F		X	

Comments
 For Out Phase start,
 MAR = MLP0
 For In Phase start,
 MAR = MLPI
 For D Positive,
 BR∅ = PI001
 BR1 = PI002
 BR4 = POI01
 BR5 = POI02

For D Negative
 BR∅ = MI001
 BR1 = MI002
 BR4 = MOI01
 BR5 = MOI02

TABLE 6-3 ASSSS AE REGISTER MAP

MLR				MRR			
0H	DH	DL	0L	0H	AH	AL	0L
1H	F1	F3	1L	1H	A	-1	1L
2H	F2	F4	2L	2H			2L
3H	DAL		3L	3H			3L

ALIR				ACIR			
0H	DH	DL	0L	0H	1AH		0L
1H	SH	SL	1L	1H	2AL		1L
2H	F		2L	2H	A	-1	2L
3H	D		3L	3H	1AH		3L

ARIR				AEOR			
0	3AL/1AL			0H	OH	OL	0L
1	4AH/2AH			1H			1L
2	AH			2H			2L
3	AL/FAL			3H			3L

SCALE FACTOR REGISTERS

AE0				AE1				
0H	0	0	0	0	0	0	0	0L
1H	3	0	0	3				1L
2H								2L
3H								3L

ALOR		ACOR		AROR	
0	OT	0	F1	0	0
1		1	F2	1	ONE
2		2	F3	2	ONE
3		3	F4	3	0

TABLE 6-4 ASSSS WORKING STORE MAP




TABLE 6-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	MLPO		AR0 +0							$\emptyset = \text{Inhibit}$	\emptyset			
			READ A -							$\emptyset = \text{Inhibit}$	\emptyset			
			AR2 +0								\emptyset		\emptyset	
			READ DHDL		A-1								\emptyset	
			AR1 +0							$\text{ONE} = -(-1) - \emptyset - \emptyset$			\emptyset	
			READ F	DHDL						$\text{ONE} = -(-1) - \emptyset - \emptyset$			ONE	
			AR1 +1			AH = A*DH							ONE	
			READ D				F						ONE	
			AR2 +1			AL = A*DL			AH	$F4 = \text{ONE} - F$				
			READ DHDL				D			AH		F4		
			AR4 -1	F4										
			READ DUMMY	DHDL					AL	$F2 = F$				
			AR3 +0	F2		AH = A*DH				AL				
			READ SHSL			4AH = F4*AH								
			AR2 +1	F3		2AL = F2*AL			AH	$F1 = F2 + D$				
	BNZB POPL0		READ DHDL				SHSL		4AH	SETCS				
				F1		AL = A*DL								
	BCR4 OT01			DHDL		3AL = F3*AL				$F4 = -F1 - D + 1C$				
										$\text{OH} = \text{SH} + 2\text{AL} + 4\text{AH}$				

TABLE 6-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEDR
	M1PLP		AR4 WRITE	F2		AH = A*DH		1AH		F3 = -F2-D+1C				
	BCRT I002		WRITE OHOL		AL	4AH = F4*AH				OH = SH+1AH+3AL		F3		
	M1PL0		AR2 READ	F3		2AL = F2*AL			2AH	F1 = F2+D+0C				
			READ DHDL						4AH	SETCS		F1		OH
	M1PL3		AR3 READ	F1		AL = A*DL		2AL		F4 = -F1-D+1C				
	BNZ8 M1PLP		READ SHSL	DHDL	AH	3AL = F3*AL	DHDL			OL = SL+2AL+4AH		F4		
	M1PL1 BCR0 I001			F4		1AH = F1*AH			AL	F2 = F1+D+0C				
							SHSL		3AL	AL		F2		OL
	BNZC STOP		AR4 WRITE OHOL	F2		NOP								
						NOP								
						STOP								

TABLE 6-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACTR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	MOPLP		AR4 +1	1H F1		AL = A*DL		2AL 1		F4 = F1-D+1C				
	BCR4 0101		WRITE DHOL	0H AH		3AL = F3*AL	DHDL			OH = SH+2AL+4AH		F4 3		
	MOPL0			2L F4		1AH = F1*AH			3AL 0	F2 = F1 + D+0C SETCS		F2 1		0H
	MOPL2		AR3 +1	2H F2		AH = A*DH		1AH 0		F3 = -F2-D+1C				
	BNZ9		READ SHSL		0L AL	4AH = F4*AH				DL = SL+1AH+3AL		F3 2		
	MOPLP			1L F3		2AL = F2*AL			AH 2	F1=F2-D+0C SETCS				
	MOPL1		AR2 +1						4AH 1			F1 0		0L
	BCR5 0102		READ DHDL	1H F1		NOP	SHSL 1							
	BNZC STOP		AR4 +1 WRITE DHOL	1H 0H DHDL		NOP								
						STOP	DHDL 0							

TABLE 6-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	P1001		AR2 +1	1L F3		1AL = F1*AL			2AH	OT = SH+AL	ØL			
			READ DHDL							AH	ØL			
	BR3 MOPL2			ØH AH		AL = A*DL			1AL	F4 = F3	ØH			
				DHDL		3AL = F4*AL	DHDL			OH = OT-1AH+1AL	1H	F4		
				2L F4		1AH = F2*AH			3AL	F2 = F2+D	ØH			
										AL	ØL	F2		ØH
	P1002			1H F1		AL = A*DL		2AL						
				DHDL			DHDL							
	BR7 MOPL1			ØH AH						F4 = F3	ØH			
						4AH = F4*AH			3AL	F2 = F1	ØH	F4		
				2L F4						AL	ØL	F2		
	BNZ9 MOPLP		AR3 +1	2H F2		AH = A*DH			4AH	F3 = -F2-D+ONE	ØH			
			READ SHSL			4AH = F4*AH				OL = SL-2AL-4AH	1H	F3		
				AL							R			

TABLE 6-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	M1001			F3						0H = S1-3A1 F4 = -F2-D+ONE F2 = F2+D				
	BR7 MOP11			F4		1AH = F2*AH				F2 = F2+D		1		0H
	BR79 MOP1P		AR3 READ SHSL	F2		AH = A*DH 4AH = F4*AH		1AH		F3 = -F2-D+ONE 0L = S1+1AH		2		
	M1002			F1										
	SR7 MOP11			DHDI						F2 = F1				
	BR79 MOP1P		AR3 READ SHSL	F2		AH = A*DH 4AH = F3*AH				F3 = -F1-D+ONE 0L = S1-4AH		2		

TABLE 6-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALTR	ACTR	ARIR	ADD	ALDR	ACOR	AROR	AEDR
	M0101			F2										
										DAL = -AL				
	BR6 MIPL1			DAL						F1 = F2				
										F4 = F4-D		F1		
	BR7B MIPLP		AR3 READ SUSL	F1		AL = -1 * DAL 3AL = F4 * AL				OL = SL - 3AL		F4		
	M0102			F4				AL	3	OH = SH - 4AH				
										DAL = -AL				
	BR6 MIPL1			DAL		1AL = F1 * AL				F1 = F1 + D		F1		OH
	BR7B MIPLP		AR3 READ SUSL	F1		AL = DAL * -1 3AL = F4 * AL		1AL		F4 = F4 - D		F4		
										OL = SL + 1AH + 1AL				

CHAPTER 7

SCALE AND ADD THREE ARRAYS (SCLA3) MACRO

FUNCTIONAL DESCRIPTION

SCLA3 MACRO scales an array X by a constant A, scales an array Y by a constant B, scales an array Z by a constant C, and combines the three scaled arrays on an element-by-element basis to form an output array W. X, Y, Z, and W must be of the same number of elements N.

SCLA3 is intended to provide arbitrary linear mixing of three inputs, and for convenience, the coefficients A, B, and C are accessed by the AE from Working Store. Separate address registers are used for the four arrays, and the output may overwrite any of the three inputs or the scaling parameters A, B, and C.

MATHEMATICAL DESCRIPTION

$$W_i = A * X_i + B * Y_i + C * Z_i; \quad i = 1, 2, \dots, N$$

where A, B, and C are scalars, and X_i , Y_i , Z_i and W_i are the i^{th} elements of arrays X, Y, Z and W, respectively.

IMPLEMENTATION

SCLA3 is implemented with an eight-instruction main loop which processes one pair of X's, one pair of Y's and one pair of Z's to form one pair of W's. A twelve-instruction preamble loads the three coefficients from Working Store using Address Register AR0, and loads the pipe with the first pairs of inputs from the three input arrays. In addition, the preamble decrements the output Address Register AR4 by one to allow the first output to be written into the initial value of AR4. Each pass through the main loop then stores one pair of W's in the output array. The main loop is controlled by BNZ9.

SCALING

See Table 7-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 7-2.

ADDRESS REGISTERS

- ARO - The increment code is set to 1. The address field is initialized to the location of the parameters A, B, and C.
- AR1 - The increment code is set to 1. The address field is initialized to the first address of the X array.
- AR2 - The increment code is set to 1. The address field is initialized to the first address of the Y array.
- AR3 - The increment code is set to 1. The address field is initialized to the first address of the Z array.
- AR4 - The increment code is set to 1. The address field is initialized to the first address of the W array.

INCREMENT REGISTERS

Not applicable. Wrap codes must be 1024 for INC 0 to 4.

BRANCH REGISTERS

BNZ9 - Branch and Count Register controlling the main loop. Reset and Count fields are initialized to $N/2-1$, where N is the number of elements in each of the arrays. Branch Address field is set to SC3LP.

SINE/COSINE DESTINATION REGISTERS

Not applicable.

DECIMATE REGISTER

Not applicable.

SCALE FACTOR REGISTERS

SFOL - Left, center and right prescalers - True/Direct. Postscaler - True/Left 4.

ARITHMETIC ELEMENT REGISTER MAP

See Table 7-3.

NSWC TR 81-313

WORKING STORE MAP

See Table 7-4.

PROGRAM CODING CHART


See Table 7-5.

TABLE 7-1 SCLA3 AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
A, B, C		H12	
X, Y, Z		H12	
INTERMEDIATE RESULTS:			
AX	F8		
BY	F8		
CZ	F8		
OUTPUTS:			
W			H12

E...

TABLE 7-2 SCLA3 AEC REGISTER MAP



BR/BCR Unconditional/
Conditional Branch

BNZ Branch and Count Registers

Branch Address	Count	Reset	Spare	Branch Address
0 15	0 78	15 16	21 22	31
0				
1				
2				
3				
4				
5				
6				
7				
	8			
	9	N/2-1	N/2-1	SC3LP
	A			
	B			
	C			
	D			
	E			
	F			

TABLE 7-3 SCLA3 AE REGISTER MAP

MLR			MRR		
0H	X1	X2	0L	A	B
1H	Y1	Y2	1L	C	
2H	Z1	Z2	2L		
3H			3L		

ALIR			ACIR		
0H	AX 1		0L	BY 1	
1H	AX 2		1L	BY 2	
2H	DUMMY		2L		
3H			3L		


ARIR			AEOR		
0	CZ1		0H	W1	W2
1	CZ2		1H		
2			2H		
3			3H		

SCALE FACTOR REGISTERS

AE0						AE1					
0H	0	0	0	3		0H					
1H						1H					
2H						2H					
3H						3H					

ALOR			ACOR			AROR		
0			0			0		
1			1			1		
2			2			2		
3			3			3		

TABLE 7-4 SCLA3 WORKING STORE MAP



CHAPTER 8

FILTER TWO AND SUM THREE ARRAYS (F2S3) MACRO

FUNCTIONAL DESCRIPTION

F2S3 MACRO provides filtering of two input arrays X and Y to produce filter outputs F and G, respectively, and then combines F and G with a third array S to form a new output array S. The two filters for the X and Y inputs are two-pole recursive with separately specifiable gain and pole position parameters. The parameters and the initial states of the two filters are obtained from Working Store. The final states of the filters are returned to the same locations in Working Store. Separate Address Registers are provided for each of the input arrays and the output array. The output array may overwrite any of the input arrays or the parameters, but not the filter states. All arrays must be of the same number of elements N. The output S may be passed through a final filter consisting of a single zero at $Z = +1$ (i. e., a zero at zero frequency). This option is controlled by a Scale Factor Registers 1H and 1L, with a "0101, 0010" giving no zero and a "0111, 0111" enabling the filter.

MATHEMATICAL DESCRIPTION

The two filtering operations are:

$$F_i = U * X_i + A * F_{i-1} + B * F_{i-2}; \quad i = 1, \dots, N$$

and

$$G_i = V * Y_i + C * G_{i-1} + D * G_{i-2}; \quad i = 1, \dots, N$$

F_0 , G_0 , F_{-1} , and G_{-1} are initialized by the preamble.

The summing operation is:

$$S_i = S_i + F_i + G_i; \quad i = 1, \dots, N.$$

X_i , Y_i , and S_i are the i^{th} elements of the X, Y, and S arrays respectively, and F_i and G_i are partial results resident only in the AE registers. F_{N-1} , G_{N-1} , F_N and G_N are returned to Working Store, overwriting the initial states.

IMPLEMENTATION

F22S3 is implemented with a twelve-instruction main loop, a twenty-two instruction preamble and a six-instruction clean-up sequence. The preamble loads the parameters from Working Store via Address Register AR1, loads the initial filter states via Address Register AR5, and loads the pipe with the first pairs of X's, Y's and S's. Each pass through the main loop then produces a pair of filtered F's, a pair of filtered G's, and combines these with a pair of input S's to produce a pair of output S's. The clean-up sequence returns the final filter states to Working Store and stops. The main loop is controlled by BNZ8.

SCALING

See Table 8-1.

The filter coefficients A, B, C and D are treated as H14 numbers. The gain coefficients U and V are treated as H12 numbers. Assuming the inputs X and Y and the filter states F and G to be H0, the partial results AF, BF, CG and DG then are scaled F14, and the modified inputs UX and VY are scaled F12. SFOL is used in forming new filter states and shifts the AF, BF, CG and DG terms right by two on input. Outputs saved in ACOR and AROR do not pass through the postscaler, and, therefore, are F12. Outputs passed back to the multiplier are shifted left by four to regain a scaling of H0.

The summing operation uses SFOH which right shifts the S input four to agree with the F and G inputs, and shifts the output left four to achieve a final output scaling of H0. The filter states passed to the output to be saved for the next execution of F22S3 are also shifted left four by SFOH.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 8-2.

ADDRESS REGISTERS

- ARO - The increment code is set to 1. The address field is initialized to the beginning of the input S array.
- AR1 - The increment code is set to 1. The address field is initialized to the beginning of the parameters block.
- AR2 - The increment code is set to 1. The address field is initialized to the beginning of the input X array.
- AR3 - The increment code is set to 1. The address field is initialized to the beginning of the input Y array.

AR4 - The increment code is set to 1. The address field is initialized to the beginning of the output S array.

AR5 - The increment code is set to 1. The address field is initialized to the beginning of the filter states block.

INCREMENT REGISTERS

INCO through 5 - The wrap field should be set to 1024.

BRANCH REGISTERS

BNZ8 - Branch and Count Register controlling the main loop. Count and Reset fields are initialized to $N/2-1$, where N is the number of elements in each of the arrays. The Branch Address field is set to F22LP.

SINE/COSINE DESTINATION REGISTERS

Not applicable.

DECIMATE REGISTER

Not applicable.

SCALE FACTOR REGISTERS

SFOH - Left prescaler - True/Right 4, Center and Right prescalers - True/Direct, Postscaler - True/Left 4.

SFOL - Left prescaler - True/Direct, Center and Right prescalers - True/Right 2, Postscaler - True/Left 4.

SF1H - Left and center prescalers - True/Direct, Right prescaler - True/Right 1 or Inhibit, Postscaler - True/Left 4.

SF1L - Left prescaler - True/Direct, Center prescaler - True/Right 1 or Inhibit, Right prescaler - True/Direct, Postscaler - True/Left 4.

ARITHMETIC ELEMENT REGISTER MAP

See Table 8-3.

WORKING STORE MAP

See Table 8-4.


PROGRAM CODING CHART

See Table 8-5.

TABLE 8-1 F22S3 AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
FH, FL		H12	
GH, GL		H12	
U, V		H12	
A, C		H14	
B, D		H14	
XH, XL		H12	
YH, YL		H12	
SH, SL	H12		
SSH, SSL	H12		
INTERMEDIATE RESULTS:			
UXH, UXL	F8		
VYH, VYL	F8		
AFH, AFL	F10		
BFH, BFL	F10		
CGH, CGL	F10		
DGH, DGL	F10		
FH, FL	F8	H12	
GH, GL	F8	H12	
SSH, SSL	F8		
OUTPUTS:			
FHO, FLO			H12
GHO, GLO			H12
SHO, SLO			H12

TABLE 8-2 F22S3 AEC REGISTER MAP



BR/BCR Unconditional/
Conditional Branch

BNZ Branch and Count Registers

Branch Address	Count	Reset	Spare	Branch Address
0 15	0 78	15 16	21 22	31
0	N/2-1	N/2-1	X	F22LP
1			X	
2			X	
3			X	
4			X	
5			X	
6			X	
7			X	

TABLE 8-3 F22S3 AE REGISTER MAP

MLR				MRR			
0H	XH	XL	0L	0H	U	V	0L
1H	YH	YL	1L	1H			1L
2H	A	C	2L	2H	FH	FL	2L
3H	B	D	3L	3H	GH	GL	3L

ALIR				ACIR			
0H	SH	SL	0L	0H	Dummy		0L
1H	SSH	SSL	1L	1H			1L
2H		U X	2L	2H	A F		2L
3H		V Y	3L	3H	C G		3L

ARIR				AEOR			
0				0H	SHO	SLO	0L
1				1H	THO	FLO	1L
2		BF		2H	GHO	GLO	2L
3		DG		3H		SSL	3L


SCALE FACTOR REGISTERS

AE0				AE1			
0H	3 0 0 3	0 2 2 3	0L	0H	3 0 0 3	0 2 2 3	0L
1H	0 0 4 3	0 4 0 3	1L	1H	0 0 4 3	0 4 0 3	1L
2H			2L	2H			2L
3H			3L	3H			3L

ALOR				ACOR				AROR			
0				0	SSH			0	SSL		
1				1	FH			1	GH		
2				2	FL			2	GL		
3				3				3			

TABLE 8-4 F22S3 WORKING STORE MAP

LMS (AEO, AE1)		RMS (AEO, AE1)	
000	Parameters (6 FW)	400	Parameters (6 FW)
002	Filter States (6 FW)	402	Filter States (6 FW)
00A		40A	
100	Input S Array (256 FW) / Output S Array (256 FW)	500	Input S Array (256 FW) / Output S Array (256 FW)
200	Input X Array (256 FW)	600	Input X Array (256 FW)
300	Input Y Array (256 FW)	700	Input Y Array (256 FW)



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

TABLE 8-5 (CONTINUED)

#	LABEL BRANCH	STN COS	READ WRITE	MLR	MRR	MULTIPLY	ALTR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	F22LP		AR3 +1		GH	AFH=A*FH	UXL 2			SSH=SH+FH+GH				
			READ YH,YL	XH,XL		CGH=C*GH	VYL 3			GH=GH		SSH		FHO
						BFH=B*FH		AFH 2		SHO=SSH(-SSL)				
				YH,YL		DGH=D*GH		CGH 3		FL=UXL+AFH+BFL				2H GHO
					FL	UXH=U*XH			BFH 2	GL=VYL+CGH+DGL		FL		0H SHO
						VYH=V*YH			DGH 3	FLO=FL			GL	
			AR0 +1		GL	AFL=A*FL	UXH 2			SSL=SL+FL+GL				
			READ SH,SL			CGL=C*GL	VYH 3			GL=GL			SSL	1L FLO
						BFL=B*FL		AFL 2		SLO=SSL(-SSH)				
	BNZ8		AR2 +1			DGL=D*GL	SH,XL	CGL 3		FH=UXH+AFL+BFL				2L GLO
			READ YH,XL			UXL=U*XL			BFL 2	GH=VYH+CGL+DGH		FH		0L SLO
			AR4 WRITE SO	XH,XL	FH	VYL=V*YL			DGL 3	FHO=FH			GH	
										PASS SSL				
						NOP								
			AR5 +0											3L SSL
			WRITE SSO											
						NOP								
			AR5 WRITE GO											
						NOP								
			AR5 WRITE FO											
						NOP								
						STOP								

CHAPTER 9
DEMODULATED NOISE (DEMON) MACRO

FUNCTIONAL DESCRIPTION

The DEMON MACRO generates two channels of modulated broadband noise and adds the two on a sample-by-sample basis to a composite channel. Two channels of white noise are input to the MACRO which filters each with a two-pole recursive filter to provide some spectral shaping of the broadband noise. The modulating function for each channel is derived by truncating a sinusoid with arbitrary amplitude, mean and frequency.

MATHEMATICAL DESCRIPTION

DEMON computations are conveniently grouped into three phases:

- a) Generate Modulating Functions
- b) Generate Filtered Noises
- c) Form Composite Output Signal

Phase 1

For the first DEMON channel (AE0):

$$S_{1i} = \text{COS}(\text{ARO}) \qquad \text{ARO} = \text{ARO} + \text{INCO}$$

For the first channel (AE1):

$$S_{1i} = \text{COS}(\text{AR2}) \qquad \text{AR2} = \text{AR2} + \text{INC2}$$

where i is the time index.

The sinusoid is scaled by K

$$KS_{1i} = K_1 * S_{1i}$$

and then offset by $L_1 - T_1$ (Level - Threshold) to form a test parameter P_{1i} .

The modulating function value for the i^{th} sample is then given by

$$DM_{1i} = \begin{cases} T_1; & P_{1i} \leq 0 \\ KS_{1i} + L_i & P_{1i} > 0 \end{cases}$$

Similarly, for the second DEMON channel (AE0) and the second channel (AE1)

$$S_{2i} = \text{COS}(\text{AR1}) \quad \text{AR1} = \text{AR1} + \text{INC1}$$

$$S_{2i} = \text{COS}(\text{AR3}) \quad \text{AR3} = \text{AR3} + \text{INC3}$$

$$\text{KS}_{2i} = K_2 * S_{2i}$$

$$\text{DM}_{2i} = \begin{cases} T_{2i}; & P_{2i} \leq 0 \\ \text{KS}_{2i} + L_{2i}; & P_{2i} > 0 \end{cases}$$

Phase 2

For the first channel, the input white noise samples are passed through a two-pole recursive filter

$$Y_{1i} = A_1 * X_{1i} + B * Y_{1(i-1)} + C * Y_{1(i-2)}$$

where A_1 is a gain coefficient, B is equal to the TWOR filter coefficient and C is equal to the MRSQ coefficient. Similarly, for the second channel

$$Y_{2i} = A_2 * X_{2i} + B * Y_{2(i-1)} + C * Y_{2(i-2)}$$

Phase 3

The filtered noise channels are multiplied by the modulating functions

$$D_{1i} = \text{DM}_{1i} * Y_{1i}$$

$$D_{2i} = \text{DM}_{2i} * Y_{2i}$$

and combined with the composite channel to form the final output

$$\text{TG}_i = \text{TG}_i + D_{1i} + D_{2i}$$

IMPLEMENTATION

DEMON is implemented with a 20-instruction main loop, a 30-instruction preamble, and a 6-instruction clean-up. The preamble loads the registers and filter states from Working Store (WS) via Address Registers AR6 and AR7, generates the first two points of each periodic modulating signal via Address Registers AR0 through AR3, loads the first pair of channel inputs via Address Register AR4, and loads the first pair of target data via Address Register AR5. Since the target output overwrites the target input, a dummy read of -1 on AR5 is executed. Each pass through the main loop produces two pairs of filtered Y's which are multiplied by the corresponding modified modulating signals. The products are then added to the target signal to produce a composite output target signal. The cleanup sequence returns the final filter states to Working Store and stops. The main loop is

controlled by BNZF.

SCALING

See Table 9-1.

ARITHMETIC ELEMENT CONTROLLER (AEC) REGISTERS

See Table 9-2.

ADDRESS REGISTERS

- AR0 - Phase address for first DEMON channel (AEO).
- AR1 - Phase address for second DEMON channel (AEO).
- AR2 - Phase address for first DEMON channel (AE1).
- AR3 - Phase address for second DEMON channel (AE1).
- AR4 - The increment code is set to 1. The address field is initialized to the beginning of the input X array.
- AR5 - The increment code is set to 1. The address field is initialized to the beginning of the input TG array.
- AR6 - The increment code is set to 1. The address field is initialized to the beginning of the parameters array.
- AR7 - The increment code is set to 1. The address field is initialized to the beginning of the filter states array.
- INCO - Frequency increment for the first DEMON channel (AEO).
- INC1 - Frequency increment for the second DEMON channel (AEO).
- INC2 - Frequency increment for the first DEMON channel (AE1).
- INC3 - Frequency increment for the second DEMON channel (AE1).
- INC4, 6, 7 - Wrap code must be set to 1024.
- INC5 - Wrap code - 1024, increment field - +2.

BRANCH REGISTERS

- BNZF - Branch and Count register controlling the number of executions of the main loop. Count and Reset fields are set to $N/2-1$, where N is the number of elements in the target array. The Branch Address is DMNLP.

SINE/COSINE DESTINATION REGISTERS

- SCD01 - Destine Cosine only to AEO.
- SCD23 - Destine Cosine only to AE1.

DECIMATE REGISTER

Not applicable.

SCALE FACTOR REGISTERS

SFOH - Left prescaler - True/Right 4, center and right prescalers - True/Direct, postscaler - True/Left 4.

SFOL - Left and center prescalers - True/Right 2, right prescaler - True/Direct, postscaler - True/Left 4.

SF1H - Left and center prescalers - True/Right 2, right prescaler - True/Direct, postscaler - True/Left 2.

SF1L - All - True/Direct.

ARITHMETIC ELEMENT REGISTER MAP

See Table 9-3.

WORKING STORE MAP

See Table 9-4.

PROGRAM CODING CHART

See Table 9-5.

TABLE 9-1 DEMON AP MICROPROGRAM SCALING

LABEL	ADDER IN	MULTIPLIER IN	OUTPUT
INPUTS:			
A1, A2		H12	
K1, K2		H12	
Y11, Y12		H12	
Y21, Y22		H12	
X11, X12		H13	
X21, X22		H13	
S		H14	
B, C		H14	
TG1, TG2	H7		
L1, T1	H12		
L2, T2	H12		
INTERMEDIATE RESULTS:			
AX1, AX2	F9		
BY'	F10		
CY1", CY2"	F10		
D1, D2	F8		
KS	F10		
Y		H12	
DM	H12		
P	F12		
OUTPUTS:			
Y11, Y12			H12
Y21, Y22			H12
TG1, TG2			H7

TABLE 9-2 DEMON AEC REGISTER MAP

Incr Code	Address Register	WS Wrap	Increment Register	Memory Address Register
0	0 3 4 15 ANGLE 01	0 3 4 15	FREQ 01	DEMON
1	ANGLE 02	FREQ 02		
2	ANGLE 11	FREQ 11	Sin/Cos Destination Register AE0 AE1 AE2 AE3	
3	ANGLE 12	FREQ 12		
4	1 X1, X2	0		
5	1 T	0 +2		
6	1 Parameters	0	Decimate Register Count Reset	
7	1 States	0		

	AE0	AE1	AE2	AE3
0	1	0	0	0
1	1	0	0	0
2	0	0	1	0
3	0	0	1	0

Count	Reset

Comments

BR/BCR Unconditional/
Conditional Branch

BNZ Branch and Count Registers

Branch Address	Count	Reset	Spare	Branch Address
0	0	78	15 16 21 22	31
1				
2				
3				
4				
5				
6				
7				
	8			
	9			
	A			
	B			
	C			
	D			
	E			
	F	FF	FF	DMNLP

TABLE 9-3 DEMON AE REGISTER MAP

MLR				MRR			
0H	K1	A1	0L	S	DM	0L	
1H	K2	A2	1L	B	C	1L	
2H	Y11	Y12	2L	X11	X12	2L	
3H	Y21	Y22	3L	X21	X22	3L	

ALIR				ACIR			
0H	B Y'		0L	C Y1''		0L	
1H	TG1	TG2	1L	C Y2''		1L	
2H	L1	T1	2L	D 1		2L	
3H	L2	T2	3L	DUMMY		3L	

ARIR				AEOR				
0	AX1			0H	Y11	Y12	0L	
1	AX2			1H	Y21	Y22	1L	
2	KS			2H	TG1	TG2	2L	
3	D2			3H			3L	

SCALE FACTOR REGISTERS

AE0								AE1									
0H	3	0	0	3	2	2	0	3	0L	3	0	0	3	2	2	0	3
1H	2	2	0	2	0	0	0	0	1L	2	2	0	2	0	0	0	0
2H									2L								
3H									3L								

ALOR				ACOR				AROR			
0	Y11			0	T1			0	P		
1	Y21			1	T2			1	0		
2	Y12			2				2			
3	Y22			3				3			

TABLE 9-4 DEMON WORKING STORE MAP

LWS (AEO, AET)		RWS (AEO, AET)	
000	Input Tg Array (256 FW)	400	Input Tg Array (256 FW)
	/		/
	Output Tg Array (256 FW)		Output Tg Array (256 FW)
100	Parameters (12 FW)	500	Parameters (12 FW)
180	Filter States (4 FW)	580	Filter States (4 FW)
200	Input X Array (512 FW)	600	Input X Array (512 FW)
300		700	

TABLE 9-5 DEMON PROGRAM CODING CHART

#	LABEL BRANCH	SIN COS	READ WRITE	M/R	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
	DEMON		ARG +0			NOP								
			READ L1, T1											
			ARG +1			NOP								
			READ K1, A1				L1, T2							
			ARG +1							Pass T1				
			READ B1, C1	X1, A1										
			ARG +1											
			READ L2, T2											
			ARG +0											
			READ X11, X12				L2, T3							
	S(01)		ARG +0							Pass T2				
			READ Y11, Y12											
	S(11)		ARG +1											
			READ X2, A2											
			ARG +1											
			READ X21, X22											
	S(02)		ARG +1											
			READ Y21, Y22											
	S(12)		ARG +0											
			READ Y21, Y22											
			ARG +0											
	S(01)		READ T01, T02											

TABLE 9-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALTR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
			ARS			KS21 = K2*S21				P11 = L1-T1+KS11			SETCS P11	
		S(11)	READ DUMMY			BY22 = B*Y22	TG1, T2	CY21		Y11 = +AX11				
		S(02)		Y11 2H		AX21 = A2*X21			KS21	DM11 = T1+(P11)C				
					S12	CY12 = C*Y12		DUMMY						
						CY22 = C*Y22			AX21	P21 = L2-T2+KS21				
		S(12)			S12	D11 = DM11*Y11				Y21 = +AX21			SETCS P21	
						KS12 = K1*S12				DM21 = T2+(P21)C				
				Y21 3H	S22	BY11 = B*Y11		D11		PASS Y11				
	DMNLP		ARS			AX12 = A1*X12			KS12					
		S(01)	READ X11, X12			D21 = DM21*Y21				P12 = L1-T1+KS12				Y11 0H
						KS22 = K2*S22			AX12	PASS Y21				
		S(11)				BY21 = B*Y21			D21	Y12 = BY11+CY12				
						AX22 = A2*X22			KS22	DM12 = T1+(P12)C				
		S(02)		Y12 2L	S11	CY11 = C*Y11				P22 = L2-T2+KS22				Y21 2H
						CY21 = C*Y21			AX22	TG1 = TG1+D11+D21				
		S(12)			S11	D12 = DM12*Y12				Y22 = BY21+CY22				
						KS11 = K1*S11				DM22 = T2+(P22)C				
				Y22 3L	S21	BY12 = B*Y12				PASS Y12				
						AX11 = A1*X11			KS11					
		S(01)	READ X21, X22			D22 = DM22*Y22				P11 = L1-T1+KS11				Y12 0H
						KS21 = K2*S21				PASS Y22				
		S(11)			X21 3X22	BY22 = B*Y22			AX11	BY12+CY11				
									D22	Y11 = +AX11				

TABLE 9-5 (CONTINUED)

#	LABEL BRANCH	SIN COS	READ WRITE	MLR	MRR	MULTIPLY	ALIR	ACIR	ARIR	ADD	ALOR	ACOR	AROR	AEOR
			AR5 +2			AX21 = A2*Y21			KS2 2	DM11 = T1+(P11)C	1L			Y22 1L
		S(02)	READ TG1TG2	2H Y11	S12 ØH	CY12 = C*Y12	Ø			P21 = L2-T1+KS21	JH R Y11			
					ØL	CY22 = C*Y22			AX2 1	TG2 = TG2+D12+D2 BY22+CY21	ØL		SETCS Ø	
	BNZF	S(12)			S12 ØH	D11 = DM11*Y11	1 TG1, TG2, CY12	Ø		Y21 = +AX21				
			AR5 -1			KS12 = K1*S12		CY22 1		DM21=T2+(P21)C	1L R			TG2 2L
			WRITE TG1TG2	3H Y21	S22 ØH	BY11 = B*Y11		ØL 2		PASS Y11	ØH R Y21			
			AR7 -1			NOP								
			WRITE Y11, Y12			NOP								
			AR7 +1			NOP								
			WRITE Y21, Y22			NOP								
						STOP								

NSWC TR 81-313

APPENDIX A

AP MICROPROGRAM SOURCE LISTINGS

```

RRRRHHHHH  RRHHHHHHH  HHHHHHHH  HH  BB  BBBBBBBBBB
RRHHHHHHH  RRHHHHHHH  HHHHHHHHHH  HHHH  BBBB  BBBBBB  BBBBBBBBBB
RR  HH  HH  RR  HH  HH  HH  HH  HH  HH  RR  HH
RR  HH  RR  RR  RR  RR  HH  HH  HH  HH  RR  HH
RRHHHHHHH  RRHHHHHHH  HHHHHHHH  HH  HH  BB  HH  BB  BBBBBBBBBB
RRHHHHHHH  RRHHHHHHH  HHHHHHHHHH  HH  HH  BB  BBBBBBBBBB
RR  HH  BB  HH  HH  HH  RR  BB  BB  BB  BB
RR  HH  BB  HH  HH  HH  BB  BB  RR  BB  BB  BB
RRHHHHHHH  RRHHHHHHH  HH  HH  HH  BB  BB  BB  BB
RRHHHHHHH  RRHHHHHHH  RR  HH  HH  HH  HH  BB  BB

```

•COMDECK BBAMP

• BB GENERATION 12/05/75 HMD

• 18 STEP PREAMBLE

BBAMP	AECW	LOG=0	M1 = NOT 0	A
	AECW2	RDWR=MLR.2,ALIR.2,AR.1, TOMLR.0H	READ AV1, COUNT1 M1	*B
	AECW	LOG=0	M1 = NOT 0	0
	AECW2	RDWR=ALIR.3,AR.1,AAR, TOMRR.0H	READ DV1 M1	*1
	AECW	SF.0H	NOP	2
	AECW2	RDWR=MRR.0,AR.0, MLR.0H,MRR.0H	READ A1,A2 P1 = M1*M1	*3
	AECW	ALIR.3,SF.0H	DAV = DV1	4
	AECW2	TOACIR.0,TOAROR.0	P1. DAV	5
	AECW	MLR.2H,MRR.0H, ALIR.2H,AROR.0,SF.0H	VA1 = AV1*A1 CAV2 = AV1 * DAV	*6
	AECW2	RDWR=MLR.3,AR.3,SAH, ACIR.0L,SF.0H, TOACOR.0,TOMLR.0L	BACK UP AR3 P1 = LOW PART CAV2	*7
	AECW	ALIR.2LC,SF.0H, TOAIR.0, TOAROR.1,ROUND	CT = -COUNT VA1	*8
	AECW2	RDWR=MRR.1,AR.2, MLR.0L,MRR.0L, TOACOR.1, ARIR.0,SF.0L	P1, ROUND CAV2 READ R1 VA2=CAV2.A2 CT	*9
	AECW	TOMLP.1H	PASS VA1 VA1	10
	AECW2	RDWR=MRR.2,AR.2,AAR, TOAIR.0,ROUND	READ R2 VA2.ROUND VA1	*11
	AECW	MLR.1H,MRR.1H, ARIP.0,SF.0L	BHR1=VA1,RR1 PASS VA2	*12
	AECW2	RDWR=MRR.0,AR.0,AAR, MLP.1H,MRR.1L, ACOR.0,AROR.0,SF.0H, TOMLR.1L	READ A3,A4 BHI1=VA1,RI1 CAV3=CAV2*DAV VA2	*13
	AECW	TOALIR.0, TOACOR.0,TOMLR.0H,ROUND	BHR1 CAV3.ROUND VA2	*14
	AECW2	MLR.1L,MRR.2H, TOALIR.1,ROUND, ACOR.0,AROR.0,SF.0H	BHR2=VA2,RR2 BHI1,ROUND CAV3 CAV4=CAV3*DAV	*15
	AECW	MLR.0H,MRR.0H, TOACOR.0,TOMLP.0L	VA3=CAV3.A3 CAV4	*16
	AECW2	MLR.1L,MRR.2L, TOACIR.0,TOAEUR.1,ROUND	BHI2=VA2,RI2 BHR2,B1=0,ROUND CAV4	*17

NSWC TR 81-313

•					
•		10 INSTRUCTION MAIN LOOP WITH EMBEDDED			
•		9 INSTRUCTION-VARIATOR FUNCTION CHANGE			
•	RR1	AECW MLR,0L,MRR,0L, TOARIP,0, ACOR,1,AROR,1,SF,0H, TOAEOR,1L,ROUND	VA4=CAV4,A4 VA3 CT=CT+P1 B11, ROUND RR1	*18	
•		AECW2 RDWR=MRR,1,AR,2,AAR, TOACIR,1,ROUND, ARIP,0,SF,0L, TOACOR,1,SETCS	READ R3 B12,ROUND B11 PASS VA3 CT,SET STATUS6	*19	
•		AECW TOARIP,0, ACIR,0,ALIR,0C,SF,0L, TOMLR,1H	VA4 BR2=MHR2-BHR1 VA3	*20	
•		AECW2 RDWR=MRR,2,AR,2,AAR, ARIP,0,SF,0L, TOAEOR,2H,ROUND, BCR,0	READ R4 PASS VA4 BR2,ROUND VA3 BRANCH ON ST6	*21	
•		AECW MLR,1H,MRR,1H, TOMLR,1L,ROUND, ALIR,1,ACIR,1C,SF,0L	BHR3=VA3,RR3 VA4,ROUND BR2 B12=BH11-BH12	*22	
•		AECW2 RDWR=MRR,0,AR,0,AAR, MLR,1H,MRR,1L, TOAEOR,2L,ROUND, ACOR,0,AROR,0,SF,0H	HEAD A5,A6 B13=VA3,RI3 B12,ROUND VA4 CAV5=CAV4+DAV	*23	
•		VARIATOR FUNCTION CHANGE			
•		EXECUTES ONLY WHEN CT = 0			
•		AECW SF,0H,ROUND	NOP,ROUND B12	24	
•		AECW2 RDWR=ALIR,2,AR,1,AAR	READ AV,COUNT	25	
•		AECW SF,0H	NOP	26	
•		AECW2 RDWR=ALIR,3,AR,1,AAR	READ DV	27	
•		AECW SF,0H	NOP	28	
•		AECW2 ALIP,2LC,SF,0H	CT = -COUNT	29	
•		AECW MLR,1H,MRR,1H, ALIP,3,SF,0H, TOACOR,1	BHR3=VA3*PR3 DAV = DV CT	*30	
•		AECW2 MLR,1H,MRR,1L, ALIR,2H,SF,0H, TOAROR,0	BH13=VA3*RI3 CAV = AV DV	*31	
•		CONTINUATION OF MAIN LOOP			
•	RB2	AECW TOALIR,0,ROUND, TOACOR,0,TOMLR,0H	BHR3, ROUND B12 CAV5	*32	
•		AECW2 MLR,1L,MRR,2H, TOALIR,1,ROUND, ACOR,0,AROK,0,SF,0H, WRM=AEOR,1,AR,3,AAR, BNZ,R	BHR4=VA4,RR4 BH13,ROUND CAV5 CAV6=CAV5+DAV WRITE B1 BR TO BB1	*33	
•		AECW MLR,0H,MRR,0H, TOACOR,0,TOMLR,0L, ALIR,0,ACIR,0C,SF,0L	VA5=CAV5,A5 CAV6 BR3=BHR3-BHR2	*34	
•		AECW2 MLR,1L,MRR,2L, TOAEOR,1H,ROUND, ALIR,1C,ACIR,1,SF,0L, TOACIR,0, WRM=AEOR,2,AR,3,AAR	BH14=VA4,RI4 BR3,ROUND CAV6 B13=BH12-BH13 BHR4 WRITE B2	*35	
•		OUTSIDE LOOP FOR SIZE GREATER THAN 512			
•		AECW TOAEOR,1L,ROUND	B13,ROUND BR3	36	
•		AECW2 BNZ,9,ROUND	BR TO RB1,ROUND B13	37	
•		AECW MLR,0H,MRR,0H	VA5=CAV5,A5	38	
•		AECW2 MLR,1L,MRR,2L, ALIR,1C,ACIR,1,SF,0L	BH14=VA4,RI4 B13=BH12-BH13	*39	
•		AECW SF,0H	NOP		
•		AECW2 BR,4	BRANCH TO SM11		
•		AECW SF,0H	NOP		
•		AECW2 SF,0H	NOP CONTINUE		

NSWC TR 81-313

```

00000000 00000000 00000000 00 00 00
00000000 00000000 00000000 00 00 00
00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00
00 00 00000000 00 00 00 00 00
00 00 00000000 00 00 00 00 00
00 00 00 00 00 00 00 00 00
00 00 0 00 00 0 00 00 0 00
00000000 00000000 00000000 00000000 00 000
00000000 00000000 00000000 00000000 00 00

```

*COMDECK DSCLN

DSCLN	AECW	SF.0H	NOP	-2
	AECW2	LOG=0.	CREATE MINUS 1	*-1
		RDWR=AR.2,AR.5,	READ FAMA	*
		SCMR.2H=AR.1	GET (5(PARAMETER	
	AECW	LOG=0,TOMRR.0H,TOAROR.0	DES M1	0
	AECW2	RDWR=MLR.0,AR.5,PAR.	READ FS,A	*1
		TOMLR.1H	DES M1	
	AECW	SF.0H	NOP	2
	AECW2	RDWR=ACIR.1,AK.6,	READ CDDP	*3
		SCMR.2H=AR.0.	GET (7(PARAMETER	*
		MLR.1H,MRR.0H	P1=M1*M1	
	AECW	SF.0H	NOP	4
	AECW2	RDWR=MLR.3,AR.4,TOALIR.0	READ SL,P,DES P1	5
	AECW	ACIR.1,SF.0H	PASS CDDP	6
	AECW2	ALIR.0L,SF.0H,TOALOR.0.	P1=LO(P1), DES CD4	*7
		RDWR=MRR.0,AR.2	READ FM	
	AECW	ALIP.0L,SF.0H,TOMLR.1H,TOACOR.3	P1=LO(P1),DES P1	8
	AECW2	TOALOR.1,TOMRR.3L,	DES P1, P1	*9
		ACOR.3,ANOR.0,SF.3L.	LM=M1*P1(R2)	*
		RDWR=ACIR.0,AR.4,AAR	READ CDD	
	AECW	MLR.1H,MRR.2H,	7=7*P1	*A
		TOACOR.3	DES LM	
	AECW2	MLR.1H,MRR.2L.	5=5*P1	*B
		ALOR.0,ACOR.3,LOG=N	D4=CDDP AND LM	
	AECW	TOACIR.2,TOAROR.0.	DES 7,DES D4	*C
		MLR.0H,MRR.0H.	FSM=FS*FM	*
		ACIR.0,SF.0H	PASS CDD	
	AECW2	MLR.3H,MRR.3L,TOACIR.3,	SL=P1*SL, DES 5	*D
		ACIR.2L,SF.2H,TOALOR.3,	7=LO(7)*2,DES CDD	*
		RDWR=MRR.1,AR.3	READ AM	
	AECW	TOALIR.2,	DES FSM	*E
		ACIP.3L,SF.0H,TOALOR.2	5=LO(5), DES 7	
	AECW2	TOACIR.2,TOACOR.2.	DES SL. 5	*F
		ALIP.2,SF.1H	FSM4=FSM(R4)	
	AECW	TOAROR.1	DES FSM4	G
	AECW2	MLR.2L,MRR.3L.	PP=P*P1	*H
		ACIR.0,AROR.1,SF.1H	NCD4=(CDD+FSM4)(R2)	
DSCLP	AECW	TOAPOR.2,TOMLR.1L,	DES NCD4,NCD	*10
		ALOR.3,ACIR.2,SF.0H	CDD=CDD+SL	
	AECW2	TOAFOR.1,	DES CDD	*11
		ACIP.1H,AROR.0,SF.3L,	CDD4=M(CDDP)+D4	*
		RDWR=AR.0,AR.6,TOALIR.3	READ CD, DES PP	
	AECW	ACUR.3,AROR.2,LOG=N,	DD=CD AND LM	*12
		TOACOR.0.	DES CDD4	*

NSWC TR 81-313

AECW2	MLR,1L,MRR,3L ALIR,3,ACOR,0C,AROR,0C,SF,0L, TOAFOR,2, WRM=AEOR,1,AR,4	NC=P1*NCD CC=PP-CDP4-D4 DES 0D WRITE CDD	*13 *
AECW	AROR,1,ACIR,0,SF,0M, TOALIR,0,TOACOR,1	C=CD0+FSM4 DES NC, CC	*14
AECW2	ALIR,0L,ACOR,1,AROR,2,SF,3M, RDWR=AR,2,AR,4,SAR, SCMR,0M=AK,1,TOAEOR,2M	P=L(NC)/2+CC+NCD4 READ SL, P COS,SIN (D), DES C	*15 *
AECW	ACIR,2L,SF,0M,TOAEOR,3	SL=LO(SL), DES P	16
AECW2	ALOR,2,SF,0M,TOAEOR,3M, WRM=AEOR,2,AR,6	PASS 7, DES SL WRITE CD	*17
AECW	MLR,0L,MRR,1M, ACOR,2,SF,0M,TOMLR,3M	A=A*AM PASS 5, DES 7	*18
AECW2	TOMLR,3L, WRM=AEOR,3,AR,4, SCMR,1M=AR,3	DES 5 WRITE SL, P COS,SIN (P)	*19 *
AECW	MLR,3M,MRR,0M,TOACIR,0	7*C, DES A	1A
AECW2	MLR,1M,MRR,0M, ACIR,0,SF,1L, RDWR=ALIR,0,AK,0,AIRO	P1*C=C PASS A READ BM2	*18 *
AECW	MLR,1M,MRR,0L,TOACIR,0, TOMLR,0L	S=P1*S, DES 7C DES A	*1C
AECW2	MLR,3L,MRR,0L,TOACIR,1, ACIR,0A,SF,0M,ROUND, RDWR=ALIR,1,AR,0,AAR	S*S, DES C PASS 7C, RND A READ HM1	*1D *
AECW	MLR,0L,MRR,1M,TOACIR,0, ACIR,1LA,SF,0M,TOMLR,2M	A*K, DES S C=LO(C), DES 7C	*1E
AECW2	ACIR,0LA,SF,0M,ROUND, TOMLR,3M,TOACIR,1, RDWR=ALIR,2,AR,0,AAR	S=LO(S), RND 7C DES C, 5S READ B0	*1F *
AECW	MLR,0L,MRR,1L,TOACIR,0, ACIR,1A,SF,0M,TOMLR,7L	A*Z, DES AK PASS 5S, DES S	*20
AECW2	ACIR,0,SF,2L,TOMLR,2L, RDWR=ALIR,3,AR,0,AAR	PASS AK, DES 5S READ BP1	*21
AECW	MLR,3M,MRR,0L,TOACIR,0, TOACOR,0,TOMRR,2M,ROUND	C*S, DES AZ DES AK, RND 5S	*22
AECW2	MLR,2L,MRR,0M,ROUND, ACIR,0,SF,2L, RDWR=AR,2,AR,5,AIR	5S*C, ROUND AK PASS AZ READ FMA, AMA	*23 *
AECW	MLR,2M,MRR,2M,TOACIR,0, TOACOR,1,TOMRR,2L	7C*AK, DES CS DES AZ	*24
AECW2	MLR,7L,MRR,0L,TOACIR,1, ACIR,0A,SF,2L,ROUND, RDWR=MLR,0,AR,5,AAR	S*S, DES 5SC PASS CS, RND AZ READ FS, A	*25 *
AECW	MLR,2M,MRR,2L,TOACIR,0, ACIR,1,SF,2M,TOMRR,3M	7C*AZ, DES 7CAK PASS 5SC, DES CS	*26
AECW2	MLR,3L,MRR,2M,TOACIR,1, ACIR,0,SF,2L,ROUND, TOMLR,1L, RDWR=MRR,0,AR,2	AK*S, DES 5S PASS 7CAK, RND CS DES 5SC READ FM	*27 *
AECW	MLR,3L,MRR,2L,TOACIR,0, ACIR,1A,SF,2L,TOMLR,2M,ROUND	AZ*S, DES 7CAZ PASS 5S,DES 7CAK,R 5SC	*28
AECW2	MLR,3M,MRR,2M,TOARIR,0, ACIR,0,SF,2L,TOMRR,3L,ROUND, RDWR=MRR,1,AR,3	AK*C, DES ASK PAS 7CAZ,DES 5S,R 7CAK*	*29
AECW	MLR,2M,MRR,3M,TOARIR,1, ACOR,0C,ARIR,0,SF,2M,	READ AM 7CAK*CS, DES AS7 T1=(ASK-AK)/2	*2A *

NSWC TR 81-313

AECW2	TOMLR,2L,ROUND MLR,3H,MRR,2L,TOARIR,2, ACOR,1C,ARIR,1,SF,2H, TOAROR,0,ROUND, RDWR=MLR,3,AR,4,AIRE	DES 7CAZ, RND 55 AZ=C, DES ACK *28 T2=(ASZ-AZ)/2 * UES T1, RND 7CAZ *
AECW	MLR,2L,MRR,3H,TOACIR,0, ACOR,0,ARIR,2C,SF,2H, TOAROR,1	HEAD SL, P 7CAZ*CS,DES 7CCSAK *2C T3=(AK-ACK)/2 *
AECW2	ALIP,0H,ACIR,0C,SF,0H, TOARIR,3,TOAROR,2, RDWR=ACIR,0,AR,4,AAR	DES T2 M2R=BM2R-7CCSAK *2D DES ACZ, T3 *
AECW	MLR,1L,MRR,2H,TOACIR,1, ACOR,1,ARIR,3C,SF,2H, TOAEOR,0H	HEAD CD0 55C*AK,DES 7CCSAZ *2E T4=(AZ-ACZ)/2 *
AECW2	ALIR,0L,ACIR,1C,SF,0H, TOAROR,3,ROUND, RDWR=ACIR,1,AR,6,AAR	DES M2R M2I=BM2I-7CCSAZ *2F DES T4,RND M2R *
AECW	MLR,1L,MRR,2L,TOACIR,2, ACIR,0,SF,0H,TOAEOR,0L	HEAD CD 55C*AZ, DES 55CAK *30 PASS CD0, DES M2I
AECW2	ALIR,1H,ACIR,2C,AROR,0, SF,2H,TOALOR,3,ROUND, RDWR=ALIR,0,AR,0,AAR	MIR=BMIR-55CAK+T1 *31 DES CD0, RND M2I *
AECW	ACIR,1,SF,0H,TOACIR,3,TOAEOR,1H	READ BP2 PASS CD,DES 55CAZ,MIR 32
AECW2	ALIP,1L,ACIR,3C,AROR,1,SF,2H, TOALOR,0,ROUND, RDWR=ALIR,1,AR,0,AAR	M1=BM1I-55CAZ+T2 *33 DES CD4,RND M1R *
AECW	ALIR,2H,ACOR,0,ARIR,2,SF,2H, TOAEOR,1L	READ BP3 OR=HOR+AK/2+ACK/2 *34 DES M1I
AECW2	ALIR,2L,ACOR,1,ARIR,3,SF,2H, TOAEOR,2H,ROUND, WRM=AEOR,0,AR,0,AIRE	O1=BO1+AZ/2+ACZ/2 *35 DES OR, RND M1I *
AECW	ALIP,3H,ACOR,0C,ARIR,0C,SF,2H, TOAEOR,2L,ROUND	WRITE M2 P1R=BP1R-AK/2-ASK/2 *36 DES OI, RND OR
AECW2	ALIR,3L,ACOR,1C,ARIR,1C,SF,2H, TOAEOR,3H,ROUND, WRM=AEOR,1,AR,0,AAR	P1I=BP1I-AZ/2-ASZ/2 *37 DES P1R, RND OI *
AECW	MLR,2H,MRR,3L, ALIR,0H,ACIR,2,AROR,2,SF,2H, TOAEOR,3L,ROUND	WRITE M1 7CAK*SS *38 P2R=BP2R+55CAK+T3 *
AECW2	MLR,2L,MRR,3L, ALIP,0L,ACIR,3,AROR,3,SF,2H, TOAEOR,0H,ROUND, WRM=AEOR,2,AR,0,AAR	DES P1I, RND P1R 7CAZ*SS *39 P2I=BP2I+55CAZ+T4 *
AECW	ALOR,1,SF,0H,TOACIR,2, MLR,0H,MRR,0H, TOAEOR,0L,ROUND	DES P2R, RND P1I WRITE 0 PASS P1, DES 7SSCAK *3A FSM=FS*FM *
AECW2	ALIP,1H,ACIR,2,SF,0H, TOACIR,3,TOMRR,3L,ROUND, WRM=AEOR,3,AR,0,AAK	DES P2I, RND P2R P3R=BP3R+7SSCAK *3B DES 7SSCAZ,P1,RND P2I *
AECW	ALIR,1L,ACIR,3,SF,0H, TOALIR,2,TOAEOR,1H	WRITE P1 P3I=BP3I+7SSCAZ *3C DES FSM,P3R
AECW2	MLR,3H,MRR,3L, TOAEOR,1L,ROUND, WRM=AEOR,0,AR,0,AAR, ALIR,2,SF,1H, BNZ,A	SL=P1*SL *3D DES P3I, RND P3R WRITE P2 FSM4=FSM(R4) *
AECW	ALOR,0,ACOR,3,LOG=N, TOAROR,1,ROUND	RR ON CT TO USCLP D4=CDP AND LM *3E DES FSM4, RND P3I
AECW2	TOACTR,2,TOAROR,0, ACIR,0,AROR,1,SF,1H, MLR,3L,MRR,3L, WRM=AEOR,1,AR,0,AAR	DES SL, D4 *3F NCD4=CD0+FSM4 PP=P1*P *
AECW	SF,0H	WHITE P3 NOP 40
AECW2	STOP	41

```

SSSSSSSS SSSSSSSSS SSSSSSSSS SSSSSSSSS SSSSSSSSS
SSSSSSSSSS SSSSSSSSSSS SSSSSSSSSSS SSSSSSSSSSS SSSSSSSSSSS
SS S SS SS SS SS SS SS
SS SS SS SS SS SS SS
SSSSSSSS SSSSSSSSS SSSSSSS SSSSSSS SSSSSSS
SSSSSSSSSS SSSSSSSSSSS SSSSSSS SSSSSSS SSSSSSS
SS SS SS SS SS SS SS
S SS SS SS SS SS SS
SSSSSSSSSS SSS SS SS SS SS SS
SSSSSSSS SS SS SS SS SS SS
    
```

*COMDECK SRFFT

SRFFT	AECW	LOG=0	CREATE ALL ONES	0
	AECW?	TOMLR.2H.	M1=MINUS 1	*1
		RDWR=ALIR.1,AR.2	HEAD GO	
	AECW	LOG=0	NEED TWO MISS	2
	AECW?	TOMRR.1H.	M1	*3
		RDWA=MLR.0,ALIR.2,AR.2,AAH.	READ G1	*
		SCMP.0=AR.0,INC	GET COS,SIN (INC)	
	AECW	ALIR.1H,SF.0H	FR0=GR0	4
	AECW?	ALIR.1H,SF.0H.	F10=GR0	*5
		RDWR=ACIR.0,AR.3.	HEAD GN1	*
		TOAER.0H	FR0	
	AECW	TOAFOR.0L	F10	6
	AECW?	RDWR=MLR.3,AR.5,AAH	DUMMY READ FOR FN	7
	AECW	ALIR.2L,ACIR.0L,SF.0L	CI1=(GIN1+GI1)/2	8
	AECW?	TOMLR.1L.	CI1	*9
		ALIR.2H,ACIR.0H,SF.0L.	AR1=(GRN1+GR1)/2	*
		RDWA=MLR.0,ALIR.0,AR.2,AAH	READ G2	
	AECW	TOACOR.0,ROUND.	AR1. ROUND CI1	*A
		ALIR.2HC,ACIR.0H,SF.0L	CR1=(GRN1-GR1)/2	
	AECW?	TOMLR.1H.	CK1	*B
		MLR.1L,MRR.0H.	CCI1=C*CI1	*
		ALIR.2LC,ACIR.0L,SF.0L.	AI1=(GIN1-GI1)/2	*
		RDWA=MRR.2,ACIR.0,AR.3,SAR	READ GN2	
	AECW	TOACOR.1,ROUND.	AI1. ROUND CK1	*C
		MLR.1L,MRR.0L	SCI1=S*CI1	
	AECW?	TOARIR.3.	CCR1	*D
		MLR.1H,MRR.0L.	SCR1=S*CR1	*
		WRM=AEOR.0,AR.4.	WRITE F0	*
		SCMR.0=AR.0,INC	COS,SIN (2*INC)	
	AECW	TOALIR.3.	SCI1	*E
		MLR.1H,MRR.0H.	CCR1=C*CR1	*
		ALIR.0HC,ACIR.0H,SF.0L	CR2=(GRN2-GR2)/2	
	AECW?	TOALIR.2,TOMLR.1H.	SCR1,CR2	*F
		ALIR.0L,ACIR.0L,SF.0L.	CI2=(GIN2+GI2)/2	*
		MLR.0H,MRR.1H	MGR2=M1*GR2	
	SRFLP	TOAIR.2,TOMLR.1L,ROUND.	CCW,CI,ROUND CR	*10
		MLR.2H,MRR.2H.	MGRN=M1*GRN	*
		ALIR.2,ARIR.3,ACOR.0,SF.1H	FR=SCR*CCI+AR	
	AECW?	TOALIR.1,TOAER.0H,ROUND.	MGR, FR, ROUND CI	*11
		MLR.2H,MRR.2L.	MGIN=M1*GIN	*
		ALIR.3,ARIR.2C,ACOR.1,SF.1H.	FI=SCI-CCR*AI	*
		RDWA=MLR.0,ALIR.0,AR.2,AAH	READ G	
	AECW	TOACIR.1,TOAER.0L,ROUND.	MGRN, FI, ROUND FR	*12
		MLR.0L,MRR.1H.	MGI=M1*SI	*

NSWC TR 81-313

AECW2	ALIR.2C,AWIR.3C,ACOR.0,SF.1H TOACIR.2,TOAEOR.1H,ROUND, MLR.1L,MRR.0H, ALIR.3,ARIR.2C,ACOR.1C,SF.1H, RDWA=MRR.2,ACIR.0,AR.3,SAW	FRN=-SCR-CCI*AR MGIN,FRN,ROUND FI *13 CCI=C*CI * FIN=SCI-CCR-AI *
AECW	TOALIR.2,TOAEOR.1L,ROUND, MLR.1L,MRR.0L, ALIR.1LC,ACIR.1LC,SF.0L TOAIR.3,TOACOR.0,ROUND, MLR.1H,MRR.0L, ALIR.2L,ACIR.2LC,SF.0L, WRM=AEOR.0,AR.4,AAR, SCMR.0=AR.0,INC,BNZ.B	READ GN MGI,FIN,ROUND FRN *14 SCI=S*CI * AR=(-MGR-MGRN)/2 CCI,AR,ROUND FIN *15 SCR=S*CR * AI=(MGI-MGIN)/2 * WRITE F *
AECW	TOALIR.3,TOACOR.1, MLR.1H,MRR.0H, ALIR.0MC,ACIR.0H,SF.0L TOALIR.2,TOMLK.1H, MLR.0H,MRR.1H, ALIR.0L,ACIR.0L,SF.0L, WRM=AEOR.1,AR.5,SAW	COS,SIN,LOOP UN BNZB SCI,AI *16 CCR=C*CR * CR=(GRN-GR)/2 SCR,CR *17 MGR=M1*GR * CI=(GIN+GI)/2 *
AECW	SF.0H	WRITE FN
AECW2	BNZ.C	NOP 18
AFCW	MLR.1H,MRR.0H	OUTSIDE LOOP 19
AECW2	MLR.0H,MRR.1H, ALIR.0L,ACIR.0L,SF.0L	CCR=C*CR 1A MGR=M1*GR *1B CI=(GIN+GI)/2
AECW	SF.0H	NOP 1C
AECW2	STOP	STOP 10

NSWC TR 81-313

```

SSSSSSSS SSSSSSSS SS SSSSSSSS SSSSSSSS
SSSSSSSSS SSSSSSSSSS SS SSSSSSSSSS SSSSSSSSSS
SS S S SS S SS SS SS S SS
SS SS SS SS SS SS
SSSSSSSSS SS SS SS SS
SSSSSSSSS SS SS SS SS
SS SS SS SS SS SS SS
S SS SS S SS SS SS SS
SSSSSSSSS SSSSSSSSSS SSSSSSSSSS SS SS SSSSSSSSSS
SSSSSSSS SSSSSSSS SSSSSSSSSS SS SS SSSSSSSSSS

```

*COMDECK	SCLA2				
SCLA2	AECW	SF.0H	NOP		0
	AECW2	RDWR=MLR.0,AR.2, SCMR.0H=AR.0	READ 1ST PAIR OF XIS		*1
	AECW	SF.0H	GENERATE PARAMETER A		
	AECW2	RDWR=MLR.1,AR.3, SCMR.0L=AR.1	NO		2
	AECW	SF.0H	READ 1ST PAIR OF YIS		*3
	AECW2	SF.0H	GENERATE PARAMETER B		
	AECW	MLR.0H,MRR.0H	NO		
	AECW2	MLR.0L,MRR.0H, RDWR=MLR.2,AR.4,SAR	NO		
	AECW	TOALIR.0, MLR.1H,MRR.0L	AXH=A*XH		4
	AECW2	TOALIR.1, MLR.1L,MRR.0L, RDWR=MLR.0,AR.2,AAR	AXL=A*XL		*5
	AECW	TOACIR.0	BACK UP Z POINTER		
	AECW2	RUWR=MLR.1,AR.3,AAR, TOACIR.1	AXH		*6
	AECW	MLR.0H,MRR.0H, ALIR.0,ACIR.0,SF.0H	HYH=B*YH		
	AECW2	MLR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H, TOAENR.0H	AXL		*7
SC2LP	AECW	MLR.1H,MRR.0L, TOAENR.0L,TOALIR.0	BYL=B*YL		*
	AECW2	RDWR=MLR.0,AR.2,AAR, MLR.1L,MRR.0L, TOALIR.1	READ NEXT PAIR OF XIS		8
	AECW	TOACIR.0	BYH		*9
	AECW2	RDWR=MLR.1,AR.3,AAR, TOACIR.1,BNZ.8	READ NEXT PAIR OF YIX		
	AECW	MLR.0H,MRR.0H, ALIR.0H,ACIR.0H,SF.0H	BYL		*A
	AECW2	WRM=AEOR.0,AR.4,AAR, MLR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H, TOAENR.0H	AXH=A*XH		*B
	AECW	SF.0H	ZH=AXH+BYH		*
	AECW2	BNZ.9	AXL=A*XL		*C
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	ZL=AXL+BYL		
	AECW2	SF.0H	ZH		*D
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	BYH=B*YH		
	AECW2	SF.0H	ZL, AXH		*E
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	READ NEXT PAIR OF XIS		*F
	AECW2	SF.0H	RYL, BRANCH TO SC2LP		
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	AXH=A*XH		*10
	AECW2	SF.0H	ZH=AXH+BYH		*11
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	WRITE A PAIR OF ZIS		*
	AECW2	SF.0H	AXL=A*XL		*
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	ZL=AXL+BYL		
	AECW2	SF.0H	ZH		12
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	NO		13
	AECW2	SF.0H	OUTSIDE LOOP		
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	AXH=A*XH		14
	AECW2	SF.0H	AXL=A*XL		*15
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	ZL=AXL+BYL		
	AECW2	SF.0H	NO		16
	AECW	MLR.0H,MRR.0H, ALIR.0L,MRR.0H, ALIR.1,ACIR.1,SF.0H	STOP		17
	AECW2	STOP			

```

      AAAAAAAAA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA
      AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA
      AA  AA  AA  A  AA  A  AA  A  AA  A  AA  A
      AA  AA  AA  AA  AA  AA  AA  AA  AA  AA  AA  AA
      AA  AA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA
      AAAAAAAAAA  AAAAAAAAAA  AAAAAAAAAA  AAAAAAAAAA  AAAAAAAAAA
      AAAAAAAAAA  AA  AA  AA  AA  AA  AA  AA  AA
      AA  AA  A  AA  A  AA  A  AA  A  AA  A  AA  AA
      AA  AA  AAAAAAAAA  AAAAAAAAAA  AAAAAAAAAA  AAAAAAAAAA  AAAAAAAAAA
      AA  AA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA  AAAAAAAAA
  
```

*COMDECK ASSSS

* MLPTH - MULTIPATH RESAMPLE, SCALE AND ADD

*

*

MLPI

IN PHASE START SEQUENCE

RHD 01/26/76

AECW	SF.0H	NOP	0
AECW2	RDWA=MRR.1,ACIR.1,AR.0	READ A, -1	1
AECW	SF.0H	NOP	2
AECW2	RDWA=ALIR.2,AR.1	READ F	3
AECW	TOALOR.0,SF.0H	0 = INHIBIT	4
AECW2	RDWA=MLR.0,ALIR.0,AR.2,	READ DHDL (1)	*5
	TOAROR.0,SF.0H	0 TO 0C	
AECW	TOAROR.3,	0 TO 1C	*6
	ALOR.0C,AROR.0C,ACIR.1LC,SF.0H	ONE=-1 -EPS	
AECW2	RDWA=MLR.0,ALIR.0,AR.2,AAR,	READ DHDL (2)	*7
	TOAROR.1,	ONE TO 0C	*
	ALOR.0C,AROR.0C,ACIR.1LC,SF.0H	ONE=-1 -EPS	
AECW	MLR.0L,MRR.1H,	AL = A*DL	*8
	TOAROR.2	ONE TO 1C	
AECW2	RDWA=ALIR.3,AR.1,AAR	READ 0	9
AECW	MLR.0H,MRR.1H,	AH = A*DH	*10
	TOARIR.3,	AL	*
	ALIR.2C,AROR.1,SF.0H	F3 = ONE-F	
AECW2	ARIR.3,SF.0L,	PASS AL	*11
	TOACOR.2,TOMLR.1L	F3	
AECW	TOARIR.2,TOMRK.0L,	AH,AL	*12
	ALIR.2,SF.0H	F1 = F	
AECW2	RDWA=ALIR.1,AR.3,	READ SHSL(1)	*13
	ARIR.2,SF.0L,ROUND,	PASS AH,ROUND AL	*
	TOACOR.0,TOMLR.1H,SETCS	F1,SET STATUS 6	
AECW	MLR.0L,MRR.1H,	AL=A*DL	*14
	ALIR.3C,ACOR.0C,AROR.2TS,SF.0H,	F4=-F1-D*1C	*
	TOMRR.0H	AH	
AECW2	RDWA=MLR.0,ALIR.0,AR.2,AAR,	READ DHDL(3)	*15
	MLR.1L,MRR.0L,ROUND,	3AL=F3*AL,ROUND AH	*
	TOACOR.3,TOMLR.2L	F4	
AECW	MLR.1H,MRR.0H,	1AH=F1*AH	*16
	TOARIR.3,	AL	*
	ALIR.3,ACOR.0,SF.0H	F2=F1*0	
AECW2	RDWA=MLR.3,AR.4,SAR,	DUMMY READ	*17
	TOARIR.0,	3AL	*
	ARIR.3,SF.0L,SETCS,	PASS AL,SET STATUS	*
	TOACOR.1,TOMLR.2H,	F2	*
	RNZ,A	BRANCH TO MIPL0	
AECW	MLR.0H,MRR.1H,	AH=A*DH	*18
	TOACIR.0,TOMRR.0L,	1AH,AL	*

	AECW2	ALIR,3C,ACOR,1C,AROR,2TS,SF,0H MLR,2L,MRR,0H. ALIR,1H,ACIR,0,ARIR,0,SF,1H, TOACOR,2,TOMLR,1L,ROUND, BCR,1	F3=-F2-D+1C 4AH=F4*AH 0H=SH+1AH+3AL F3,ROUND AL BRANCH TO IO02 ON F2	*19 * *
		OUT PHASE START SEQUENCE		
	AECW	SF,0H	NOP	20
	AECW2	RDWA=MRR,1,ACIR,1,AR,0, TOALOR,0,SF,0H	READ A, -1 0=INHIBIT	*21
	AECW	SF,0H,TOAROR,0	0 TO 0C	22
	AECW2	RDWA=MLR,0,ALIR,0,AR,2, TOAROR,3	READ DHDL (1) 0 TO 1C	*23
	AECW	ALOR,0C,AROR,0C,ACIR,1LC,SF,0H	ONE=-1 -EPS	24
	AECW2	RDWB=ALIR,2,AR,1, ALOR,0C,AROR,0C,ACIR,1LC,SF,0H, TOAROR,1	READ F ONE=-1 -EPS	*25 *
	AECW	MLR,0H,MRR,1H, TOAROR,2	ONE TO 0C AH=A*DH	*26
	AECW2	RDWB=ALIR,3,AR,1,AAR	ONE TO 1C READ D	27
	AECW	MLR,0L,MRR,1H, TOARIR,2, ALIR,2C,AROR,1,SF,0H	AL=A*DL AH F4=ONE-F	*28 *
	AECW2	RDWA=MLR,0,ALIR,0,AR,2,AAR, ARIR,2,SF,0L, TOACOR,3,TOMLR,2L	READ DHDL (2) PASS AH F4	*29 *
	AECW	TOARIR,3,TOMRR,0H, ALIR,2,SF,0H	AL,AH F2=F	*30
	AECW2	RDWB=ACIR,3,AR,4,SAR, ARIR,3,SF,0L,ROUND, TOACOR,1,TOMLR,2H,SETCS	DUMMY READ PASS AL,ROUND AH F2	*31 *
	AECW	MLR,0H,MRR,1H, ALIR,3C,ACOR,1C,AROR,2,SF,0H, TOMRR,0L	AH=A*DH F3=-F2-D+ONE AL	*32 *
	AECW2	RDWB=ALIR,1,AR,3, MLR,2L,MRR,0H,ROUND, TOACOR,2,TOMLR,1L	READ SHSL (1) 4AH=F4*AH,ROUND AL F3	*33 *
	AECW	MLR,2H,MRR,0L, TOARIR,2, ALIR,3,ACOR,1,SF,0H	2AL=F2*AL AH F1=F2+D	*34 *
	AECW2	RDWA=MLR,0,ALIR,0,AR,2,AAR, TOARIR,1, ARIR,2,SF,0L, TOACOR,0,TOMLR,1H,SETCS, BNZ,B	READ DHDL (3) 4AH PASS AH F1	*35 * *
	AECW	MLR,0L,MRR,1H, TOACIR,1, ALIR,3C,ACOR,0C,AROR,2TS,SF,0H, TOMRR,0H	BRANCH TO MOPL0 AL=A*DL 2AL F4=-D-F1+1C AH	*36 * *
	AECW2	MLR,1L,MRR,0L, ALIR,1H,ACIR,1,ARIR,1,SF,1H, TOMLR,2L,TOACOR,3,ROUND, BCR,4	3AL=F3*AL 0H=SH+2AL+4AH F4,ROUND BRANCH TO OIO1 ON F1	*37 * *
		INPHASE PROCESSING LOOP		
	MIPLP	AECW	MLR,0H,MRR,1H, TOACIR,0,	AH=A*DH 1AH *38 *

NSWC TR 81-313

		ALIR,3C,ACOR,1C,AROR,2TS,SF,0H, TOMPR,0L	F3=-D-F2+1C	*
	AECW2	MLR,2L,MRR,0H, ALIR,1H,ACIR,0,ARIR,0,SF,1H, TOACOR,2,TOMLR,1L,ROUND, WRM=AEOR,0,AR,4,AAR, BCR,1	AL 4AH=F4*AH OH=SH+1AH+3AL F3,ROUND AL WRITE OUTPUT OHOL BRANCH ON F2 TO 1002	*39 * * *
MIPL0	AECW	MLR,2H,MRR,0L, TOAIR,2, ALIR,3,ACOR,1,AROR,0TS,SF,0H, TOAFOR,0H	2AL=F2*AL AH F1=D+F2+0C OH	*40 * *
	AECW2	ROWA=MLR,0,ALIR,0,AR,2,AAR, TOAIR,1,ROUND, ARIR,2,SF,0L, TOACOR,0,TOMLR,1H,SETCS	READ OHDL 4AH,ROUND OH PASS AH F1	*41 * *
MIPL2	AECW	MLR,0L,MRR,1H, TOACIR,1, ALIP,3C,ACOR,0C,AROR,2TS,SF,0H, TOMPR,0H	AL=A*DL 2AL F4=-D-F1+1C AH	*42 * *
	AECW2	ROWA=ALIR,1,AR,3,AAR, MLR,1L,MRR,0L,ROUND, ALIR,1L,ACIR,1,ARIR,1,SF,1H, TOACOR,3,TOMLR,2L, BNZ,R	READ SHSL 3AL=F3*AL,ROUND AH OL=SL+2AL+4AH F4 BRANCH ON CT TO MIPL	*43 * * *
MIPL1	AECW	MLR,1H,MRR,0H, TOAIR,3, ALIR,3,ACOR,0,AROR,0TS,SF,0H, TOAFOR,0L	1AH=F1*AH AL F2=D+F1+0C OL	*44 * *
	AECW2	TOAIR,0, ARIR,3,SF,0L,ROUND, TOACOR,1,TOMLR,2H,SETCS, BCR,0	3AL PASS AL,ROUND OL F2 BRANCH ON F1 TO 1001	*45 * *
	AECW	SF,0H	NOP	46
	AECW2	WRM=AEOR,0,AR,4,AAR, BNZ,C	WRITE LAST OUTPUT BRANCH TO STOP	*47
STOP	AECW	SF,0H	NOP	48
	AECW2	STOP	STOP	49
		OUT PHASE PROCESSING LOOP		
MOPLP	AECW	MLR,0L,MRR,1H, TOACIR,1, ALIR,3C,ACOR,0C,AROR,2TS,SF,0H, TOMPR,0H	AL=A*DL 2AL F4=-D-F1+1C AH	*50 * *
	AECW2	MLR,1L,MRR,0L,ROUND, ALIR,1H,ACIR,1,ARIR,1,SF,1H, TOACOR,3,TOMLR,2L, WRM=AEOR,0,AR,4,AAR, RCR,4	3AL=F3*AL,ROUND AH OH=SH+2AL+4AH F4 WRITE OUTPUT 0 BRANCH TO OI01 ON F1	*51 * * *
MOPL0	AECW	MLR,1H,MRR,0H, TOAIR,3, ALIR,3,ACOR,0,AROR,0,S,SF,0H, TOAEOR,0H	1AH=F1*AH AL F2=F1+0+0C OH	*52 * *
	AECW2	TOAIR,0,ROUND, ARIR,3,SF,0L, TOACOR,1,TOMLR,2H,SETCS	3AL,ROUND OH PASS AL F2	*53 * *
MOPL2	AECW	MLR,0H,MRR,1H, TOACIR,0, ALIR,3C,ACOR,1C,AROR,2TS,SF,0H,	AH=A*DH 1AH F3=-D-F2+1C	*54 * *

NSWC TR 81-313

	AECW2	RDWR=ALIR.1,AR.3,AAR, MLR.2L,MRR.0H,ROUND, ALIP.1L,ACIR.1C,ARIR.1C,SF.1H, TOACOR.2,TOMLR.1L, BNZ.9	READ SHSL 4AH=F4*AH,ROUND AL 0L=SL-2AL-4AH F3 BRANCH ON CT TO MOPLP	*73 * * *		
		OUT TO IN TRANSITIONS, D POSITIVE				
	POI01	AECW	MLR.0H,MRR.1H, TOACIR.0, TOMRR.0L	AM=A*0H 1AH AL	*74 * *	
		AECW2	ACOR.3,SF.0H,ROUND	F3=F4,ROUND AL	75	
		AECW	MLR.1L,MRR.0L, TOARIR.2, TOACOR.2,TOMLR.1L, ACOR.1,SF.0H	3AL=F3*AL AM F3 F1=F2	*76 * *	
		AECW2	RDWA=MLR.0,ALIR.0,AR.2,AAR, ARIP.2,SF.0L, TOACOR.0,TOMLR.1H, BR.6	READ DMOL PASS AH F1 BRANCH TO MIPL1	*77 * *	
		AECW	MLR.0L,MRR.1H, TOARIR.0, ALIR.3C,ACOR.0C,AROR.1,SF.0H, TOMRR.0H	AL=A*DL 3AL F4=-D-F1*ONE AM	*78 * *	
		AECW2	RDWR=ALIR.1,AR.3,AAR, MLR.1L,MRR.0L,ROUND, ALIP.1L,ACIR.0C,ARIP.0C,SF.1H, TOACOR.3,TOMLR.2L, BNZ.8	READ SHSL 3AL=F3*AL,ROUND AH 0L=SL-1AH-3AL F4 BRANCH ON CT TO MIPLP	*79 * * *	
		POI02	AECW	MLR.2H,MRR.0H, TOARIR.3, ALIR.1H,ARIR.2,SF.1H	2AH=F2*AH AL 0T=SH*AH	*80 * *
		AECW2	TOALOR.0, ARIR.3,SF.0L	0T PASS AL	*81	
		AECW	MLR.0H,MRR.1H, TOARIR.1, TOMRR.0L, ACOR.3,SF.0H	AM=A*DH 2AH AL F3=F4	*82 * *	
		AECW2	MLR.1L,MRR.0H,ROUND, ALOR.0,ACIR.1C,ARIR.1,SF.1H, TOACOR.2,TOMLR.1L, BR.2	4AH=F3*AH,ROUND AL 0H=0T-2AL-2AH F3 BRANCH TO MIPL2	*83 * *	
		AECW	MLR.1H,MRR.0L, TOARIR.2, ALIR.3,ACOR.0,SF.0H, TOAEOR.0H	2AL-F1*AL AM F1=F1+D 0H	*84 * *	
		AECW2	RDWA=MLR.0,ALIR.0,AR.2,AAR, ARIR.2,SF.0L,ROUND, TOARIR.1,TOACOR.0,TOMLR.1H	READ DMOL ROUND 0H, PASS AH F1	*85 * *	
		IN TO OUT TRANSITIONS, D NEGATIVE				
	MI001	AECW	ALIP.1H,ARIR.0C,SF.1H	0H=SH-3AL	86	
		AECW2	TOAEOR.0H, ALIR.3C,ACOR.1C,AROR.1,SF.0H	0H F4=-D-F2+1	*87	
		AECW	ALIR.3,ACOR.1,SF.0H, MLR.2H,MRR.0H, TOMLR.2L,ROUND	F2=D+F2 1AH=F2*AH F4,ROUND 0H	*88 * *	

NSWC TR 81-313

	AECW2	ALIR.3,ACOR.1,SF.0H, TOACOR.1, BR.7	F2=D+F2 F2 BRANCH TO MOPL1	*89 *	
	AECW	MLR.0H,MRR.1H, ALIR.3C,ACOR.1C,AROR.1,SF.0H, TOACIR.0, TOMLR.2H	AM=A*DH F3=-D-F2+ONE 1AH F2	*90 * *	
	AECW2	RDWR=ALIR.1,AR.3,AAR, MLR.2L,MRR.0H, ALIR.1L,ACIR.0,SF.1H, TOACOR.2,TOMLR.1L, BNZ.9	READ SHSL 4AH=F4*AH OL=SL+1AH F3 BRANCH ON CT TO MOPLP	*91 * * *	
*	MI002	AECW	SF.0H	NOP	92
		AECW2	RDWR=MLR.0,ALIR.0,AR.2,SAR	BACKUP DHDL AR.2	93
		AECW	ACOR.0,SF.0H	F2=F1	94
		AECW2	TOACOR.1,TOMLR.2H, BR.7	F2 BRANCH TO MOPL1	*95
		AECW	MLR.0H,MRR.1H, ALIP.3C,ACOR.0C,AROR.1,SF.0H	AM=A*DH F3=-D-F1+ONE	*96
		AECW2	RDWR=ALIR.1,AR.3,AAR, MLR.1L,MRR.0H, ALIR.1L,ARIR.1C,SF.1H, TOACOR.2,TOMLR.1L, BNZ.9	READ SHSL 4AH=F3*AH OL=SL-4AH F3 BRANCH ON CT TO MOPLP	*97 * * *
*					
*	MOI01	OUT TO IN TRANSITIONS. D NEGATIVE			
		AECW	SF.0H	NOOP	98
		AECW2	ARIR.3C,SF.0L	DLT=-AL	99
		AECW	TOMLR.3H	DLT	100
		AECW2	ACOR.1,SF.0H, BR.6	F1=F2 BRANCH TO MIPL1	*101
		AECW	MLR.3H,MRR.1L, ALIP.3C,ACOR.3,SF.0H, TOACOR.0,TOMLR.1H	AL=-1*DLT F4=F4-D F1	*102 * *
		AECW2	MLR.2L,MRR.0L, ALIR.1L,ACIR.1,ARIR.0C,SF.1H, TOACOR.3,TOMLR.2L, RDWR=ALIR.1,AR.3,AAR, BNZ.8	3AL=F4*AL OL=SL+2AL-3AL F4 READ SHSL BRANCH ON COUNT MIPLP	*103 * * *
*	MOI02	AECW	TOAIR.3, ALIR.1H,ACIR.0,ARIR.1C,SF.1H	AL OH=SH+1AH-4AH	*104
		AECW2	ARIR.3C,SF.0L, TOAFOR.0H	DLT=-AL OH	*105
		AECW	MLR.1H,MRR.0L, ALIR.3,ACOR.0,SF.0H, TOMLR.3H,ROUND	1AL=F1*AL F1=F1+D DLT,ROUND OH	*106 * *
		AECW2	TOACOR.0,TOMLR.1H, BR.6	F1 BRANCH TO MIPL1	*107
		AECW	MLR.3H,MRR.1L, TOAIR.0, ALIR.3C,ACOR.3,SF.0H	AL=DLT*-1 1AL F4=F4-D	*104 * *
		AECW2	RDWR=ALIR.1,AR.3,AAR, MLR.2L,MRR.0L, ALIR.1L,ACIR.0,ARIR.0,SF.1H, TOACOR.3,TOMLR.2L, BNZ.8	READ SHSL 3AL=F4*AL OL=SL+1AH+1AL F4 BRANCH ON CT TO MIPLP	*109 * * *

```

SSSSSSSS SSSSSSSS SS SSSSSSSS SSSSSSSSS
SSSSSSSSS SSSSSSSSSS SS SSSSSSSSSS SSSSSSSSS
SS S SS S SS SS SS SS
SS SS SS SS SS SS
SSSSSSSSS SS SS SS SSSSSSSSS SSS
SSSSSSSSS SS SS SS SSSSSSSSSS SSS
S SS SS S SS SS S S SS
SSSSSSSSSS SSSSSSSSSS SSSSSSSSSSS SS SS SSSSSSSSS
SSSSSSSS SSSSSSSSS SSSSSSSSSSS SS SS SSSSSSS
    
```

*COMDECK	SCLA3	SF.0H	NOP	0
SCLA3	AECW	RDWB=MRR.0.AR.0	READ A.8	1
	AECW2	SF.0H	NOP	2
	AECW	RDWB=MRR.1.AR.0.AAR	READ C	3
	AECW2	SF.0H	NOP	4
	AECW	RDWB=MLR.0.AR.1	READ X1.X2	5
	AECW2	SF.0H	NOP	6
	AECW	RDWB=MLR.1.AR.2	READ Y1.Y2	7
	AECW2	MLR.0H.MRK.0H	AX1=A*X1	8
	AECW	RDWB=MLR.2.AR.3.	READ Z1.Z2	*9
	AECW2	MLR.0L.MRR.0H	AX2=A*X2	
	AECW	MLR.1H.MRK.0L.TOALIR.0	BY1=H*Y1. DES AX1	A
	AECW2	RDWB=ALIR.2.AR.4.SAR.	DUMMY READ	*H
		MLR.1L.MRK.0L.TOALIR.1	BY2=H*Y2. DES AX2	C
SC3LP	AFCW	MLR.2H.MRK.1H.TOACIR.0	CZ1=C*Z1. DES BY1	*D
	AECW2	RDWB=MLR.0.AR.1.AAR.	READ X3.X4	
		MLR.2L.MRR.1H.TOACIR.1	CZ2=C*Z2. DES BY2	E
	AECW	TOARIR.0	DES CZ1	*F
	AECW2	RDWB=MLR.1.AR.2.AAR.	READ Y3.Y4	*
		TOARIR.1.SF.0H.	DES CZ2	
		ALIR.0.ACIR.0.ARIR.0	W1=AX1+BY1+CZ1	*10
	AECW	MLR.0H.MRK.0H.TOAEOR.0H.	AX3=A*X3. DES W1	
		ALIR.1.ACIR.1.ARIR.1.SF.0H	W2=AX2+BY2+CZ2	*11
	AECW2	RDWB=MLR.2.AR.3.AAR.ROUND.	READ Z3.Z4.ROUND W1	*
		MLR.0L.MRR.0H.	AX4=A*X4	
		SF.0H.TOAEOR.0L.BN7.9	DES W2. LOOP	*12
	AECW	MLR.1H.MRK.0L.TOALIR.0.	BY3=H*Y3. DES AX3	
		ROUND	ROUND W2	*13
	AECW2	WRM=AEOR.0.AR.4.AAR.	WRITE W1.W2	
		MLR.1L.MRK.0L.TOALIR.1	BY4=H*Y4. DES AX4	14
	AECW	SF.0H	NOP	15
	AECW2	STOP	STOP	


```

FFFFFFFFF  FFFFFFFF  FFFFFFFF  FFFFFFFF  FFFFFFFF
FFFFFFFFF  FFFFFFFF  FFFFFFFF  FFFFFFFF  FFFFFFFF
FF          F          F          F          F
FF          FF         FF         FF         FF
FFFFFFF     FF         FF         FF         FFFFFFFF
FFFFFFF     FF         FF         FF         FFFFFFFF
FF          FF         FF         FF         FF
FF          FF         FF         FF         F          FF
FF          FFFFFFFF  FFFFFFFF  FFFFFFFF  FFFFFFFF
FF          FFFFFFFF  FFFFFFFF  FFFFFFFF  FFFFFFFF
    
```

*COMDECK F22S3
F22S3

AECW	SF.0H	NOP	0
AECW2	RDWR=MRR.2.AR.5	READ FH.FL	1
AECW	SF.0H	NOP	2
AECW2	RDWR=MRR.3.AR.5.AAR	READ GH.GL	3
AECW	SF.0H	NOP	4
AECW2	RDWR=MLR.2.AR.1	READ A.C	5
AECW	SF.0H	NOP	6
AECW2	RDWR=MLP.3.AR.1.AAR	READ H.D	7
AECW	MLR.2H.MRR.2L	AFL=A*FL	8
AECW2	RDWR=MRR.0.AR.1.AAR.	HEAD U.V	*9
	MLR.2L.MRR.3L	CGL=C*GL	
AECW	MLR.3H.MRR.2H.TOACIR.2	HFH=H*FH, DES AFL	A
AECW2	RDWR=MLR.0.AR.2.	HEAD XH.XL	*B
	MLR.3L.MRR.3H.TOACIR.3	DGH=D*GH, DES CGL	
AECW	TOAIR.2	DES BFH	C
AECW2	RDWR=MLR.1.AR.3.	READ YH.YL	*D
	TOAIR.3	DES DGH	
AECW	MLR.0H.MRR.0H	UXH=U*XH	E
AECW2	RDWR=ALIR.1.AR.5.AAR	READ SSH.SSL	F
AECW	MLR.1H.MRR.0L.TOALIR.2	VYH=V*YH, DES UXH	10
AECW2	RDWR=ALIR.0.AP.0.	READ SH.SL	*11
	ALIP.2.ACIR.2.AIR.2.SF.0L	FH=UXH+AFL+BFH	
AECW	MLR.3H.MRR.2L.TOALIR.3,	BFL=B*FL, DES VYH	*12
	ALIR.1L.SF.0H,	PASS SSL	*
	TOACOR.1.TOMRR.2H	DES FH	
AECW2	RDWR=ACIR.0.AR.4.SAR,	DUMMY READ ON OUTPUT	*13
	MLR.3L.MRR.3L.	DGL=D*GL	*
	TOAROR.0.ROUND	DES SSL, RND FH	
AECW	MLR.0L.MRR.0H.TOAIR.2,	UXL=U*XL, DES BFL	*14
	ALIR.3.ACIR.3.AIR.3.SF.0L.	GH=VYH+CGL+DGH	*
	ROUND	ROUND SSL	
AECW2	RDWR=MLR.0.AR.2.AAR.	READ XH.XL	*15
	MLR.1L.MRR.0L.TOAIR.3.	VYL=V*YL, DES DGL	*
	ACOR.1.SF.0H.	FHO=FH	*
	TOAROR.1.TOMRR.3H	DES GH	
F22LP AECW	MLR.2H.MRR.2H.TOALIR.2.	AFH=A*FH, DES UXL	*16
	ALIR.0H.ACOR.1.APOR.1.SF.0H.	SSH=SH*FH+GH	*
	TOAOR.1H.ROUND	DES FHO, RND GH	
AECW2	RDWR=MLR.1.AR.3.AAR.	HEAD YH.YL	*17
	MLR.2L.MRR.3H.TOALIR.3.	CGH=C*GH, DES VYL	*
	APOR.1.SF.0H.	GHO=GH	*
	TOACOR.0.ROUND	DES SSH, RND FHO	
AECW	MLR.3H.MRR.2H.TOACIR.2.	HFH=H*FH, DES AFH	*18
	ACOR.0.APOR.0C.SF.1H.	SHO=SSH(-SSL)	*

AECW?	TOAEOR.2H,ROUND	DES GHO, RND SSH	
AECW?	MLR.3L,MRR.3H,TOACIR.3,	DGY=D*GH, DES CGH	*19
	ALIR.2,ACIR.2,ARIR.2,SF.0L,	FL=UXL*AFH*HFL	*
	TOAEOR.0H,ROUND	DES SHO, RND GHO	
AECW	MLR.0H,MRR.0H,TOAIR.2,	UXH=U*XH, DES BFM	*1A
	ALIR.3,ACIR.3,ARIR.3,SF.0L,	GL=VYL*CGH*DGL	*
	TOACOR.2,TOMRR.2L,ROUND	UES FL, RND SHO	
AECW?	MLR.1H,MRR.0L,TOAIR.3,	VYH=V*YH, DES DGH	*1B
	ACOR.2,SF.0H,	FLO=FL	*
	TOAROR.2,TOMRR.3L,ROUND	DES GL, RND FL	
AECW	MLR.2H,MRR.2L,TOAIR.2,	AFL=A*FL, DES UXH	*1C
	ALIR.0L,ACOR.2,AROR.2,SF.0H,	SSL=SL*FL*GL	*
	TOAEOR.1L,ROUND	DES FLO, RND GL	
AECW?	RWR=ALIR.0,AR.0,AAR,	READ SH,SL	*1D
	MLR.2L,MRR.3L,TOAIR.3,	CGL=C*GL, DES VYH	*
	AROR.2,SF.0H,	GLO=GL	*
	TOAROR.0,ROUND	DES SSL, RND FLO	
AECW	MLR.3H,MRR.2L,TOACIR.2,	HFL=H*FL, DES AFL	*1E
	AROR.0,ACOR.0C,SF.1L,	SLO=SSL(-SSH)	*
	TOAEOR.2L,ROUND	DES GLO, RND SSL	
AECW?	RWR=MLR.0,AR.2,AAR,	READ XM,XL	*1F
	MLR.3L,MRR.3L,TOACIR.3,	DGL=U*GL, DES CGL	*
	ALIR.2,ACIR.2,ARIR.2,SF.0L,	FH=UXH*AFL*BFH	*
	TOAEOR.0L,ROUND,BNZ.B	DES SLO, RND GLO, HR	
AECW	MLR.0L,MRR.0H,TOAIR.2,	UXL=U*XL, DES BFL	*20
	ALIR.3,ACIR.3,ARIR.3,SF.0L,	GH=VYH*CGL*DGH	*
	TOACOR.1,TOMRR.2H,ROUND	UES FH, RND SLO	
AECW?	WRM=AEOR.0,AR.4,AAR,	WRITE SHO,SLU	*21
	MLR.1L,MRR.0L,TOAIR.3,	VYL=V*YL, DES DGL	*
	ACOR.1,SF.0H,	FHO=FH	*
	TOAROR.1,TOMRR.3H,ROUND	DES GH, RND FH	
AECW	AROR.0,SF.0H	PASS SSL	22
AECW?	TOAEOR.3L	DES SSL	23
AECW	SF.0H	NOP	24
AECW?	WRM=AEOR.3,AR.5	WRITE SSO	25
AECW	SF.0H	NOP	26
AECW?	WRM=AEOR.2,AR.5,SAR	WRITE GO	27
AECW	SF.0H	NOP	28
AECW?	WRM=AEOR.1,AR.5,SAR	WRITE FO	29
AECW	SF.0H	NOP	2A
AECW?	STOP	STOP	2B

```

nnnnnnnnnn  oooooooooo  oo  oo  oooooooooo  oo  oo
nnnnnnnnnn  oooooooooo  oooo  oooo  oooooooooo  ooo  oo
nn  oo  oo  oo  oooo  oo  oo  oo  oo  oo  oo  oo
nn  oo  oo  oo  oooo  oo  oo  oo  oo  oo  oo  oo
nn  oo  oooooo  oo  oo  oo  oo  oo  oo  oo  oo  oo
nn  oo  oo  oooooo  oo  oo  oo  oo  oo  oo  oo  oo
nn  oo  oo  oo  oo  oo  oo  oo  oo  oo  oo  oo
nn  oo  oo  oo  oo  oo  oo  oo  oo  oo  oo  oo
nnnnnnnnnn  oooooooooo  oo  oo  oooooooooo  oo  oo
nnnnnnnnnn  oooooooooo  oo  oo  oooooooooo  oo  oo

```

*COMDECK DEMON
DEMON

AECW	SF.0H	NOP	0
AECW2	RDWR=ALIR.2.AR.6	READ L1,T1	1
AECW	SF.0H	NOP	2
AECW2	RDWR=MLR.0.AR.6.AAR	HEAD K1,A1	3
AECW	ALIR.2L,SF.1L	PASS T1	4
AECW2	RDWR=MRR.1.AR.6.AAR.TOACOR.0	HEAD H,C. DES T1	5
AECW	SF.0H	NOP	6
AECW2	RDWR=ALIR.3.AR.6.AAR	READ L2,T2	7
AECW	SF.0H	NOP	8
AECW2	RDWR=MRR.2.AR.4.	READ X11,X12	*9
	SCMR.0H=AR.0	COS (S11) AE0	
AECW	ALIR.3L,SF.1L	PASS T2	A
AECW2	RDWR=MLR.2.AR.7.TOACOR.1.	READ Y11,Y12. DES T2	*B
	SCMR.0H=AR.2	COS (S11) AE1	
AECW	SF.0H	NOP	C
AECW2	RDWR=MLR.1.AR.6.AAR	READ K2,A2	D
AECW	SF.0H	NOP	F
AECW2	RDWR=MRR.3.AR.4.AAR.	READ X21,X22	*F
	SCMR.0H=AR.1.	COS (S21) AE0	*
	MLR.0L,MRR.2H	AX11=A1*X11	
AECW	MLR.2H,MRR.1L	CY11=C*Y11	10
AECW2	RDWR=MLR.3.AR.7.AAR.	READ Y21,Y22	*11
	SCMR.0H=AR.3.	COS (S21) AE1	*
	MLR.2L,MRR.1H.TOARIR.0	BY12=B*Y12. DES AX11	
AECW	MLR.0H,MRR.0H.TOACIR.0	KS11=K1*S11. DES CY11	12
AECW2	TOALIR.0	DES BY12	13
AECW	TOAPIR.2	DES KS11	14
AECW2	RDWR=ALIR.1.AR.5.	READ T01,T02	*15
	SCMR.0H=AR.0INC.	COS (S12) AE0	*
	MLR.3H,MRR.1L	CY21=C*Y21	
AECW	MLR.1H,MRR.0H.	KS21=K2*S21	*16
	ALIR.2H,ACOR.0C,ARIR.2.SF.1H	P11=L1-T1+KS11	
AECW2	RDWR=ACIR.3.AR.5.SAR.	DUMMY READ ON OUTPUT	*17
	SCMR.0H=AR.2INC.	COS (S12) AE1	*
	MLR.3L,MRR.1H.TOACIR.1.	BY22=B*Y22. DES CY21	*
	ALIR.0.ACIR.0.ARIR.0.SF.0L.	Y11=RY12+CY11+AX11	*
	TOAPOR.0.SETCS	DES P11	
AECW	MLR.1L,MRR.3H.TOARIR.2.	AX21=A2*X21. DES KS21	*18
	ACOR.0.AHOR.0TS.SF.1L.	DM11=T1*(P11)C	*
	TOALOR.0.TOMLR.2H	DES Y11	
AECW2	SCMR.0H=AR.1INC.	COS (S22) AE0	*19
	MLR.2L,MRR.1L.TOALIR.0.	CY12=C*Y12. DES BY22	*
	TOMRP.0L.FOUND	DES DM11. RND Y11	
AECW	MLR.3L,MRR.1L.TOARIR.1.	CY22=C*Y22. DES AX21	*1A

	ALIP.3H.ACOR.1C,ARIR.2,SF.1H	P21=L2-T2*KS21	
AECW2	SCMP.0H=AR.3INC,	COS (S22) AE1	*1H
	MLR.2H,MRR.0L,TOACIR.0,	D11=DM11*Y11,DES CY12	*
	ALIP.0.ACIP.1,ARIR.1,SF.0L,	Y21=BY22*CY21*AX21	*
	TOAROR.0,SETCS	DFS P21	
AECW	MLR.0H,MRR.0H,TOACIR.1,	KS12=K1*S12,DES CY22	*1C
	ACOR.1,AROR.0TS,SF.1L,	DM21=T2*(P21)C	*
	TOALOR.1,TOMLR.3H	DES Y21	
AECW2	MLR.2H,MRR.1H,TOACIR.2,	RY11=H*Y11,DES D11	*1D
	ALOR.0,SF.0H,	PAS Y11	*
	TOMRR.0L,ROUND	DES DM21,RND Y21	
OMNLP	MLR.0L,MRR.2L,TOARIR.2,	AX12=A1*X12,DES KS12	*1E
	TOAENR.0H	DES Y11	
AECW2	RDWR=MRR.2,AR.4,AAR,	READ X11,X12	*1F
	SCMP.0H=AR.0INC,	COS (S11) AE0	*
	MLR.3H,MRR.0L,TOALIR.0,	D21=DM21*Y21,DES BY11	*
AECW	ALIP.2H,ACOR.0C,ARIR.2,SF.1H	P12=L1-T1*KS12	
	MLR.1H,MRR.0H,TOARIR.0,	KS22=K2*S22,DES AX12	*20
	ALOR.1,SF.0H,TOAROR.0,SETCS	PASS Y21,DES P12	
AECW2	SCMP.0H=AR.2INC,	COS (S11) AE1	*21
	MLR.3H,MRR.1H,TOARIP.3,	RY21=H*Y21,DES D21	*
	ALIP.0,ACIR.0,ARIR.0,SF.0L,	Y12=BY11*CY12*AX12	*
	TOAFOR.1H	DFS Y21	
AECW	MLR.1L,MRR.3L,TOARIR.2,	AX22=A2*X22,DES KS22	*22
	ACOR.0,AROR.0TS,SF.1L,	DM12=T1*(P12)C	*
	TOALOR.2,TOMLR.2L	DES Y12	
AECW2	SCMP.0H=AR.1INC,	COS (S21) AE0	*23
	MLR.2H,MRR.1L,TOALIP.0,	CY11=C*Y11,DES BY21	*
AECW	ALIP.3H,ACOR.1C,ARIR.2,SF.1H,	P22=L2-T2*KS22	*
	TOMRR.0L,ROUND	DES DM12,RND Y12	
AECW	MLR.3H,MRR.1L,TOARIP.1,	CY21=C*Y21,DES AX22	*24
	ALIP.1H,ACIR.2,ARIR.3,SF.2H,	TG1=TG1*D11*U21	*
	TOAROR.0,SETCS	DFS P22	
AECW2	SCMP.0H=AR.3INC,	COS (S21) AE1	*25
	MLR.2L,MRR.0L,TOACIR.0,	D12=DM12*Y12,DES CY11	*
	ALIP.0,ACIP.1,ARIP.1,SF.0L,	Y22=RY21*CY22*AX22	*
	TOAFOR.2H	DES TG1	
AECW	MLR.0H,MRR.0H,TOACIR.1,	KS11=K1*S11,DES CY21	*26
	ACOR.1,AROR.0TS,SF.1L,	DM22=T2*(P22)C	*
	TOALOR.3,TOMLR.3L,ROUND	DES Y22,RND TG1	
AECW2	MLR.2L,MRR.1H,TOACIR.2,	RY12=H*Y12,DES D12	*27
	ALOR.2,SF.0H,	PASS Y12	*
	TOMRR.0L,ROUND	DES DM22,RND Y22	
AECW	MLR.0L,MRR.2H,TOARIR.2,	AX11=A1*X11,DES KS11	*28
	TOAENR.0L	DES Y12	
AECW2	RDWR=MRR.3,AR.4,AAR,	READ X21,X22	*29
	SCMP.0H=AR.0INC,	COS (S12) AE0	*
	MLR.3L,MRR.0L,TOALIP.0,	U22=UM22*Y22,DES BY12	*
AECW	ALIP.2H,ACOR.0C,ARIR.2,SF.1H	P11=L1-T1*KS11	
	MLR.1H,MRR.0H,TOARIP.0,	KS21=K2*S21,DES AX11	*2A
	ALOR.3,SF.0H,TOAROR.0,SETCS	PASS Y22,DES P11	
AECW2	SCMP.0H=AR.2INC,	COS (S12) AE1	*2B
	MLR.2L,MRR.1H,TOARIP.3,	RY22=H*Y22,DES D22	*
	ALIP.0,ACIP.0,ARIP.0,SF.0L,	Y11=BY12*CY11*AX11	*
	TOAFOR.1L	DES Y22	
AECW	MLR.1L,MRR.3H,TOARIR.2,	AX21=A2*X21,DES KS21	*2C
	ACOR.0,AROR.0TS,SF.1L,	DM11=T1*(P11)C	*
	TOALOR.0,TOMLR.2H	DES Y11	

AECW2	PDWR=ALIR.1,AK.5,AIRU.	READ TG1,TG2	*20
	SCMP.0H=AR.1INC,	COS (S22) AE0	*
	MLR.2L,MHR.1L,TOALIR.0.	CY12=C*Y12, DES BY22	*
	ALIR.3H,ACOR.1C,ARIR.2,SF.1H.	P21=L7-T2+KS21	*
	TOMRP.0L,ROUND	DES DM11, RND Y11	
AECW	MLR.7L,MRR.1L,TOARIR.1.	CY22=C*Y22, DES AX21	*2E
	ALIR.1L,ACIR.2,ARIR.3,SF.2H.	TG2=TG2+D12+D22	*
	TOAROH.0,SETCS	DES P21	
AECW2	SCMP.0H=AR.3INC,	COS (S22) AE1	*2F
	MLR.2H,MRR.0L,TOACIR.0,	D11=DM11*Y11, DES CY12*	*
	ALIP.0,ACIR.1,ARIR.1,SF.0L.	Y21=BY22+CY21+AX21	*
	TOAFOR.2L,BNZ.F	DES TG2, BR TO DMNLP	
AECW	MLR.0H,MHR.0H,TOACIR.1,	KS12=K1*S12, DES CY22	*30
	ACOP.1,AROR.0TS,SF.1L.	DM21=T2+(P21)C	*
	TOALOR.1,TOMLN.3H,ROUND	DES Y21, RND TG2	
AECW2	WRM=AEOR.2,AR.5,SAR.	WRITE TG1,TG2	*31
	MLR.2H,MHR.1H,TOACIR.2,	RY11=H*Y11, DES D11	*
	ALOR.0,SF.0H.	PASS Y11	*
	TOMRP.0L,ROUND	UES DM21, RND Y21	
AECW	SF.0H	NOP	32
AECW2	WRM=AEOR.0,AR.7,SAR	WRITE STATES Y11,Y12	33
AECW	SF.0H	NOP	34
AECW2	WRM=AEOR.1,AR.7,AAH	WRITE STATES Y21,Y22	35
AECW	SF.0H	NOP	36
AECW2	STOP	STOP	37

NSWC TR 81-313

DISTRIBUTION

	<u>Copies</u>
Manager, ASW Systems Project Office Department of the Navy Attn: LCDR G. Watson, ASW-131 Washington, D. C. 20362	1
Commander Naval Air Systems Command Department of the Navy Attn: R. Farris, NAVAIR 413 A. Stone, NAVAIR 370 Washington, D. C. 20361	1 1
Commander Naval Air Development Center Attn: M. Effont, Code 2032 Warminster, Pennsylvania 18974	1
Commanding Officer Naval Training Equipment Center Attn: Paul Jackson, Code N223 Orlando, Florida 32813	1
TRW 7600 Colshire Drive Attn: William Payne McLean, Virginia 22101	1
Defense Technical Information Center Cameron Station Alexandria, Virginia 22314	12

