

0

AD A11343

#### UNCLASSIFIED UNLIMITED DISTRIBUTION



CRDV RAPPORT 4245/82 DOSSIER: 3633A-010 FEVRIER 1982 DREV REPORT 4245/82 FILE: 3633A-010 FEBRUARY 1982

COMPUTER-AIDED DESIGN AND FABRICATION OF WIRE-WRAP  $^{\textcircled{\mbox{\scriptsize \ensuremath{\mathbb{R}}}}$ Type circuit boards: a new symbolism and its implementation

**B.** Montmins

R. Carbonneau

A. Laflamme

M. Lessard

TIC FILE COPY

A. Blanchard



Centre de Recherches pour la Défense Defence Research Establishment Valcartier, Québec

BUREAU - RECHERCHE ET DEVELOPPEMENT MINISTERE DE LA DEFENSE NATIONALE CANADA

NON CLASSIFIE DIFFUSION ILLIMITEE

82

04

RESEARCH AND DEVELOPMENT BRANCH DEPARTMENT OF NATIONAL DEFENCE CANADA

008

13

CRDV R-4245/82 DOSSIER: 3633A-010 UNCLASSIFIED

DREV R-4245/82 FILE: 3633A-010

COMPUTER-AIDED DESIGN AND FABRICATION OF WIRE-WRAP

TYPE CIRCUIT BOARDS: A NEW SYMBOLISM AND ITS IMPLEMENTATION

by

B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard and A. Blanchard

CENTRE DE RECHERCHES POUR LA DEFENSE DEFENCE RESEARCH ESTABLISHMENT

VALCARTIER

Tel: (418) 844-4271

Québec, Canada

February/février 1982

NON CLASSIFIE


#### RESUME

Nous définissons un symbolisme de codage permettant, à l'aide d'un nombre minimum d'énoncés, la description complète des nombreuses interconnexions de circuits électroniques complexes. Ce symbolisme est devenu, au Centre de Recherches pour la Défense, Valcartier, partie intégrante d'une méthode informatisée facilitant la transition entre les plans d'ingénierie électronique et la matrice pertinente d'interconnexions requise pour le montage par câblage enroulé Wire-Wrap<sup>OD</sup>. Le développement de prototypes électroniques s'est vu considérablement accéléré par la préparation plus rapide des données d'interconnexions. (NC)

#### ABSTRACT

and the second second second

We define here an encoding symbolism that permits, with a minimum of statements, a thorough description of the numerous interconnections of complex electronic circuitry. This symbolism has been integrated at the Defence Research Establishment Valcartier in a computer-aided method that considerably eases the passage between an engineering electronic schematic and the related interconnection matrix required for Wire-Wrap® hardware. Electronics prototyping has been dramatically speeded up with this technique because of the time savings in the preparatory reduction of interconnection data. (U)



## TABLE OF CONTENTS

1. A. S.

h

ļ

	RESUME/ABSTRACT	i
1.0	INTRODUCTION	1
2.0	PHILOSOPHY	2
3.0	ENCODING OF AN ELECTRICAL SCHEMATIC DIAGRAM INTO COMPUTER FORMAT	5
	<ul> <li>3.1 Description of the Boards</li></ul>	8 13 14
4.0	INTERPRETER PROGRAMS	21
	<ul><li>4.1 Interpreter for the Location Program</li></ul>	21 24
5.0	CIRCUIT CALCULATION PROGRAMS	27
	5.1Node Determination5.2Link Calculation5.3Link Direction5.4Wire Determination5.5Wire-Wrap Codes	27 28 34 35 35
6.0	COMPONENT DRAWING PROGRAMS	36
7.0	OVERALL IMPLEMENTATION AT DREV	40
	7.1The Main Data Bank	41 42
8.0	A WIRING SESSION	42
9.0	CONCLUSION	45
10.0	REFERENCES	46
	FIGURES 1 to 9	
	TABLES I to III	
	APPENDIX A - Listing of Computer ProgramsAPPENDIX B - Self-Crossing PathsAPPENDIX C - Nonoptimum PathsAPPENDIX D - Wiring Session	47 80 81 82

#### 1.0 INTRODUCTION

The packaging of electronic systems by conventional solderbased methods is now being rapidly phased out in numerous applications by the solderless wire-wrap technique. It basically consists in wrapping solid wires around interconnecting component socket pins thus achieving a reliable electrical contact.

At the Defence Research Establishment Valcartier (DREV), the wire-wrap technique is mainly used for construction of prototype electronic boards. The wire-wrap facility is based on a semi-automatic machine which positions with a cursor the wrapping gun at the exact location where a connection is to be made. This machine, described in Ref. 1, is now controlled (Ref. 2) by a microprocessor which communicates with the DREV central computer which is required to supply a listing of the necessary interconnections.

Although more rapid for prototyping than conventional methods such as printed circuit boards, the wire-wrap technique is handicapped by the time and effort required of the technician to generate from the engineering schematics the two-by-n interconnection matrix, containing the origin/destination of all n interconnecting wires. Moreover, considerable delays due to human errors are also quite frequent.

To fill the gap between the engineering schematics and the wirewrap machine, a computer-aided method was devised. It is based on a symbolism which permits the full interconnection pattern of an electronic engineering diagram to be encoded with a minimum number of statements.

This symbolism is integrated into an efficient system capable of generating the interconnection matrix.

Section 2.0 of this report is devoted to the design philosophy of the method. Section 3.0 establishes the rationale behind the descriptive symbolism and proposes a syntax for it. Section 4.0 then describes the interpreter programs which decode the symbolic statements to obtain a raw interconnection matrix. Section 5.0 deals with the processing of the raw matrix to optimize the interconnection pattern and format the data for the microprocessor. Support programs for graphic display of the interconnecting data are presented in Sect. 6.0. Section 7.0 summarizes the overall implementation of the method and Sect. 8.0 presents a typical wiring session. A complete listing of all the APL programs appears in Appendix A.

This report covers part of DREV's work under PCN 33A10, Improvement to Equipment, from November 1976 to June 1981.

#### 2.0 PHILOSOPHY

The installation of a semi-automatic wire-wrap facility at DREV provided a faster way of obtaining working prototypes from electronic schematic diagrams than the printed circuit method. However, the point-to-point manual wire-wrapping method, as initially implemented required tedious work before a circuit was ready for wiring. Part of this work, as detailed in Ref. 1, was to locate each pin to be wired on the wire-wrap board and to write the related coordinates on the electronic schematic diagram. From then on, a list showing the origin and destination of each circuit wire was generated and entered into the computer to produce a paper tape having the format required to feed the semi-automatic wire-wrap machine.

Although this method was quite acceptable for small circuits having less than 200 to 300 wires, the necessity for a computer-aided method of defining a circuit layout became more and more apparent as the size of the circuits increased. In fact, the technique was timeconsuming and subject to many wiring errors which could not be discovered until the power to the board was turned on. A computer-aided method was thus devised to define the electrical circuit to be wired. This method had to produce error-free wire listings from a minimum number of definition statements while optimizing some wiring parameters, such as the length of the wires, and limiting the total number of connections per pin. Wiring errors (missing wires or wires connected to the wrong place) also had to be discovered before the circuit was wired.

The first step in the present computer-aided circuit definition eliminates the need for locating each pin to be wired on the board. Provided the computer has the pertinent information about the board and each chip's geometry, coordinate allocations for each chip's pins on the board can be straightforwardly defined by entering the coordinates of pin number one and the orientation of the chip on the board. Once all the chips' board positions have been entered into the computer, there is no further need to write each pin's location in board coordinates on the electrical drawing to be wired.

The second step required is to describe the connections to be made between the defined pins to the computer. A first approach to this consisted in entering the origin and the destination coordinates of each wire using as defining terms 1) the number assigned to a chip in the locating program and 2) the name of the pins, available from a chip data bank. This method turned out to be as tedious as the manual approach since the user still had to choose the exact placement of each wire on the board.

Many discussions about computer-aided circuit definition requirements brought out the concept of defining connection nodes. A connection node is a group of pins in an electronic circuit that have to be linked together. This definition is understood implicitly by the circuit designer as it is usual for him to identify the many points that have to be tied together on an electrical schematic diagram: starting at any point in the circuit, he follows all the routes starting from this point listing the starting point as well as the points encountered through the different routes. As will be shown later, a connection node obtained in this way may often be entered into the computer in one statement. The individual points within the node may be entered under the form of 1) a chip number and 2) either the number or the name of the pin. From a connection node statement, an interpretive program defines the actual coordinates of the pins and a link calculation program defines a circuit layout for this node so that the shortest wires are used and that no more than three connections are made on the same pin. The circuit designer can thus define a circuit to the computer without any further reference to the chip positions on the board.

On this basis, a complete language was developed to encode electronic circuits into a computer-understandable format. This language follows a few simple rules and permits an elaborate circuit diagram to be defined to the computer in the form of a computer program. These rules were established to ease circuit definition by permitting, for instance, the definition of many connection nodes through a single statement as well as the definition of one node in many statements. This last feature is particularly useful in defining connections to the power supplies since they are usually spread throughout the circuit diagram. Error identification programs were also developed to find missing wires as well as any unwanted links between two connection nodes.

#### 3.0 ENCODING OF AN ELECTRICAL SCHEMATIC DIAGRAM INTO COMPUTER FORMAT

An electrical schematic diagram is ready to be encoded into a computer-understandable format as soon as the design is completed and the type of wire-wrap board receiving the circuit is specified. For the sake of clarity, the steps required to encode a circuit will be illustrated by an example which will be referred to throughout this chapter. This example is based on a circuit diagram (Fig. 1) containing three chips, one 40-pin connector, three discrete capacitors mounted on a 14-pin header, three power supply sources ( $\pm$  5 V and + 12 V) located on an eight-pin header and an input two-pin header.

All the components of the circuit are first assigned a location on the board. For this purpose, all the chips and the sockets for discrete components are drawn to scale on a blank drawing of the receiving board. Each is assigned a number which will identify it in all the further steps of the circuit encoding. This is illustrated in Fig. 2 where the chips and the sockets are drawn on a blank matrix board and are numbered from 1 to 7. The different types of boards that are currently used at DREV are described in Sect. 3.1.

The next step is the writing of a location program which provides the computer with the location of all the pins of the circuit, using one statement for each chip. The syntax rules for the location program are given in Sect. 3.2.

The last step to encode the circuit is to specify to the computer the electrical connections of the circuit by means of a definition program whose syntax rules are explained in Sect. 3.3.




FIGURE 1 - Example of an electronic schematic diagram ready to be encoded into computer format

UNCLASSIFIED 6

UNCLASSIFIED 7 ZONE. zo KJIHGFEDCBAXVI VISROPONML TSRO GFED 123468789 1: 134507 0400400700040040 6 ..... 07890444444444800040050066600 078904444444480066007800

FIGURE 2 - Location of the components on a blank matrix board

#### 3.1 Description of the Boards

The wire-wrap facilities implemented at DREV permit the use of three types of boards.

The type 1 or matrix board (Fig. 3) is a general-purpose prepunched insulating board with a matrix of holes spaced 0.1 in center to center. Sockets are mounted on the board which may be cut to any size and shape to fit particular packaging constraints. Each hole can be exactly defined by means of three parameters: a zone, a column and a row. The dimensions of these panels permit a maximum of six zones identified by the letters A to F. Each zone may have up to 84 rows identified by numbers 1 to 84 and 24 columns identified by letters A to X.

The type 2 or Scanbe board (Fig. 4) is a Scanbe universal socket panel number LPU-54-M-A or C. Augat U-Series board number 8136-UG6-54 may also be used. The Scanbe board is divided into six zones identified by the letters A to F. Each zone contains nine 50-pin rows identified by the letters A to H and J. Each pin is exactly defined by the zone, the row and the pin number of the row (which ranges from 1 to 50). The two upper connectors on each zone have been assigned numbers 211 and 212 for zone A, 221 and 222 for zone B, up to 261 and 262 for zone F. The names of the pins for those connectors are P1 to P26. Also, VCC and GND busses on each zone have been assigned numbers 213 and 214 for zone A up to 263 and 264 for zone F. Each pin of these busses is identified by the name V1 to V12 and G1 to G12.

The type 3 or SBC board (Fig. 5) is an Intel SBC 905 universal prototype board for interfacing custom hardware to the iSBC series cards.

and the second of the second

H,

	ZONE			ZONE;		ZONE.
WYVTSRO	PONALK	JINGFED	CBAXVYVTSRO	PONMLKJING	FEDCBAXY" YT SR	OPOHNLKJINGFEDC <b>B</b> A
	• • • • • •					• • • • • • • • • • • • • • • • • • •
			• • • • • • • • • • • •			
					• • • • • • • • • • • • • • • •	
	• • • • • •					• • • • • • • • • • • • • • • • • • • •
	• • • • • •	• • • • • • •				• • • • • • • • • • • • • • • • • • •
			<i></i>			
					<b></b>	
		• • • • • • •		• • • • • • • • • • •	• • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • •
			• • • • • • • • • • • • •			
						<b></b>
	• • • • • •	• • • • • • •	• • • • • • • • • • • •	• • • • • • • • • • •		• • • • • • • • • • • • • • • • • • • •
					<b></b>	
		• • • • • • •				• • • • • • • • • • • • • • • • • • •
	• • • • • •	• • • • • • •	• • • • • • • • • • • •	· · · · · · · · · · · · ·		• • • • • • • • • • • • • • • • • •
		• • • • • • • •			• • • • • • • • • • • • • •	
	• • • • • • •	• • • • • • •	<i></i>	• • • • • • • • • • •	· · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • •
			<b></b> .			• • • • • • • • • • • • • • • • • •
		• • • • • • •				• • • • • • • • • • • • • • • • • • •
			<b></b>			
• • • • • • •	• • • • • •	• • • • • • •			• • • • • • • • • • • • •	
					• • • • • • • • • • • • • •	
			<i></i>			
					• • • • • • • • • • • • • •	
					•••••	
					• • • • • • • • • • • • • • •	
						* * * * * * * * * * * * * * * * * *
						***********
					• • • • • • • • • • • • • • • • • • •	* * * * * * * * * * * * * * * * * *
					· · · · · · · · · · · · · · ·	
			• • • • • • • • • • • •		· · · · · · · · · · · · · · · ·	
			· · · · · · · · · · · · · ·			
	• • • • • •	• • • • • • • •			• • • • • • • • • • • • • •	
		• • • • • • •	• • • • • • • • • • •		• • • • • • • • • • • • • •	
			• • • • • • • • • • • • •			
					<b></b>	• • • • • • • • • • • • • • • • • • •
				• • • • • • • • • •		• • • • • • • • • • • • • • • •
• • • • • • •			• • • • • • • • • • • •	• • • • • • • • • • •		• • • • • • • • • • • • • • • • • •
						· · · · · · · · · · · · · · · · · · ·
						*************
						• • • • • • • • • • • • • • • • • • •
						••••••••••••••••

1

FIGURE 3 - Blank matrix board

	uer ele 4.9.5 (.4.9 E E E E E E E E E.8.5.4 E.8.1.5.5 E E
δÅ	<b>6</b>
हो सही थ हा सहा स	· a · · · · · · · · · · · · · · · · · ·
4 4 4 4 4 1 4 5 4 4 1 4 5 4 5 4 5 4 7 5 4 5 4 7 5 4 5 4 7 5 4 5 4	A + + + + + + + + + + + + + + + + + + +
N	11-2-11-11-11-11-11-11-11-11-11-11-11-11
लि इन्द्रित दन्द्रदन्द दर्ग ही	જે અ કે છે. જે ડુંદે પું કે જું જું બું બોના
•• ••	± ••••••••••••••••••••••••••••••••••••
	·····································
គំ <b>កំ</b>	
el te el te	······································
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
5 e +	، ۲۰۰، ۲۰۰، ۲۰۰، ۲۰۰، ۲۰۰، ۲۰۰، ۲۰۰،
	ਤਾ ਹੈ ਕੇ ਦੋ ਦੇ
	· · · · · · · · · · · · · · · · · · ·
ΑĀ	
ية يوية أو مُنْ مَانَ مُنْ	
2006 C 2.2.5.5.5.5.5 4.4.4.4.4.4.4 2.2.5.5.7.4 4.4.4.4.4.4	A
107 07	~ પર મેં છે. આ <b>માં મેં તે તે મેં મ</b> ે મુખ્ય પ્ર 
	ин на станита и на
<i>11</i> 11	
	7
有者	▲ T.1.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T
gt legt le	αα <sup>1</sup> · · · · · · · · · · · · · · · · · · ·
102 C 40 4	
11 17	
₽ ₽ ₽ ₽ ₽	हीतिक के दिन्द्र के दिन हिन्द्र के दिन्द्र के द
1997 - 19	
Z e. 86. 8	เมะระยังเข้ง รั่งปร้าง ตั้งขึ้งสะด้างข้าง สังเข้ารู้เรื่าง 
1	મેં પ્રે અને સીંગ કે પ્રેટી કે પ્રેટી સીંગ કે પ્રેટી કે બાદ કે બાદ કે પ્રેટી કે બાદ કે પ્રેટી કે બાદ કે પ્રેટી 19 વેલ્ટ વર્ષ પ્રેટન કે બાદ કે વાર્ષ કે વ્યવસાય છે. વ્યવસાય કે પ્રેટી વર્ષ કે પ્રેટી વર્ષ કે પ્રેટી વર્ષ કે પ્ર
1	
	1999 - 19
5' 88' 9 8-88-8	An and a second se
2	en angeneration of the second se
N 6464 1414 11 11	and a second second A second s
** 11	
	······································

FIGURE 4 - Blank Scanbe board




FIGURE 5 - Blank SBC board

UNCLASSIFIED 11

The SBC board is divided into 20 zones identified by letters from A to X. Each zone contains four 48-pin rows identified by the letters A, B, C and D, except for zone A which contains only rows B, C, and D, as well as zone X which contains only rows A, B and C. Each pin is exactly defined by the zone, the row and the pin number in the row which ranges from 1 to 48.

The three connectors provided on this board are assigned the numbers 221, 222 and 223. The names of the pins for these connectors are P1 to P100 corresponding to pins 1 to 100. Each pin in these connectors may thus be referred to in the definition program by the connector number and the name of the pin.

The SBC board contains eight 25-pin rows of VCC sources and ten 24-pin rows of GND sources. The VCC sources are organized into four groups numbered from 211 to 214 whose pin names are VO, V2, V4,... V48 and VOA, V2A, V4A,... V48A. The GND sources are organized into five groups numbered from 201 to 205 whose pin names are G1, G3, G5,... G47 and G1A, G3A, G5A,... G47A. All these pins may thus be identified by the user in the definition program by the corresponding group number and the name of the pin.

The numbers for the connectors and VCC and GND busses that appear on the blank drawings of type 2 and 3 boards along with the names assigned to the pins are recognized by the computer without any user intervention in the location and definition programs. Moreover, VCC and GND busses have the status of terminals (see Sect. 3.3.5) named VCC and GND. They must not be redefined by the user in the definition program.

#### 3.2 Identification and Location of the Components

All the circuit components that are to be wired as well as their positions on the board are defined in a location program written in APL and named by the user. It contains as many lines as there are chips on the board. In the following context, the meaning of the word 'chip' is extended to define a microcircuit, a connector or a header on which discrete components are mounted.

Each line of the location program shall be of the form: L'A,B,C,D' where L is itself an APL function which generates the necessary data to specify the board pins to be wired. Its action is detailed in Sect. 4.1.

Parameter A is an identification number assigned to a chip. It can be any positive integer except when a type 2 or type 3 board is used. In these cases, numbers between 200 and 265 are prohibited because many numbers in this range are already assigned to the connectors and power supply strips of these boards.

Parameter B represents the name of the chip. It can be any series of up to six characters, i.e.: 8085, 74S188, LM311, etc. Headers and connectors are assigned names as HEAD14 for a 14-pin header and CON26 for a 26-pin connector, for example.

Parameter C gives the coordinates of the location of pin number 1 of the chip as defined in Sect. 3.1. Parameter D is an orientation code for the chip, represented by the numbers 1 to 4 and having the meaning shown in Fig. 6.

When the location program is executed, all the chips that are not already defined in the main data bank must be entered by the operator answering a series of questions asked by the program. Thus, the number of chips stored in the main bank increases each time new components are wired.

The location program for the circuit in the example is presented in Table I. The arbitrary name that has been chosen for the APL function is TESTLOC.


When a comment is to be inserted in the location program, the function L can accept an argument of the form: L'A COMMENT'.


#### 3.3 Definition of the Connections


All the electrical connections to be performed are similarly defined in a definition program which is also an APL function whose specific name can be chosen by the user. Each line of the definition program must have the form W 'statement', where W is itself an APL function that will be called upon later to interpret the statement. Its action is detailed in Sect. 4.2.

The six types of statements are now described. The following syntax rules for defining these statements actually constitute a new language for encoding an electrical schematic diagram in a computer format.

## TABLE I







## FIGURE 6 - Orientation codes for the chips

#### 16

#### 3.3.1 The Free Path Statement

The free path statement permits the definition of many points to be linked by the shortest possible path, the actual path being selected freely by the computer.

A typical free path statement is of the form:

 $N_1 P_1 P_2, N_2 P_3 P_4, N_3 - P_5$ 

where  $N_1$ ,  $N_2$  and  $N_3$  are chip numbers, as specified in the location program, and  $P_1$  to  $P_5$  are either a pin number or the name of a pin appearing in the main bank. The hyphen between  $N_3$  and  $P_5$  is used as a no-connection indicator. The free path statement creates one or many connection nodes. This particular example defines two connection nodes: the first one is chip  $N_1$ , pin  $P_1$  to chip  $N_2$ , pin  $P_3$  and the second one is chip  $N_1$ , pin  $P_2$  to chip  $N_2$ , pin  $P_4$  to chip  $N_3$ , pin  $P_5$ . The first node contains two points to be linked while the second contains three points to be linked using a combination of the shortest wires possible. The free path statement is the one most commonly used to specify a circuit.

#### 3.3.2 The Fixed Path Statement

The fixed path statement permits the definition of many points to be tied together following a route predetermined by the user.

This statement has exactly the same form and syntax as the free path statement except for the symbol u at the beginning:  $U N_1 P_1 P_2$ ,  $N_2 P_3 P_4$ ,  $N_3 - P_5$ . This statement defines one or many nodes of connections and states the order in which each path will be

made by joining chip  $N_1$ , pin  $P_2$ , to chip  $N_2$ , pin  $P_4$ , to chip  $N_3$ , pin  $P_5$  regardless of the length of the wires needed. Fixed path statements are used when it is necessary to control the order in which the pins are connected.

#### 3.3.3 The Macro Statement

and the second second

The macro statement permits the assignment of a long string of characters to a variable name which may be used many times in other types of statements.

A typical macro statement is of the form:

 $DB \leftarrow D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7.$ 

Its identifier is the specification arrow symbol (+). In the above example, it permits a series of characters  $(D_0 \text{ to } D_7)$  to be represented by the variable DB. Each time this variable is encountered in another statement, it is eventually replaced by the specified string of characters. In this way, statements of a repetitive nature can be readily shortened.

Macro statements are most useful in the definition of data and address busses.

#### 3.3.4 The Class Statement

The class statement enables the user to assign certain pins to a common class. All the pins so assigned, although they may appear in many statements, become part of the same connection node and will be connected.

A typical class statement is of the form:

3 GND, 5 OE EN, 8 A1 B1 C1: GND.

Its identifier is the colon (:). This statement assigns the pins defined in the left argument to a class whose name forms the right argument.

The number at the beginning of the left argument or numbers following a comma (3, 5 and 8 in the above example) are chip numbers that have been assigned in the location program. The data following each chip number identify the pins of the chip referred to. The pin identification may be either the pin number or name, as defined in the main bank. In the above example, chip 3 pin GND, chip 5 pins OE and EN, and chip 8 pins A1, B1, C1 are assigned to the GND class.

The class statement permits the definition of one connection node in several statements. It is very useful when many pins forming part of the same connection node are spread throughout the electrical schematic diagram, such as the pins going to the power supply sources.

#### 3.3.5 The Terminal Statement

The terminal statement designates a certain number of pins in a circuit to act as terminals or sources.

A typical terminal statement is of the form:

VCC = 1 V1 V2 V3, 2 14 15, 14 6.

Its identifier is the equal sign (=). The right argument of the statement is written using the same syntax rules as for the left argument of the class statement.

The left argument of the statement is the collective name assigned to the series of terminals defined on the right side. This name is also normally assigned to a class (Sect. 3.3.4) in such a way that all the points of that class are linked to at least one terminal pin. The pins defined as terminals are not to be linked, as they are themselves sources and are already interconnected outside the wirewrap circuit board.

3.3.6 The Comment Statement

The comment statement permits the user to insert comments within the definition program.

The comment statement is of the form:

'A COMMENT'.

State and the second second

14 1-

4

It is identified by the APL comment symbol  $\cap$  at the beginning. The comment begins right after this symbol.

The definition program for the circuit in the example is presented in Table II. The arbitrary name chosen for the APL function is TESTDEF.

#### TABLE II

#### Example of a definition program TESTDEF

Ľ

۰.

VTESTDEF[]]V **VTESTDEF** W'AEXAMPLE OF A DEFINITION PROGRAM FOR A CIRCUIT' [1] W'AMOUNTED ON A MATRIX BOARD AND WHOSE LOCATION' [2] W'APROGRAM IS TESTLOC' [3] [4] W'1 QD,2 INA,3 5' [5] W'1 1,1 12,3 8' [6] W'2 INB,2 QA,3 A4' [7] W'u5 1,3 VCC',0p'\*\*\*\*\*\*\*\*\*\*FIXED PATH\*\*\*\*\* [8] W'U5 14,3 12' [9] W'u5 2,3 VDD' [10] ₩'υ5 4,3 21' [11] [12] W'2 11,3 1' [13] [14] W'3 12 18 20 22 23:GND3' [15] W'1 5,2 5:VCC2' [16] [17] W'M2+2 3 10' W'M3+9 10 11 13 14 15 16 17' [18] W'M4+1 3 5 7 9 11 13 15' [19] [20] W'1 M2,7 2,2 M2:GND1' W'1 M1,3 6 7' [21] W'3 M2,2 8 9 \*' [22] W'3 M3,4 M4' [23] W'4 2 4 6 8 10 12 14 16:GND4' [24] W'3 24:VCC1' [25] W'3 19:VDD' [26] [27] W'3 21:VBB' [28] W'VCC2=6 2' [29] W'VDD=6 3' [30] [31] W'VBB=64'[32] W'GND1=6 5' W'GND2=6 6' [33] [34] W'GND3=6 7' W'GND4=6 8' [35] Δ

#### 4.0 INTERPRETER PROGRAMS

The location and definition programs described in Sect. 3.0 contain all the encoded information required to generate the interconnection matrix. The location and definition statements must be decoded by two APL interpreters which will now be described.

#### 4.1 Interpreter for the Location Program

The decoding of the location program is performed one statement at a time by the interpreter program L, whose listing may be found in Appendix A. The operator is first requested to supply the name of the location program and then the interpreter decodes each successive statement and gathers all geometrical and chip-related information about the circuit in six transfer vectors and one matrix. These serve as the basic information for interpreting the definition program (Sect. 4.2). The component drawing programs also use these vectors and this matrix (Sect. 6.0).

Each location statement is composed of a four-field alphanumeric argument on which acts the program L. The individual fields A, B, C and D are easily extracted because of the comma (,) separators.

The A field is a number arbitrarily assigned to identify each chip. The A fields of the successive location statements are accumulated to form the transfer vector LISTNUM. Assuming an N-component circuit, LISTNUM will be an N-element vector containing the identification number of each chip.

The B field contains the name of the chip referred to in the location statement. All names and pin identifications of the chips that have been used at least once are accessible to the program L in a main data bank and its directory (Sect. 7.0). The chip name decoded from the

B field can be immediately validated if this chip type belongs to the directory. On the other hand, if this chip is being used for the first time, control is transferred to an interactive interrogation program (INTERROGE, Appendix A) which asks for the new chip's specifications; that is, its geometry and an identification name for each pin. The chip's geometry is selected from a choice of preprogrammed configurations such as dual-in-line 14-pin. The new chip information is then inserted into the main chip bank and its directory, all located in APL files (Sect. 7.0).

A matrix called BANQUE is also formed by the program L to regroup those chip descriptions of the main chip bank that are in current use in the wire-wrap task. An N-element transfer vector, BASEVEC, is then generated to identify where the information pertinent to each chip begins in the unformatted matrix BANQUE. A 2N-element transfer vector, BASEMAT, is also formed to indicate the physical dimensions of each chip (in 0.1-in units) to the connection definition interpreter.

The C field contains the board coordinates for pin number 1 of the selected chip. The coordinate coding system is specific to each receiving board (Sect. 3.1) and is transformed by the program L to a numerical cartesian coordinate system common to all types of boards. The line and column numbers defining the location of pin number 1 of each chip is transferred to the definition interpreter by the 2N-element vector BASGPIN1.

The D field is decoded to obtain the orientation code (1 to 4) of each chip. This code is transferred to the connection definition interpreter via the N-element vector BASEORI.

The last transfer vector is the N-element vector BASESPA. It gives the spacing increment (in 0.1-in units) between the pins of each chip. Most often, it is composed of unity elements except for the special cases mentioned below.

The variable N, used throughout the above description of the transfer vectors, may not be equal to the number of statements in the location program. A first case occurs if any comment statement is present in the location program. These statements are skipped by the program L. A second case occurs when either a Scanbe or a SBC-905 is the receiving board in use. For these boards, the geometrical information on the special connectors present (Sect. 3.1) is automatically added to the transfer vectors. The special connectors receive the same status as chips explicitly defined by statements in the location program. As several of these connectors do not have a 0.1-in increment between their pins, the use of the above-described transfer vector BASESPA is justified.

During the decoding of the location program, three types of errors may be reported.

Type 1 error message reports that the statement encountered comprises an incorrect chip identification number, either because of duplication or an incorrect syntax. It has the form:

INCORRECT CHIP IDENTIFICATION NUMBER AT LINE N where N is the number of the statement in error.

Type 2 error message reports that the location selected for pin 1 of the concerned chip is incompatible with the receiving board coordinate system. No verification is done on the other pins of the chip and on compatibility with the location of the previously defined chips however. This error message has the form:

INCORRECT LOCATION AT LINE N.

Type 3 error message reports that the orientation code selected for the concerned chip is not valid, i.e. it is not 1, 2, 3 or 4. This error message has the form:

INCORRECT ORIENTATION AT LINE N.

## 4.2 Interpreter for the Definition Program

The definition program constitutes a formal description of the circuit interconnections required. The decoding of the definition program automatically follows that of the location program and is done by a group of functions listed in Appendix A, including the one named W which has been inserted into each line of the definition program. The operator is simply requested to supply the name of the definition program.

Section 3.0 has explained the six types of statements which can be found in the definition program, namely 'free path', 'fixed path', 'macro', 'class', 'terminal' and 'comment'. The W function first determines the type of statement by looking for the identifier and then stacks the argument of the statement in an appropriate character string. Since the comment statements are ignored when all statements have been processed, the result is a division of the definition program into five character strings, each containing all the statements of the same type.

The macro string is made up of all the definitions of the variables used in place of other characters, as explained in Sect. 3.3.3. The next step is to search the four other strings for occurrences of the variables' names and to replace the names with the actual characters they represent. The variables' names are processed one at a time and removed from the macro string when they are no longer present in the other four strings. When this action is completed, the number of strings has been reduced from five to four.

Defining a cluster as a group of pins which have to be interconnected, the four strings contain the following information:

- 'free path' string: all the statements which define pins (belonging to one or more clusters) to be connected by the shortest path(s) within each cluster;
- 2) 'fixed path' string: all the statements which define pins (belonging to one or more clusters) to be connected in the stated order within each cluster;
- 3) 'terminal' string: all the statements which define pins belonging to a specified cluster but which are not to be connected between themselves;
- 4) 'class' string: all the statements which define pins belonging to a named cluster (the repeated use of a name forces a joining of the relevant clusters).

At this point, the program inspects each string in detail and extracts each pin's specification; with the help of the transfer vectors and matrix generated by the location interpreter (Sect. 4.1), it then turns this specification into pin coordinates, tags each pin with codes specifying whether it is a terminal or not and whether it belongs to a free or fixed path, and finally places it in the appropriate cluster, together with the line number of the definition program in which the pin was originally specified.

This table of pin coordinates and tags is then put on file for use by the circuit calculation program described in the following section. During the decoding of the definition program, four types of errors may be reported.

Type 1 error message reports that the statement encountered cannot be classified in any of the defined types and has the form: SYNTAX ERROR IN STATEMENT N

where N is the number of the statement in error.

Type 2 error message reports that an inconsistency has been encountered in a fixed or free path statement and has the form: STATEMENT N IN ERROR.

Type 3 error message reports that a specified chip number is not among those generated by the positioning program and has the form: ERROR AT LINE N

CHIP NUMBER M IS NOT DEFINED

where M is the erroneous chip number.

Type 4 error message reports that a specified pin name is not the same as any of the pin names of a specified chip number and has the form: ERROR AT LINE N

CHIP NUMBER M

(name of pin No. 1 of specified chip No.)
(name of pin No. 2 of specified chip No.)

(name of pin No. L of specified chip No.)

PIN NAME

where NAME is the specified pin name, and L is the number of pins on the chip.

### 5.0 CIRCUIT CALCULATION PROGRAMS

Section 4.0 has described how the interpreter programs process the information contained in the location and definition programs into numerical data presented as a table of pin position coordinates, type of pins (terminals or not), cluster appartenance (class statement), type of connections (free or fixed) and origins (line numbers of the definition program which created the pins). In this section, we review the steps needed to convert this raw data into a final circuit layout and produce, in its final form, the information required by the operator and the microprocessor for the wiring of the board.

#### 5.1 Node Determination

The interpreter programs have already assigned each pin to a cluster; however these clusters are not true nodes in the electrical sense of the word as the operator may specify indirectly connections between them simply by repeating on one line of the definition program. a pin which has already been defined on another line. The first step is to examine the position coordinates of all pins in all clusters and to fuse clusters that have common pins while removing all pin repetitions. The result is a new grouping of the pins such that each new cluster is a complete set of the pins to be connected, with each pin being listed only once. These new clusters are now true nodes and will be referred to as such from here on. This step terminates with the printing of a list giving the line numbers of the definition program in which common pins have been discovered. This list greatly facilitates the operator's task of finding out if unwanted connections between different circuits have been accidentally introduced into the definition program.

#### 5.2 Link Calculation

Now that all the nodes have been defined, the next step is to examine each of them individually to determine the configuration of the wires (links) which will connect all the pins in the node. This is a complex problem and the solution is of vital importance to the efficient production of satisfactory circuit boards.

5.2.1 The Link Problem

Consider a node comprised of n pins. The problem can be described simply as: link all n pins in such a way that:

- a) the total length of the links is as short as possible and,
- b) there are at the most three links attached to a given pin.

Condition b is a constraint arising from the finite physical length of the pins around which wires (links) are to be wrapped.

Condition a is a difficult one to meet. In fact, if the constraint expressed in condition b is changed to read that the maximum number of links attached to a pin is two instead of three, the resulting network of links will have the form of a single chain (without any branching). The problem then becomes similar to the familiar one of the traveling salesman who must visit n cities and return to his point of departure by the shortest route. It is well known that the number of paths to be investigated is (n-1)! which becomes an excessively large task for large values of  $^{2}n$  (for n = 50, n! = 3 x 10<sup>64</sup>).

In our case, since the path remains open (a return to the starting point is not required), the number of possible paths actually rises to  $\frac{n!}{2}$  since to each closed path of the salesman (in which the starting point is immaterial) there correspond n paths depending on the starting point. Furthermore, by permitting up to three links on a pin, branching can occur which introduces numerous new possibilities so that the number of paths increases even more rapidly.

Since it is common for real circuits to have nodes of more than 50 pins (the 'ground' node for example) and an exhaustive calculation of all possible paths to find the shortest one is clearly too lengthy, a shorter method to arrive at an acceptable result is required.

#### 5.2.2 An Imperfect but Simple Solution

Consider once again a node comprised of n pins. Each pin has (n-1) neighbors to which it could potentially be linked, hence the total number of possible links is n(n-1). However, since direction does not have to be taken into account (the link from pin 1 to pin 2 is the same as that from pin 2 to pin 1), the number of distinct links to be examined is only  $\underline{n(n-1)}$ . Since each link involves two pins, the number of links required to<sup>2</sup> join all n pins is (n-1). The problem can then be restated as follows: select from the  $\underline{n(n-1)}$  possible links the (n-1) links which best satisfy the two conditions mentioned above.

The tactic adopted is as follows:

1) identify each possible link by its end points (pins) and calculate all distances between these pairs of points; even for a 50-pin node, this is a relatively small task, since it involves only  $\frac{50(50-1)}{2}$  = 1225 distances; 2) tabulate the possible links in order of increasing distances (link lengths);

- 3) start examining links one by one from the top of the table (shorter links) and accept the link if it is 'valid'; the validity tests are:
  - a) the link must not close any part of the path being defined on itself; otherwise redundant paths would be established which would evidently lengthen the total path without taking care of any new points;
  - b) each end point of the link must have been used fewer than three times already;
- 4) stop the process when (n-1) valid links have been accepted;the path is completed and all pins are connected.

This method of assembling the path from the shortest valid links produces excellent results. In fact, if the (n-1) shortest links are all valid, the path is evidently the ideal or minimum-length one. Even when some of the early links do not pass the validity tests and the table has to be searched past the (n-1)<sup>th</sup> term to collect the (n-1) valid links required, the result appears to come very close to the ideal path length, or to equal it, in most cases. Unfortunately, except for trivial cases, the deviation from the ideal cannot be measured since the ideal path cannot be readily determined! However, it can be shown that for some special circuit configurations, the path is slightly longer than the ideal one and thus the method leads only to a near optimal, rather than an exact, solution.

Another indication that the solutions obtained are quite reliable comes from observations of path self-crossings. Appendix B demonstrates that paths which fold over themselves are not the shortest ones and can be readily shortened. Dozens of boards have been processed up to now and in the hundreds of node paths produced, none has yet been seen to cross itself, but again this is only an indication rather than a proof of the quality of the paths obtained. Appendix C shows a possible circuit configuration where the method would fail and actually produce both a crossing and a noncrossing path longer than the ideal one.

#### 5.2.3 Treatment of 'Fixed Paths'

ł,

The method described above is obviously not required for connections defined as 'fixed paths' as explained in Sect. 3.3.2. The distances between these pins need not be calculated and these imposed paths are simply recognized as such and selected on a priority basis before any other selection is made. Nevertheless, the distances between the pins belonging to the fixed paths and the other pins are still calculated and the normal selection process is applied so that links from other pins can branch into the fixed paths if this is found advantageous.

#### 5.2.4 Treatment of 'Terminals'

Some of the pins of any node can be defined as 'terminals' and have a special property: they must not be linked since they belong to sources and are already interconnected outside the wire-wrap board (see Sect. 3.3.5). The program handles these as follows:

- a) distances between terminals are not calculated;
- b) distances between terminals and other pins are calculated;
- c) temporary links are defined between all terminals;
- d) the normal link selection process is performed and the links defined in c assure that other links will not interconnect the terminals, whereas the other pins are linked to at least one of the terminals;
- e) the temporary links between terminals are discarded.

#### 5.2.5 Treatment of Large Nodes

When processing a large node, the manipulation of the <u>n (n-1)</u> distances could require more storage space than currently provided in the APL workspace. To prevent the program from stopping for this reason, an arbitrary limit on node size has been set at 50 pins and when a node exceeds this limit, it is broken down into fragments and worked on piecewise.

To prevent wire crossings and unnecessarily long paths, this fragmentation of the node is done on a geographical basis, i.e. each fragment must be comprised of neighboring pins in a region of the board and the fragments must not overlap. However, the order in which the pin coordinates are supplied by the earlier programs depends only on the actual sequence used in the definition program, on the interpreter program action and on the 'cluster fusing' activity described in Sect. 5.1. The first step is to reorder all pins in both coordinates so that a clean split between the fragments can be effected. The number of fragments is chosen such that each fragment contains approximately the same number of pins, but fewer than 50.

Each fragment of the original node is then processed as a node by itself producing a sub-path and finally, there only remains the tying together of each of the sub-paths obtained. This is done by choosing approximately half the pins of two adjacent fragments, the selected pins being those closest to the common lorder. This creates a new piece which overlaps the two generator fragments and which again is processed as a node. In this case distances are calculated only between pins on opposite sides of the border and the link selection process is stopped as soon as one valid link is identified, since this is all that is required to effect the connection between the two sub-paths. This action is continued until all sub-paths have been connected to form a single path for the original large node. The program has been arranged so that this fragmentation can go along without interfering with the processing of 'fixed paths' or 'terminals'.

This piecewise processing of large nodes naturally introduces a further risk of producing nonminimum-length paths. In fact, there are large node configurations for which the path produced with this method are not ideal. However, the minimum size of a node fragment is 25 pins (when a node of 51 pins is split in half) and a node of this size still offers so many interconnection possibilities that the path produced usually comes very close to the ideal.

#### 5.2.6 Node Layout Drawing

F

ŀ.

5

é

Ļ

As mentioned above, the links are calculated node by node and features have been included for showing the actual path selected by the program on the screen, if the operator so wishes.

All paths are shown on a common scale which is automatically adjusted to cover the outermost pins of the board. Each node pin is plotted as a letter of the alphabet which changes when a new node is started and turn-around is provided if more nodes are processed than letters are available. The links appear as straight lines joining the letters. Terminals are shown as small rectangular boxes (the 'quad' symbol) irrespective of the node to which they belong. The operator also has a choice of displaying the nodes superimposed or one by one. This last feature requires the operator's intervention to pass from one node to the next and this affords him the possibility of printing each path individually if desired. These path prints can be used to verify the quality of the computed paths and are a preview of what the eventual board wiring will look like.

When the last node has been processed, a message tells the operator that the layout has been completed. This also means that the notion of nodes is no longer required since all links have been calculated and all the information is contained in a table consisting of four numbers per link, namely the coordinates of each link's end points. All further processing is done on the full set of links, irrespective of the node to which they formerly belonged.

5.3 Link Direction

It has been stated above that the link direction was not to be considered in the determination of paths. However, in the actual board wire-wrapping, the placement guide for the wrapping tool is attached to a moving arm, both of which may partially hide the board or the wire to be wrapped. Operators have found it more convenient to wrap a wire from left to right and from top to bottom. The next step consists in introducing the notion of direction and rearranging the link's coordinates in the proper sequence so that the movement pr 'ced will be as desired.

#### 5.4 Wire Determination

The wire-wrap machine is equipped with 40 bins numbered 0 to 47 (in octal) to store the precut wires of standard lengths used in wiring a board. The program at this point goes through the following steps:

- compute the length of each link in board units (0.1 in) and reorder all links so that they will be presented starting with the shorter ones;
- convert the lengths to inches, adding the appropriate length required for the actual wrapping;
- sort these lengths by bins, each length being assigned to the bin having the next longest standard length;
- print a table of the number and of the lengths of wires in each bin, and of the bins' numbers.

The program pauses before printing the table and the operator is asked to intervene before the printing takes place. This allows the resetting of the CRT screen or of the paper in the typewriter to obtain a clean copy of the table. The information in this table can then be used to precut all the wires and distribute them into the proper bins in preparation for a wrapping session.

#### 5.5 Wire-Wrap Codes

Construction of the

This is the final step in preparing the data required for wiring a board. The wire-wrap machine requires a number of special codes to:

- a) set up the tool guide at the origin at the beginning of a session,
- b) identify the beginning and the end of a wire to be wrapped,

- c) sequentially identify each wire and the wire bin to be used,
- d) sound a buzzer every time a new bin will be used, and
- e) return to the origin at every 20 wires so that drift in the positioning of the tool guide can be corrected if necessary.


Furthermore, the machine works in 0.005-in steps and requires that the positioning information be supplied in the form of a displacement relative to the last position taken rather than in absolute coordinates. Hence the coordinates of the links have to be converted accordingly and all the appropriate codes inserted in the proper sequence. The resulting table is then put on file, ready for use in wiring the board.

The final action is to signal to the operator that the program is finished and advise him on how to obtain drawings of each component's connections, as explained in the following section.

#### 6.0 COMPONENT DRAWING PROGRAMS

Once the link optimization programs (Sect. 5.0) have been executed, the user must have the means of determining the exact wiring pattern selected by the computer for linking each connection node. This must be provided in a form that can aid future reference.

For this purpose, a set of component drawing programs was written. These programs sketch a chip in a standardized presentation (Fig. 7) with all the information available from the main chip bank included. The location of each pin, in board coordinates, is displayed together with a list and location of all other pins (maximum three) to which the pin is hardwired. A complete information package on a wire-wrap job is thus formed by gathering hard copies of such chip drawings.




Sanda Car

プロードン

١,

FIGURE 7 - Standardized presentation of a chip obtained with the drawing programs



CNIP 'CONES' TERNINALT (2-4015) 3-4662) Da

2

and the second

ŀ,

		<i>CON</i> 50	
	P1	12	858
882	P3	P4	849
883	PS	P6	848
	P7	<b>~6</b>	847
085	2	P18	••
896	<b>P11</b>	P12	\$45
187	P13	P14	•••
190	P15	P16	843
<b>495</b>	<b>P17</b>	P18	842
<b>810</b>	P19	P20	941
•11	P21	P22	941
112	P23	P24	633
613	P25	P26	030
114	P27	P28	<b>1</b>
5	P29	P30	936
	<b>#31</b>	P32	032
117	P33	P34	
	776	/X	E
Ш			631
626		P 48	

FIGURE 8a - Execution of a component drawing in several passes - first pass

CMIP 'CONGO 22' TERMINAL? (2-4015: 3-4662) Di




FIGURE 8b - Execution of a component drawing in several passes - second pass

CMIP 100051 TEMMINALT (2-4015) 3-4662) D: 5

- **1** 

# 8085

			_
001	X1	vcc	848
002	X2	HOLD	639
003	RESOUT	HLDA	038
094	sod	CLKOUT	837
805	SID	<b>RESIN</b> /	936
006	TRAP	READY	035
107	R517.5	Io/n/	034
008	RST6.5	51	033
009	RST5.5	RD/	032
110	INTR	HR/	<b>9</b> 31
	INTA/	ALE	030
012	ADI	50	029
013	AD1	A15	020
014	AD2	A14	027
815	AD3	A13	026
116	AD4	A12	825
817	AD5	A11	024
919	ADS	A18	923
019	AD7	A9	
	ruer f	43	022
820	<b>V85</b>	AB	921

FIGURE 9 - Drawing of a chip in the bank

-

The program SETDRAWING must be executed once after the link is completed. It establishes a permanent record of the circuit-wide interconnection patterns for fast access by the drawing programs. The chip with identification number X may be drawn by submitting to the computer the command DRAW X. Components with up to 40 pins can be fully drawn this way in one execution of the program DRAW. Large components require drawing translation and further execution of the program DRAW. The applicable component format is DRAW X Y, where X is still the chip identification number and Y is a shift parameter, which translates the sketch upward by Y interpin units. A component drawing executed in several passes is shown in Figs. 8a and 8b.

Using equivalent software, it is possible to obtain a graphic display of any chip in the main chip bank, even if it is not in use in the current job, by executing CHIP 'name'. The component named is then drawn (Fig. 9) with its pertinent information extracted from the main chip bank.

#### 7.0 OVERALL IMPLEMENTATION AT DREV

The computer-aided circuit definition described in this report was implemented at DREV using in-house APL facilities. The APL functions that have been generated to perform the work are distributed over three APL workspaces (WS) which are loaded in sequence by the user. Two APL files are used. A first one, the main data bank, is common to all users and contains the definition of the boards on which the circuits are to be wired as well as that of the chips entered in all previous circuit definitions. A second one, the temporary data bank, is particular to each user and is used to pass the information between the different WS's. This eliminates the need for transferring variables from one WS to another.

The name of the three WS's are WRAP1, WRAP2 and WRAP3. WRAP1 contains the interpreter programs and permits the drawing of a schematic of all the chips and terminal pins located on the board to be wired (BOARD). Additional functions allow the printing of the directory of all the chips in the main bank (DIRECTORY) to modify the data on any chip in the bank (MODIFY 'name') to draw any chip in the bank (CHIP 'name'). WRAP2 contains all the functions which perform the circuit layout calculations, list the lines of the definition program which contain a common pin, draw the connection layout for all the nodes if required, and print a table of the quantity of wires required of each length. WRAP3 produces a list of all the pins that have not been connected (FREEPIN) and contains the necessary functions to get the drawing of any of the chips on the board (DRAW N) with the complete information related to the origin and destination of each wire.

#### 7.1 The Main Data Bank

The main data bank is an APL file containing the information about the connectors and power supply terminals of type 2 and type 3 boards as well as the definition of all the chips that were used in previous circuit definitions. The size of the file is incremented by one element each time a new chip is entered. The organization of the file is as follows:

- a) the first element is a directory of all the chips in the bank;
- b) the second element is a vector containing the element number where a particular chip is defined in the bank;
- c) the third element contains the definition of all the connectors and power supply terminals of type 2 and type 3 boards;

d) each of the following elements contains the definition of one chip, which consists of the name of the chip, its geometry (24 PIN, 28 PIN, 40 PIN, etc) and the name of all its pins.

#### 7.2 The Temporary Data Bank

The temporary data bank is a user file generated at the beginning of a session and is used by the three WS's to transfer the data from one WS to another and to store data blocks to prevent the WS from becoming full while executing functions manipulating large matrices. The organization of the file is given in Table III.

#### 8.0 A WIRING SESSION

A complete wiring session for the circuit of Fig. 1 mounted on a matrix board is given in Appendix D. The different steps to go from the electrical schematic diagram to the complete wiring are as follows:

- a) the chips are disposed on a drawing of the receiving board;
- b) the location and definition programs are written according to the rules given in Sect. 3;
- c) workspace WRAP1 is loaded and function START is executed.
   The chips that were not already in the main bank are entered following the program directives.
- d) with WRAP1, a directory of all chips currently in the bank is produced by the function DIRECTORY and the stored data about any chip can be modified by using function MODIFY 'name' where 'name' is the name of the chip;

### TABLE III

### Organization of the temporary data bank

Element Number	Content
1	BASEORI
2	BASEPINI
3	BASEMAT
4	BASESPA
5	LISTNUM
6	BASEFIND
7	RACINE
8	Definition of the chips used in
	the circuit being wired.
9	BASEVEC
10	CODEGEO
11	STRING1
12	STRING2
13	STRING3
14	STRING4
15	STRING5
16	STRING6
17	PINGEO
18	SECT
21	R
22	TYPE
101 to 109	ХҮМ
150 to 159	Matrix of coordination in order of
	wire lengths.
301 to 309	Matrix for the wire-wrap machine.

÷,

- e) after the completion of the interpreter programs, a computer drawing of the disposition of the chips on the board with the emplacement of the terminals may be obtained by executing the function BOARD;
- f) the circuit layout calculation is then performed by loading workspace WRAP2 and executing the function START. A first output will be a list of the lines of the definition program that have common points. Then, the circuit layout for each node may be obtained separately or superimposed. A table of the quantity of wires of each standard length is printed;

A CONTRACTOR

g) to get a list of all the unused pins of the circuit, and drawings of the chips, the workspace WRAP3 is loaded and the function SETDRAWING is executed. The list of unused pins is obtained by the function FREEPIN. A chip is drawn with the function DRAW N where N is the number assigned to the chip in the location program.

#### 9.0 CONCLUSION

This report has described a new 'language' for rapidly encoding a complex circuit in a computer-recognizable format, the interpreter programs which transform this coded description into a raw interconnection matrix, the circuit calculation programs which determine the final circuit layout and produce the wiring table, and the utility programs which produce the required reference sketches and tables. Together with the addition of the microprocessor control to the wiring machine itself (Ref. 2), these represent the introduction of computer assistance at every step required to go from a circuit diagram to a finished board.

A first advantage is the reduction in the time spent by qualified technicians to go through these steps, some of which are of a tedious and repetitive nature. The main advantage, however, stems from the 'relentless' attention which the computing machine can devote to such tasks, thus eliminating the major source of errors in the wiring of complex circuit boards. When full use is made of the error diagnostics produced during the processing phase by the built-in error detection schemes, it becomes possible to produce large boards which are practically error free. It is our experience that the number of wiring errors grows very rapidly as boards become more complex and the identification and correction of errors after the board is wired is a frustating and timeconsuming task. The economy realized in this respect is ample justification for the effort spent in the design and implementation of the system.

#### 10.0 REFERENCES

- Grenier, C., "Câblage enroulé semi-automatique Wire-Wrap<sup>®</sup>", DREV M-2342/75, January 1975, UNCLASSIFIED
- Bernier, N., "Automatisation de la machine à câblage enroulé WWM-600", DREV R-4187/81, February 1981, UNCLASSIFIED

#### APPENDIX A

	)WSID	Listing	of Comput	er Program	S	
WRAP1	,					
	) FN S					
BASE	BOARD	CATEGORI	[E	СЧІР	CHIP1	<i>C0</i>
CONV	CUMUL2			CUMUL6		
DIRECT	ORY		D FCNUM	FCREATE		FERASE
FHOLD	FIND	FLIM	FNAMES	FNUMS	FP	FRDCIA
FRDCID	T FREAD	FREPLACE	3	FSDROP	FSTIE	FTIE
FUNTIE	INFILE	INTERROG	<i>3E</i>	L	LIEDERN	LIEVIRG LK
LOCATE	MAP	MIP	MODIFY	PAD	PIT	POSITION
READ	READ1	REGU	REGULARI	ISE	SBCBOAR	D
SBC905	SC SC	SCANBE	SCANBEL	BOARD	STAGE	STAGE00
STAGEO	1 STAGE02	STAGE03	STAGE04	Start	START1	SUBSTITUE
W	CA	CAL				
	) VĀRS	-				
CODEGE	O PINGEO	TEX	FA	IA	KA	<u>N</u> A
	VBASE[[]]	V	-	-	—	-
	VBASE					
[1]						),(( <i>SECT</i> ×4
	),1)pA+(	(4, SECT)	027×-1+13	SECT)+ <b>q(</b> S	<i>ECT</i> ,4)p1	8 18 5 17
	₽	_				
	<b>∀</b> BOARD[[]					
	VBOARD;S					
[1]	+1×1~(A+[]	,0p□+' <i>TE!</i>	RMINAL?	(2=4015;	3=4662)'	)∈2 3
	A+AD'GDV'					
[3]	MIP					
[4]	PIT					
	V					
	VCATEGOR					
F 4 7	VN+CATEG		~			
[1]					(/'∪,'€5)	,(':'eS),(
	· •	,'eS)/7 :	1 3 5 2 0	64		
		-				
	VCHIP[[]]			110W- MRY - 4		
			06;0419;1	NOM; TEX; 1	EXT;VERI	';X;X1;X3;Y;
C 4 3	YF;YH;OF CHIP1 ABC					
[1]						
	▼ ▼CHIP1[[]	10				
		-	ON. DTPPC	****		N;NO;VEC;40
	RI:LARG	<i>nue</i> ; <i>nu</i> ;co	UN; DINBC.			N; NO; VEC ; NO
[1]	+1×1~(S+[]		RWTNAT?	(2=4015.	3=4662)1	102 3
	S+SB'GDV'	• VPU+ 18/		(2-4013;	J-4002)	122 5
	OFFSET+-1	te (CUAD.	1 1)1080	D		
	CHOP+(CHO			L		
	BANQUE+6		•			
	FUNTIE FN	-				
[7]	TRAN 6588		1			

[7] 'BAN.65888'FSTIE 1

all artes

- 1

```
[8]
      BON'ETIE 2
[9]
      DIRECTORY+FREAD 1 1
[10]
      DIRECTNUM+FREAD 1 2
[11]
      CHIP+1
[12] DEBUT: S+15'CTY'
[13]
      TEX+ 0123456789'
[14]
      NOM+Q1 60CHOP.'
      +TRABAN×11=+/I+6=+/[2]DIRECTORY=(pDIRECTORY)pNOM
[15]
      'CHIP '. (60QNOM), 'IS NOT IN THE BANK ... '
[16]
[17]
      +0
[18] TRABAN: I+I/1 (pDIRECTORY)[1]
      BANQUE+BANQUE, Q(FREAD 1, DIRECTNUM[I])
[19]
[20]
      VEC+6=+/[1]BANQUE=Q(\phi \rho BANQUE) \rho NOM
[21] SUITE: Y+1
[22]
      X3+X+0
      VERT++/.5 \times 3+1+\rho BANQUE
[23]
[24]
      OFFSET+OFFSET+VERT-20
[25]
      HOR +5
[26]
      S+ 10 15 0 225 SCL'
[27]
      0+2 5p(0,0,HORI,HORI,0,0,VERT,VERT,0,0)-(5p0),5p0FFS
       ET
[28]
      LARG+.75
[29] SCAN2: 0+2 5pX1,X,X,X1,(X1+X-LARG),YF,YF,YH,(YH+YF+LAR
       G), YF+(Y+-,5-LARG+2)-OFFSET
[30]
      +DROITE \times X3=1
[31]
      S+(( 10+X - .5×LARG),((-OFFSET)+ .27+(1+VERT-Y)-.5×LAR
       G))S'CUR'
[32]
      TEXT + (51p'') TEX[1+10 10 10TY], '', 6p & BANQUE[:Y+3]
[33] OKALL: C+TEXT
[34]
      +SCAN2 \times 1(Y+Y+1) \leq VERT
[35]
      Y+1
      X+X+HORI+LARG
[36]
      +SCAN2 \times 1(X3+X3+1) \le 1
[37]
[38]
      +NAME
[39] DROITE: TEXT+6p \otimes BANQUE[:(2 \times VERT)+4-Y]
[40]
      TEXT + (-+/') = TEXT) \Phi TEXT
      TEXT+TEXT, ' ',(,TEX[1+10 10 10TL((2×VERT)-Y+-1)])
[41]
[42]
      S+((~1.8+X-.5×LARG),((-OFFSET)+~.27+(1+VERT-Y)-.5×LA
       RG))S'CUR'
[43]
      +OKALL
[44] NAME: S+( -25, (-OFFSET)+VERT+1)5'CUR'
[45]
      S+05'CTY'
      S+.6 1.25'CSZ'
[46]
[47]
      0+1
            · CHOP
[48]
      FUNTIE FNUMS
        VC0[]]V
        VR+CO 4
```

 $R + - / C + (0 \ 1 + C), 2 \ 1 + A$ [1] VCONV[]]V VM+W CONV P [1]  $W+(2,\rho P)\rho 1+(W|P), L(P+P-1)*W$  $\nabla CUMUL2[]]\nabla$ VCUMUL2; CATEGO; PROVENANCE; TEXT; CLASSE; RES; U; I; PHRASE ;NUM;NOM;XY;STEP;STEPP;S [1] S+FREAD 2 12 [2]  $+(1=\rho S)/0$ [3] CATEGO+2[4] [5] R-----ANALYSE DE LA STRING [6] . [7] J3:S+'a'FP S [8] PROVENANCE+ ERES [9] S+'w'EP S [10] TEXT+RES [11] CLASSE+': 'FP TEXT [12] TEXT+RES [13] TEXT+TEXT. '.' [14] CLASSE+6+CLASSE [15]  $U+CLASSE \wedge .=CLASSED$ I+1 1+pCLASSED [16] [17] I+U/I SETL+SETD[I] [18]  $+(0=\rho I)/J4$ [19] [20] +J2 [21] J4:CLASSED+CLASSED.CLASSE [22] SETL+SET [23] SET+SET+1[24] SETD+SETD,SETL [25] A [26] **A----ANALYSE DU TEXTE** [27] . [28] J2:TEXT+', 'FP TEXT [29] PHRASE+RES [30] PHRASE+' 'FP PHRASE [31] NUM+ ERES [32] [33] R-----ANALYSE DE LA PHRASE [34] [35] J1:PHRASE+' 'FP PHRASE [36] NOM+RES XY+NUM MAP 6+NOM [37] [38] XY+XY, CATEGO, (-SETL), PROVENANCE [39] INFILE

[40]  $+(0 \neq \rho PHRASE)/J1$ [41]  $+(0 \neq \rho T E X T) / J 2$ [42]  $+(2 \le \rho S)/J3$ [43] +0 V VCUMUL4[[]]V VCUMUL4; CATEGO; PROVENANCE; TEXT; CLASSE; RES; U; I; SETN; P HRASE; NUM; NOM; XY; STEP; STEPP; S [1] S+FREAD 2 14 [2]  $+(1=\rho S)/0$ [3] STEPP+0[4] CATEGO+4[5] [6] -----ANALYSE DE LA STRING R [7] . J3:S+'a'FP S [8] [9] PROVENANCE+ ERES [10] S+'w'FP S [11] TEXT+RES [12] SETN+SET [13] R [14] ---- ANALYSE DU TEXTE A -[15] R [16] J2:STEP+0 [17] TEXT+', 'FP TEXT [18] PHRASE+RES [19] PHRASE+' 'FP PHRASE [20] NUM+ ERES [21] [22] R-----ANALYSE DE LA PHRASE [23] . [24] J1:PHRASE+' 'FP PHRASE [25] NOM+RES [26] XY+NUM MAP 6+NOM [27] +(0=1+XY)/J5[28] XY+XY,CATEGO,SETN,PROVENANCE [29] INFILE [30] *J*5:*STEP*+*STEP*+1 [31] SETN+SETN+1  $+(0 \neq \rho PHRASE)/J1$ [32] [33] SETN+SETN-STEP [34] +(~(STEP=STEPP) v STEPP=0)/ERREUR [35] ERREUR1:STEPP+STEP [36]  $+(0 \neq \rho T E X T) / J 2$ [37] SETN+SETN+STEPP [38] SET+SETN [39] STEPP+0 [40]  $+(2 \le pS)/J3$ 

[41] +0 [42] ERREUR: 'STATEMENT '; PROVENANCE; ' IN ERROR' [43] +ERREUR1 V VCUMUL5[[]]V vcumul5; catego; provenance; text; classe; res; u; I; setn; p HRASE; NUM; NOM; XY; STEP; STEP; S [1] S+FREAD 2 15 [2] +(1=0.5)/0[3] STEPP+0 [4] CATEGO+5 [5] [6] **R-----**ANALYSE DE LA STRING [7] [8]  $J3:S+^{\circ}a^{\circ}PPS$ [9] PROVENANCE+ «RES [10] S+'w'FP S [11] TEXT+RES [12] TEXT+1+TEXT[13] SETN+SET [14] . **A----**ANALYSE DU TEXTE [15] [16] [17] J2:STEP+0 TEXT+', 'FP TEXT [18] [19] PHRASE+RES [20] PHRASE+' 'FP PHRASE [21] NUM+ ERES [22] [23] **A----ANALYSE DE LA PHRASE** [24] [25] J1:PHRASE+' 'PP PHRASE [26] NO4+RES [27] XY+NUM MAP 6+NOM [28] +(0=1+XY)/J5[29] XY+XY.CATEGO.SETN.PROVENANCE [30] INFILE [31] *J*5:*STEP*+*STRP*+1 [32] SETN+SETN+1 +(O≠pPHRASE)/J1 [33] [34] SETN+SETN-STEP [35] +(~(STEP=STEPP) VSTEPP=0)/ERREUR [36] ERREUR1:STEPP+STEP  $+(0 \neq o T E X T) / J 2$ [37] [38] SETN+SETN+STEPP [39] SET+SETN [40] STEPP+0 [41]  $+(2 \le \rho S)/J3$ 

and a state of the state of the

and an and the second

[43] ERREUR: 'STATEMENT '; PROVENANCE; ' IN ERROR'
[44] + ERREUR1
V
$\nabla CUMUL6[\Box] \nabla$
VCUMUL6;CATEGO;PROVENANCE;TEXT;CLASSE;RES;U;I;P4RASE
; NUM; NOM; XY; STEP; STEPP; S
[1] S+FREAD 2 16
$[2] \rightarrow (1=\rho S)/0$
[3] <i>CATEGO</i> +6
[4] N
[5] RANALYSE DE LA STRING
[6] •
[7] J3:S+'a'FP S
[8] PROVENANCE+ERES
[9] S+'w'FP S
[10] TEXT+RES
[11] TEXT+'='FP TEXT
[12] CLASSE+RES
[13] TEXT+TEXT,','
[14] CLASSE+6+CLASSE
[15] U+CLASSEA.=CLASSED
[16] I+1 1+pCLASSED
[17] <i>I+U/I</i>
$[18] + (0=\rho I)/J4$
[19] SETL+SET2[1]
[20] + J2
[21] J4:CLASSED+CLASSED,CLASSE
[22] SETL+SET
[23] SET+SET+1
[24] SETD+SETD, SETL
[25] A
[26] RANALYSE DU TEXTE
[28] J2:TEXT+','?P TEXT
[29] PHRASE+RES
[30] PHRASE+' 'FP PHRASE
[31] NUM+ERES
[32] A
[33] RAWALYSE DE LA PHRASE
[34] A
[35] J1:PHRASE+' 'PP PHRASE
[36] NOM+RES
[36] NOM+RES [37] XY+NUM MAP 6+NOM
LUIJ AITHUM MAE OTHUM [39] VV-VV CAMECO CEMT DDOUENANOE
[38] XY+XY.CATEGO.SETL,PROVENANCE [39] INFILE
$\begin{bmatrix} 40 \end{bmatrix} + (0 \times \rho PHRASE) / J1$
$[41] \rightarrow (0 \neq \rho TEXT)/J2$

[42] +(2≤pS)/J3 [43] +0 V **V**DECODE[[]]**V** VDECODE K; VECGEO VECGEO+CODEGEO LOCATE K [1] [2] MAT+QVECGE0/[2]PINGE0 V VDEM[[]]V VB+DEM A [1] **!!+**A [2] B+(pA)+1 V VDIRECTORY[[]]V **VDIRECTORY** [1] FUNTIE FNUMS [2] 'BAN.65888'FSTIE 1 [3] \*LIST OF CHIPS IN THE BANK\* [4] [5] FREAD 1 1 [6] FUNTIE FNUMS V VFIND[]]V VZ+Y FIND X [1] Z+Y LOCATE X  $Z + (-1\phi Z) / \iota(\rho Y) [2]$ [2] Δ  $\nabla PP[\Pi] \nabla$ **VSO+SEP FP** SI;N [1] A [2] • PLACE DANS RES LA PARTIE DE LA STRING SI QUI PRECE DE [3] • LE SEPARATEUR SEP ET PLACE DANS SO LE RESTE DE LA STRING [4] [5] N+SI \SEP RES+(-1+N)+SI[6] [7] SO+N+SI V VINFILE[[]]V VINFILE [1] XYM+XYM,XY [2] +(((((pXYM)[2])>400))/AUGFE [3] +0 [4] AUGFE:XYM FREPLACE(2,FE+FE+1) [5] XY4+5 0p10 **VINTERROGE**[[]]▼ VINTERROGE; COM; COM1; PATTE

The second second

a and a state of the

[1]	COM+NOM
[2]	' GEOMETRY: DUAL IN LINE ++++ 2PIN'
[3]	6PIN'
[4]	8 <i>PIN</i> *
	14 <i>PIN</i>
[5]	16 <i>PIN</i>
[6]	
[7]	
[8]	
[9]	22PIN'
[10]	24 <i>PIN</i> *
[11]	28°IN'
[12]	40PIN'
[13]	CONNECTOR ++++C26PIN'
[14]	CIOPIN'
[15]	C4OPIN'
[16]	' C50PIN'
[17]	• DISPLAY +++++AFF8'
[18]	' DISPLAY LCD 40PIN X 1.3IN++++LCD1'
[19]	' DISPLAY MAN6660,80 10PIN+++MAN66X'
	GEODEM:CON1+DEM'GEOMETRY? '
[21]	
	COM1+Q1 6pCOM1,' '
	DECODE COM1
	$+GEODEM \times i(\times / pMAT) = 0$
	COM+COM,COM1
[27]	PATDEM: COM1+DEM'IDENTIFICATION OF PIN', TEX[PATTE;],'?
<b>5</b> 7	
[28]	
[29]	÷
[30]	
[31]	
[32]	(DIRECNUM+DIRECNUM,(~1+FLIM_1)[2])FREPLACE_1_2
[33]	(DIRECTORY+DIRECTORY,[1]QNOM)FREPLACE 1 1
	V
	VL[[]]V
	VL A;G;NOM;NUM;NUMERO;OR;ORI;I;AD;NO;COM
[1]	ORDRE+A
	CAR+0
	G+I101, ERRNUM
Ē4j	NUMERO+LIEVIRG
[5]	+0×1(pNUMER0,'')=1
[6]	NUM+   ENUMERO
[7]	+BRRNUM×10#+/LISTNUM€NUM
[8]	LISTNUM+LISTNUM.NUM
[9]	•
[10]	
[11]	NOM+Q1 6pNOM, ' '

[12]  $TESTNOM: +NOMOK \times 11 = +/VEC + 6 = +/[1]BANQUE = Q(\Phi \rho BANQUE) \rho NOM$ +TRABAN×11=+/I+6=+/[2]DIRECTORY=(pDIRECTORY)pNOM [13] [14] 'CHIP '. (6pQNOM), 'IS NOT IN THE BANK .... ' [15] INTERROGE +TESTNOM [16] [17]  $TRABAN: I+I/\iota(\rho DIRECTORY)$ [1] [18] BANQUE+BANQUE, Q(FREAD 1, DIRECNUM[I]) [19] +TESTNOM [20] NOMOK:  $VEC + 1 \varphi VEC$ [21] DECODEQ1 6pQVEC/BANQUE [22] BASEVEC+BASEVEC,  $([1 \oplus VEC)/1(pBAVQUE)[2]$ [23] BASEMAT+BASEMAT, 20MAT [24] POSI+LIEVIRG [25] POSITION [26] +AVOR×1POSIOK=0 [27] BASEPIN1+BASEPIN1,LI,COLN [28] OR+ €ORI+LIEDERN [29] +ORIBAD×10=+/'1234'€ORI [30] BASEORI+BASEORI.OR [31] BASESPA+BASESPA,1 [32] +0 [33] ORIBAD: 'INCORRECT ORIENTATION AT LINE ';(127)[2] [34] +FIN [35] ERRNUM: 'INCORRECT CHIP IDENTIFICATION NUMBER AT LINE ';(I27)[2] [36] +FIN [37] AVOR: 'INCORRECT LOCATION AT LINE ':(127)[2] [38] FIN:G+I101 0 [39] ERREUR+1 V  $\nabla LIEDERN[]]\nabla$ **VMOT+LIEDERN** [1] MOT+10 [2] BOUC:CAR+CAR+1 [3] MOT+MOT, ORDRE[CAR] [4]  $+0 \times 1CAR = \rho ORDRE$ [5] +BOUC V  $\nabla LIEVIRG[]]\nabla$ **VMOT+LIEVIRG** [1] MOT+10 [2] +0×10RDRE[1]='e' [3] BOUC:CAR+CAR+1 [4]  $\rightarrow 0 \times 1 ORDRE[CAR] = '.'$ [5] **MOT+MOT**.ORDRE[CAR] [6] +BOUC V  $\nabla LK[]]\nabla$ VE+LK P;K;R;G

;

```
[1]
         \rightarrow FI \times 10 = pP + K + P \cdot E + 0pG + (pR) pppR + ((R \cdot R) = 1pR)/R + 1 + (K + P \cdot 0)
          ) + P
[2]
        AG: +NE \times 1 \sim \vee / K + R \in E + ((E \setminus E) = 1 \rho E) / E \cdot 0 \rho P + (1 + \rho E + (P \setminus 0) + P) +
          P
[3]
         +(E+10), (0 < \rho P, 0 \rho G + ((~K)/G), (\rho E) \rho G [(G \in K/G)/1 \rho G] + 1 + [/G]
           0\rho R+((\sim K)/R),E)\Phi FI.AG
[4]
       NE: +AG \times E + 10 < \rho P, 0\rho R + R, E, 0\rho G + G, (\rho E) \rho 1 + \int G
[5]
       FI: +FI \times 10 < \rho G + K/G, 0\rho R + K/R, 0\rho E + E, ((\sim K + G \neq 1 + G)/R), 0
          Δ
          \nabla LOCATE[]] \nabla
          VZ+Y LOCATE X
[1]
         Z+6=+/[1]Y=Q(\phi \rho Y)\rho X
          Ø
          VMAP[[]]V
         VXY+NUM MAP_NOM; I; MAT; Z; N; X; Y; DIST; NOMA; M; NOMB; IA; IB
M+2 2 4p1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0
[1]
[2]
         I+LISTNUM NUM
[3]
         +(I>\rho LISTNUM)/J4
[4]
         +(~^/'-
                           '=NOM)/J1
[5]
         XY+0 0
[6]
         +0
[7]
       J1:DECODE BANQUE[: 1+BASEVEC[[]]
[8]
         Z+MAT
[9]
         2+,2
         N+1+2
[10]
[11]
         X+1N
[12]
         X+1+BASESPA[I] \times X-1
[13]
         X+X, $X
[14]
         Y + (N p 1), N p 1 + 1 + 2
         XY+Y,[.5]X
[15]
[16]
         XY+1+M[;;BASEORI[I]]+.×<sup>-</sup>1+XY
[17]
         DIST+BASEPIN1[(2 \times I - 1) + 1 2]
[18]
         XY[1;]+XY[1;]+DIST[2]
[19]
         XY[2;]+XY[2;]+DIST[1]
[20]
         XY[1;]+1000-XY[1;]
[21]
         XY[2;]+1000-XY[2;]
[22]
         ACUMU
         NOMA+BANQUE[; 1+BASEVEC[I]+12×N]
[23]
[24]
         IA + (NOM \wedge . = NOMA) / 12 \times N
[25]
         +(0=\rho IA)/J2
[26]
         XY+,XY[;IA]
[27]
         +0
[28] J2:NOMB+q'I2,X4'a12×N
[29]
         NOMB + (' ' = NOMB[1;]) \oplus NOMB
[30]
         IB + (NOM \wedge . = NOMB) / 12 \times N
[31]
         +(0=\rho IB)/J3
[32]
         XY+,XY[;IB]
[33]
```

+0

[34] J3:'ERROR AT LINE **!** : PROVENANCE [35] 'CHIP NUMBER ':NUM . . [36] QBANQUE[; 3+BASEVEC[I]+1N+2] [37] [38] [39] 'PIN ',NOM [40] XY+0 0 [41] +0 [42] J4: 'ERROR AT LINE '; PROVENANCE [43] 'CHIP NUMBER ';NUM;' IS NOT DEFINED' [44] XY+0 0 Δ  $\nabla MIP[\Pi] \nabla$ VMIP; A; BANQUE; BASEVEC; BASEPIN1; BASEORI: LISTNUM: CODEG EO; PINGEO; BASESPA; NUM; M; I; S; Z; MAT; N; X; Y; Y; DIST; FE; XY M:XYH:XY A+ 10123456789ABCDEFG4IJKLMN0PQRSTUVWXYZ' [1] [2] FUNTIE FNUMS BON'FTIE 2 [3] [4] BANQUE+FREAD 2 8 [5] BASEVEC+FREAD 2 9 [6] BASEPIN1+FREAD 2 2 [7] BASEORI+FREAD 2 1 [8] A+(pLISTNUM+FREAD 2 5)pA [9] CODEGEO+FREAD 2 10 [10] PINGEO+FREAD 2 17 [11] BASESPA+FREAD 2 4 [12] NUM+1 M+2 2 4p1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 [13] [14] XYH+2 0p0 [15] XYM+2 0p0 [16] J1:I+NUM [17] S+A[NUM]5'SYM' [18] DECODE BANQUE[; 1+BASEVEC[I]] Z+MAT [19] [20] Z+,Z [21] N+1+2 [22] X+1N [23]  $X+1+BASESPA[I] \times X-1$ [24] X + (1 + X), -1 + X[25] X+X, \$X [26] Y1+(Np1) Y1+(1+Y1), 1+Y1 [27] [28] Y2+, Np1+1+Z [29] Y2+(1+Y2), 1+Y2 Y+Y1,Y2 [30] [31] XY + Y = [.5]X[32] XY+1+M[;;BASEORI[]]+.× 1+XY

[33]  $DIST + BASEPIN1[(2 \times I - 1) + 1 2]$ **XY[1;]+XY[1;]+**DIST[2] [34] [35] **XY[2;]+XY[2;]+**DIST[1] [36] XY[1;]+1000-XY[1;][37] XY[2;]+1000-XY[2;] X+XY[1;] [38] [39] **Y+XY**[2;] X+1+<sup>1</sup>+,X,[1.5]X Y+1+<sup>1</sup>+,Y,[1.5]Y [40] [41] [42] XY + X, [.5]Y[43] XYN+XYN XY [44] XYH+XYH,2 1+XY [45] NUM+NUM+1 [46]  $+(NUM \le \rho LISTNUM)/J1$ [47] S+215'MOD' S+'O'B'SYM' [48] [49] XYM FREPLACE 2 24 [50] XYH FREPLACE 2 25 V VNODIEY[]]V **VMODIFY NOM; I; B; CHIP; DIRECTORY; DIRECNUM; R; N** [1] FUNTIE FNUMS [2] 'BAN.65888'FSTIE 1 [3] DIRECTORY+FREAD 1 1 [4] DIRECNUM+FREAD 1 2 [5] NOM+Q1 6pNOM. [6] +L1×11=+/I+6=+/[2]DIRECTORY=(pDIRECTORY)pNOM 'CHIP ', (6p NOM), ' IS NOT IN THE BANK' [7] [8] +0 [9]  $L1:I+I/\iota(\rho DIRECTORY)[1]$ CHIP+FREAD 1, DIRECNUM[I] [10] [11]  $R+(\rho CHIP)[1]$ [12] N+1 [13] L2: B+DEM CHIP[N;], ' CHANGED FOR: ' [14]  $+(0=\rho B)/REC$ [15] CHIP[N:]+6p8.' [16]  $REC:+((N+N+1)\leq R)/L2$ [17] CHIP FREPLACE 1, DIRECNUM[I] [18] DIRECTORY[I;]+CHIP[1;] DIRECTORY FREPLACE 1 1 [19] [20] FUNTIE FNUMS VPAD[]]V **▼SO+PAD** SI; UP; UA; UC [1] [2] A PLACE DES BLANCS AUTOUR DES SYMBOLES-TYPE [3] [4]  $UP+SIe^{+}:U=.a\omega^{+}$ 

```
[5]
      UA+(1+2\times \rho UP)\rho 0 1
[6]
      UP+UA\UP
[7]
      SI+UA\SI
      UC + v/1 = 0 10UP, UA, [1.5]UP
[8]
[9]
       SI+UC/SI
[10]
      S0+SI
        Δ
        \nabla PIT[]]\nabla
        VPIT: D: XYM: XYH
[1]
       FUNTIE 2
[2]
       'BON'ESTIE 2
[3]
       XYM+FREAD 2 24
[4]
      XY4+FREAD 2 25
[5]
       S+15'CTY'
      D+(D\times L/36\ 24*D+|-/D)B'ERS', Op(, D+Q2\ 2p(L/XYM), [/XYM))
[6]
        S'SCL'
[7]
       S+315 MOD'
[8]
      Q+XYM
[9]
      S+215 MOD'
[10]
      N+XYH
        V
        VPOSITION[]]V
        VPOSITION;COL;G;DESCA;DESCB;DESCC;DESCD;DESCE
[1]
      POSIOK+0
[2]
      +AVORTE×1(pPOSI)>4
[3]
      COL+POSI[1 2]
[4]
      +AVORTE \times i((\rho COL, 1) \neq 3)
[5]
      PAT1+*ABCDEEGHJKLMNPRSTUWX*
[6]
      DESCA+6, SECT, 20
[7]
      DESCB+24 9,4-COL[1]='X'
[8]
      +AVORTE×1(\sim COL[1] \in PAT1 + DESCA[TYPE] + PAT1) \vee \sim COL[2] \in PAT
        2+DESCB[TYPE]+'ABCDEFGHJIKLMNOPQRSTUVWX'
      +AVORTE×1(COL[1]='A')^(COL[2]='A')^TYPF=3
[9]
[10]
      G+I101, ERROR
[11]
      DESCE+0 34 30
[12]
      DESCC+84 50 48
[13]
      DESCD+24 27 6
[14]
       LI+(LI1+ePOSI[3 4])+DESCE[TYPE]
[15] LIGNEOK:G+I101 0
[16]
      +AVORTE×1(LI<1)VLI1>DESCC[TYPE]
       RO+pPAT1
[17]
[18] ICI:COLN+DESCD[TYPE]×(PAT1eROpCOL[1])/(\RO)-1
[19]
       +ICI+2×TYPE
[20]
      COLN+COLN+(('ABCDEFGHIJKLMNOPQRSTUVWX'E24pCOL[2])/12
        4)
[21]
      +J082
      COLN+(COLN-2)+3\times(*ABCDEFGHJ*e9pCOL[2])/19
[22]
[23]
      +3082
```

```
4
```

 $[24] COLN+COLN+('ABCD' \in 4pCOL[2])/14$ [25] JOB2: POSIOK+1 [26] AVORTE:+0 [27] ERROR: G+1101, ERROR2  $LI+(LI1+\epsilon POSI[3])+DESCE[TYPE]$ [28] +LIGNEOK [29] [30] ERROR2:+0 Δ VREAD[]]V VR+READ A [1] R+5 0p10 €(A/A=0)/'A+1 1+1+FLIM 2' [2] [3] A+(A<1+FLIM 2)/A[4]  $ON: + 0 \times 10 = 0.4$ [5] R+R, [2] FREAD 2, 1pA [6] +0N, pA+1+A Π VREAD1[]]V VR+READ1 A [1] R+2 0p10 e(A/A=0)/'A+1 1+1+FLIM 2' [2] A+(A<1+FLIM 2)/A [3] [4]  $0N:+0\times 10=04$ [5] R+R,[2] FREAD 2,10A +0N, pA+1+A [6] σ  $\nabla REGU[\Pi] \nabla$ **▼**SO+REGU SI;UP;UB;UC [1] . A ENLEVE LES BLANCS AUTOUR DES SYMBOLES-TYPE [2] [3] . UB+ \* \* = SI [4]  $UP+SIe^{+}: u=, \alpha\omega^{+}$ [5]  $UC+\sim(UB\wedge1\varphi UP)\vee UB\wedge^{-}1\varphi UP$ [6] [7] SO+UC/SI V VREGULARISE[[]]V **VSO+REGULARISE** SI; UP; UB; UC [1] [2] A PLACE UN BLANC DEVANT LA CHAINE SI [3] [4] SI+' ',SI [5] A TROUVE LA POSITION DES BLANCS DANS LA CHAINE SI [6] [7] UB+' '=SI [8] [9] A LIMITE LA SUITE DE BLANCS CONSECUTIES DANS SI A UN [10]

[11] [12]  $UC + \sim UB \wedge 1 \Phi UB$ [13] SI+UC/SI [14] PLACE UN BLANC APRES LA CHAINE SI [15] [16] SI+SI.' ' [17] [18] A TROUVE LA POSITION DES BLANCS DANS LA CHAINE SI [19] [20] UB+! = SI[21] [22] [23] TROUVE LA POSITION DES SYMBOLE-TYPE DANS LA CHAINE SI [24] .  $UP+SIe^{+}:u=,a\omega^{+}$ [25] [26] [27] R ENLEVE LES BLANCS QUI ENCADRENT LES SIMBOLES-TIPE DANS LA CHAINE SI [28]  $UC+\sim(UB\wedge1\varphi UP)\vee UB\wedge\overline{1}\varphi UP$ [29] [30] SI+UC/SI [31] SO+SIV VSBCBOARD[□]V **▼SBCBOARD** [1] W'MBVCC+V0 V2 V4 V6 V8 V10 V12 V14 V16 V18 V20 V22 V 24 V26 V28 V30 V32 V34 V36 V38 V40 V42 V44 V46 V48" [2] W'MBVCCA+V48A V46A V444 V424 V40A V384 V36A V344 V32 A V30A V28A V26A V24A V22A V20A V18A V16A V144 V12A V104 V8A V64 V4A V2A V0A [3] W'MBGR+G1 G3 G5 G7 G9 G11 G13 G15 G17 G19 G21 G23 G2 5 G27 G29 G31 G33 G35 G37 G39 G41 G43 G45 G47' [4] W'MBGRA+G47A G45A G434 G41A G39A G37A G35A G33A G31A G29A G27A G25A G23A G21A G19A G17A G15A G13A 711A G9 A GTA G5A G3A G1A' [5] W'VCC=211 MBVCC MBVCCA,212 MBVCC MBVCCA,213 MBVCC MB VCCA.214 MBVCC MBVCCA' W'GND=201 MBGR MBGRA,202 MBGR MBGRA,203 MBGR MBGRA,2 [6] 04 MBGR MBGRA, 205 MBGR MBGRA' **∇**SBC905[[]]▼ **VSBC905** [1] LISTNUM+LISTNUM, (200+15), (210+14), 220+13 [2] BASEVEC+BASEVEC,1+(5pBANQUE FIND'CONGR '),(4pBANQUE FIND'CONVCC'), (BANQUE FIND'CON100'), BANQUE FIND'CON6 0 ' [3] BASEVEC+BASEVEC.1+BANQUE FIND'CON86 '

٤	4	]	B	A	Si	5 E	Γ	N	1	+,	B	4.5	SE	P	I/	V 1	ι,	3	1		5	. 5	5	3	1		29	Э.	5		31		5	з.	5		3	1	7	7	•	5	3	1	
				1	0	1.	5	)	3	0		1 1		5	;	3 (	)	3	5	•	5	3	3 0	)	7	1.	. 5	5	3	0	g	5	•	5	2	6		84	ŀ	8	4	8	13		25
				8	4	ų		7	5																																				
E	5	]	В	A	SI	50	R	I	+	B	A.	SE	:0	R	Ι	. (	ġ	0	1	)	. 1	4.	. 2	b	2																				
_	6	-										SE															1.	. 5	56																
	7																														12	)	_	5(	)	2		3(	)	2		<b>u</b> 3	2	2	
	•	2		4				-		-	•••				-	•		. •		•	•			. ,	•	•			. •			. ,	•	•		•				•				•	
				-	S	~ r		1	T																																				
											D	; /		ม		τ.	:	<b>.</b>	n		c	. 1		7		v																			
r	1	7																									•		. n		0	-	4		<b>,</b>										
_																											1 1	rρ	12	•	0		1	ΨZ	-										
_	2	-										21																						<b>.</b> .		~		~ .			,	~			
L	3	1													t	<b>,</b> t		۱,	2		0	<b>t</b> /	4	- 1	L	;		10	Z	-	N)	+	•	Р.	),	2		01	t t	*	(	0	1	, <b>x</b>	ρ
_		_										) +			_					_		_				_			_		_	_		_		_									
-	4		DI																															1	L +	·L·	+	L	. 2	-	M				
	5																														ρ1														
Ľ	6	]	NE										٠L	-	N	+1	1)	) I	'Y	(	2	• •	54	!)	ρ	Ι	נ	2]	۱,	J	[4	<b>!+</b>	4	+,	10	1	]	Q,	• (	<b>]+</b>	(	18	2[	;	Ι
					)																																								
Ľ	7	]	+	•(	(	71	L =	W	)	,	Z	= /	1+	M	+,	Ľ	< %	12		1	)	/1	21		0	Т																			
۵	8	]	+	N	E	, (	Çρ	I	+	,	I	),	, ρ	J	+	, د	Q (	I	+	(	2	ρĮ	C)	ρ	M	+	ιł	K)	) -	K	+l	. (	Z	- 1	L 4	ρ	V	) (	. Z	;+	3	+i	/+		Q
				+	1																																								
E	9	]	OT	':	K	+ (	ρ	V	+	Q	(	(.	. 5	×	×	/ ‹	٥V	<b>'</b> )		2	)	p١	1)		ρ	T.	+7	Γ.	. C	1	]1	+	1	()	1	0	<	V)	)/	ľ	1	][	/+	. (	(
												2																																	
				V			-			Ċ					•				-			-				•		•																	
				V	S	<u>, </u>	N	B	E	۲I	Π	]7	7																																
					Ŝ					_	-	-																																	
٢	1	٦			-						T	51	" N	Π.	M		. (	ð	• (	s	EI	<u>,</u>	r .	4	)	۵	۰ı	4)	) +	(	4.	S	E	C 1	r )	0	2	00	) 4	- 1	n	XI	S	E	C
		-	~	T						-	•	-		Ŭ							~ .			, .	'	-	•	•		Ì	••	Ŭ		• •			-			-	Ŭ		. ~		•
٢	2	٦	R	_		F L	/ R	'n	+	R	٨	SE	7 V	F	r		14	. (	1	2	¥	51	77	• 7	n	0	R.	a 3	10	77	Ē	F	τ	NI	<b>,</b> ,	C	n	N	) A	:	,	Y	1	2	×
-	~	2										QU													'	μ.		31.14	. 4	Ő		Ľ	1			0	<i>.</i>			, ,				2	~
r	3	٦			S			μ	0	~		<b>W</b> U	10		<b>C</b> .	LI	• I.	<i>,</i>		U	/•	v c	,																						
	4		-			-	77				D		7 E	תי	T	a7 -		71	,																										
												AS or								17	~	m		. 、					4		4														
	5											SE																																	
	6																														EC							~							
L	7	J	5			5.1	1 A	17	+	B	A	58	5 4	A	T	•		. 4	×	S	51	51	r)	ρ	1	3		1)	•	l	4>	s	Ľ	01	<i>r</i> )	p	1	2	e	)					
				7		_					_				-																														
												A K			IJ	1/	7																												
_		_			_				_	_	-	A E									_	_	_				_	_																	
	1																														VS														
_	2	-			_				-				-	_			-		;4		G	5	C	76		G	7	C	78		GS	)	G	1(	)	G	1	1	0	71	2	1			
2	3	נ										EC																																	
٢	4	]	W	•	V	CC	7=	: 2	6	3		Bl	JS	V	C	С.	. 2	26	;4		B	US	5 V	C	C																				
٦	5	]	W	•	G	NI	)=	: 2	6	3		Βl	JS	G	N	D	, 2	56	;4		B	Ū.	51	7N	D	•																			
1	6	]	W	•	V	C	7=	: 2	5	3		Bl	7S	V	С	С	. 4	2 5	;4		B	US	5 V	C	C																				
	7			-	G							Bl												? N		-																			
_	8	-			V							Bl												'C																					
	9				Ġ							Bl												7 N																					
		٥J			V							Bl	15	v	C	Ċ		23	L LL					C																					
		11			G							Bl												: N																					

ļ

WIVCC=223 BUSVCC,224 BUSVCC! [12] [13] W'GND=223 BUSGND,224 BUSGND! [14] W'VCC=213 BUSVCC,214 BUSVCC' [15] W'GND=213 BUSGND,214 BUSGND' Δ  $\nabla STAGE[[]] \nabla$ **VSTAGE** ARGU; LIGNE FUNTIE FNUMS [1] [2] BON'FTIE 2 [3] A [4] **R-----INITIATION DES PARAMETRES.** [5] STAGE00 [6] 8 **R-----CLASSIFICATION EN CATEGORIES(STRINGS).** [7] [8] STAGE01 [9] R [10] **A----REGULARIZATION DES STRINGS.** [11] STAGE02 [12] A [13] **R-----SUBTITUTION** DES MACROS. [14] STAGE03 [15] R [16] R-----COMPILATION ET IDENTIFICATION [17] A-----DES COORDONNEES POUR CHAQUE CATEGORIE. [18] STAGE04 [19] **A-----COMPILATION DES LIENS ENTRE COORDONNEES.** [20] [21] ■ STAGE05 FUNTIE 2 [22] V VSTAGE00[□]V VSTAGE00; STRING1; STRING2; STRING3; STRING4; STRING5; STR INGS **A-----INITIATION DES PARAMETRES.** [1] [2] LIGNE+0 [3] STRING1+10 [4] STRING2+10 [5] STRING3+10 [6] STRING4+10 [7] STRING5+10 [8] STRING6+10 STRING1 FREPLACE 2 11 [9] [10] STRING2 FREPLACE 2 12 [11] STRINGS FREPLACE 2 13 [12] STRING4 FREPLACE 2 14 STRINGS FREPLACE 2 15 [13] STRING6 FREPLACE 2 16 [14]

V

and a second second

and the state of the second second second

a an

And And I have been been been

<u>ب</u>

	VSTAGE01[[]]V
	VSTAGE01; STRING1; STRING2; STRING3; STRING3; STRING4; STR
	ING5; STRING6; SECT; TYPE
[1]	STRING1+FREAD 2 11
[2]	STRING2+FREAD 2 12
	STRING3+FREAD 2 13
[4]	STRING4+FREAD 2 14
[5]	STRING5+FREAD 2 15
[6]	STRING5+FREAD 2 15 STRING6+FREAD 2 16 SECT+FREAD 2 18
[7]	SECT+FREAD 2 18
[8]	¢ ARGU
[9]	+((TYPE+FREAD 2 22)=1)/ST2
	+(TYPE=3)/ST1
	SCANBEBOARD
	+ST2
	ST1:SBCBOARD
	ST2:STRING1 FREPLACE 2 11
	STRING2 FREPLACE 2 12
	STRING3 FREPLACE 2 13
	STRING4 FREPLACE 2 14
	STRINGS FREPLACE 2 15
	STRING6 FREPLACE 2 16
	V
	VSTAGE02[[]]V
	VSTAGE02;STRING1;STRING2;STRING3;STRING4;STRING5;STR
	ING6
[1]	STRING1+FREAD 2 11
[2]	STRING2+FREAD 2 12
[3]	STRING3+FREAD 2 13
Ē4Ĵ	STRING4+FREAD 2 14
L V J	STRING5+FREAD 2 15
[6]	STRING6+FREAD 2 16
[6]	STRING6+FREAD 2 16
[6] [7]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1
[6] [7]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1
[6] [7] [8] [9]	STRING6+FREAD 2 16
[6] [7] [8] [9] [10]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3
[6] [7] [8] [9] [10] [11]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4
[6] [7] [8] [9] [10] [11] [12]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5 STRING6+REGULARISE STRING6
[6] [7] [8] [9] [10] [11] [12] [13]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5
[6] [7] [8] [9] [10] [11] [12] [13] [14]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5 STRING6+REGULARISE STRING6 STRING1 FREPLACE 2 11
[6] [7] [8] [9] [10] [11] [12] [13] [14] [15]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5 STRING6+REGULARISE STRING6 STRING1 FREPLACE 2 11 STRING2 FREPLACE 2 12
[6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5 STRING6+REGULARISE STRING6 STRING1 FREPLACE 2 11 STRING2 FREPLACE 2 12 STRING3 FREPLACE 2 13 STRING4 FREPLACE 2 14 STRING5 FREPLACE 2 15
[6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5 STRING6+REGULARISE STRING6 STRING1 FREPLACE 2 11 STRING2 FREPLACE 2 12 STRING3 FREPLACE 2 13 STRING4 FREPLACE 2 14 STRING5 FREPLACE 2 15
[6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING5 STRING6+REGULARISE STRING6 STRING1 FREPLACE 2 11 STRING2 FREPLACE 2 12 STRING3 FREPLACE 2 13 STRING4 FREPLACE 2 14 STRING5 FREPLACE 2 15
[6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING6 STRING6+REGULARISE STRING6 STRING2 FREPLACE 2 11 STRING2 FREPLACE 2 12 STRING3 FREPLACE 2 13 STRING4 FREPLACE 2 14 STRING5 FREPLACE 2 15 STRING6 FREPLACE 2 16 V VSTAGE03[]]V
[6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]	STRING6+FREAD 2 16 STRING1+REGULARISE STRING1 STRING2+REGULARISE STRING2 STRING3+REGULARISE STRING3 STRING4+REGULARISE STRING4 STRING5+REGULARISE STRING6 STRING6+REGULARISE STRING6 STRING2 FREPLACE 2 11 STRING3 FREPLACE 2 12 STRING3 FREPLACE 2 13 STRING5 FREPLACE 2 14 STRING5 FREPLACE 2 15 STRING6 FREPLACE 2 16 V

STRING1+FREAD 2 11 ſ1] [2] STRING2+FREAD 2 12 [3] STRING3+FREAD 2 13 [4] STRING4+FREAD 2 14 [5] STRING5+FREAD 2 15 [6] STRING6+FREAD 2 16 [7] STRING2+STRING1 SUBSTITUE STRING2 STRING3+STRING1 SUBSTITUE STRING3 [8] STRING4+STRING1 SUBSTITUE STRING4 [9] [10] STRING5+STRING1 SUBSTITUE STRING5 [11] STRING6+STRING1 SUBSTITUE STRING6 [12] STRING2 FREPLACE 2 12 [13] STRING3 FREPLACE 2 13 [14] STRING4 FREPLACE 2 14 [15] STRINGS FREPLACE 2 15 [16] STRING6 FREPLACE 2 16 σ  $\nabla STAGE04[]]\nabla$ VSTAGE04; BANQUE; BASEVEC; BASEPIN1; BASEORI; LISTNUM; COD EGEO; PINGEO; SET; SETD; CLASSED; XYM; BASESPA; SETL; FE [1] FUNTIE FNUMS [2] BON'FTIE 2 [3] [4] BANQUE CONTIENT DES DESCRIPTIONS DE CHIPS [5] [6] BANQUE+FREAD 2 8 [7] ■ BASEVEC INDIQUE LA POSITION D'UN CHIP DANS BANQUE [8] [9] [10] BASEVEC+FREAD 2 9 [11] A [12] A BASEPIN1 DONNE LA COORDONNEE DE LA PREMIERE PIN [13] [14] BASEPIN1+FREAD 2 2 [15] [16] ■ BASFORI DONNE L'ORIANTATION DU CHIP [17] [18] BASEORI+FREAD 2 1 [19] [20] A LISTNUM DONNE LA LISTE DES NUMEROS DES CHIPS [21] LISTNUM+FREAD 2 5 [22] [23] CODEGEO+FREAD 2 10 PINGEO+FREAD 2 17 [24] [25] BASESPA+FREAD 2 4 [26] SST+1[27] SETD+10 [28] CLASSED+6 0p"

š

÷.,

ŀ

[29] [30] A LES COLONNES 1 ET 2 DE XYM SONT LES COORDONNEES [31] ■ LA COLONNE 3 INDIQUE LE TYPE D'ENONCE ■ LA COLONNE 4 INDIQUE LA GANG [32] A LA COLONNE 5 INDIQUE LA PROVENANCE [33] [34] [35] XYM+5 000 [36] FE+100 CUNUL6 [37] [38] CUMUL2 [39] ACUMUL3 [40] CUMUL4 CUMUL5 [41] [42] R CUMULT [43] FIN:XYM FREPLACE 2.FE+1 Δ **VSTART[**]]**V** VSTART; BANKBASE; BANQUE; BASEORI; BASEPIN1; BASEMAT; BASE SPA: LISTNUM: BASEVEC: DIRECTORY: DIRECNUM [1] START1 VSTART1[[]]V VSTART1;N;CAR;COLN;ERREUR;LI;LI1:MAT;ORDRE;PAT1;PAT2 : POSI: POSIOK: RO: SECT: TYPE: VEC: B: H: Y1: Y2 [1] FUNTIE FNUMS [2] 'BAN.65888'FSTIE 1 [3] BON'FTIE 2 FDROP 2 400 [4] DIRECTORY+FREAD 1 1 [5] [6] DIRECNUM+FREAD 1 2 [7] FHOLD 1 [8] LISTNUM+BASESPA+BASEVEC+BASEPIN1+BASEORI+BASEMAT+10 [9] SECT+ERREUR+0 **'TYPE OF BOARD?'** [10] 'MATRIX:1' [11] 'SCANBE:2' [12] [13] 'SBC-905:3' [14] TYPEDEM: TYPE+ cDEM'TYPE?' [15] +TYPEDEM×11≠+/TYPE=13 TYPE FREPLACE 2 22 [16] Ľ17] +NEXT×\TYPE≠2 [18] SECDEM: SECT+ CDEM'NUMBER OF SECTIONS? [19] +SECDEM×11≠/SECT=16 [20] SECT FREPLACE 2 18 [21] NEXT: 'NAME OF THE LOCATION PROGRAM: ' [22] BANQUE+6 1p' +(TYPE=1 2 3)/MATR, SCAN, SBC [23] [24] SCAN: BANQUE+Q(FREAD 1 3)[154:]

And a strange of the

[25] SCANBE [26] +MATR [27] SBC: BANQUE+@FREAD 1 3 [28] *SBC*905 [29] MATR:∈ [30]  $+0 \times 1 ERREUR = 1$ NO ERROR IN THE LOCATION PROGRAM [31] **BASEORI FREPLACE 2 1** [32] [33] BASEPIN1 FREPLACE 2 2 [34] BASEMAT FREPLACE 2 3 BASESPA FREPLACE 2 4 [35] LISTNUM FREPLACE 2 5 [36] [37] BANQUE FREPLACE 2 8 BASEVEC FREPLACE 2 9 [38] [39] CODEGEO FREPLACE 2 10 [40] PINGEO FREPLACE 2 17 **'NAME OF THE DEFINITION PROGRAM:'** [41] [42] STAGE MIP [43] 'NO ERROR IN THE DEFINITION PROGRAM' [44] . . [45] [46] 'TO OBTAIN A DRAWING OF THE BOARD, TYPE ''BOARD'' .' 'THE CIRCUIT LAYOUT CALCULATION IS OBTAINED BY:' [47] ')LOAD WRAP2 .AND EXECUTING ''START''' [48] [49] FUNTIE FNUMS V VSUBSTITUE[]]V VSO+STRING1 SUBSTITUE SI;TEXT;RES;M;N3;I;U;N1;N2 [1] A [2] A PLACE DES BLANCS AUTOUR DES SYMBOLES-TYPE [3] [4] SI+PAD SI [5] J3:50+10STRING1+'a'FP STRING1 [6] STRING1+'w'FP STRING1 [7] [8] TEXT+RES [9] TEXT+'+'FP TEXT [10] M+RES M+1 1, M, 1 1 [11] [12] N3+pM I+-1+1N3 [13] [14] J2:U+∧≠IΦM•.=SI [15] N1+oU [16] N2+U11 [17] +(N2>N1)/J1[18]  $SO+SO_(N2+SI)_TEXT$ [19] SI+(<sup>-</sup>2+N2+N3)+SI [20] +J2

-

[21] J1:S0+S0,SI [22] +(2≥pSTRING1)/J4 [23] SI+S0[24] +J3 [25] [26] A ENLEVE LES BLANCS AUTOUR DES SYMBOLES-TYPE [27] [28] J4:SO+REGU SO Δ VW[[]]V **VW** STRING;N [1] LIGNE+LIGNE+1 [2] N+CATEGORIE STRING [3] +(N=0 1 2 3 4 5 6 7)/J0, J1, J2, J3, J4, J5, J6, J7 [4] [5] **R----ERREUR:CATEGORIE INEXISTANTE.** [6] [7] JO: 'SYNTAX ERROR IN STATEMENT ': LIGNE [8] 'UNDEFINED STATEMENT' [9] +0 **A**----MACRO(+) [10] [11] . [12] J1:STRING1+STRING1, ('I4'aLIGNE), 'a', STRING, 'w' [13] +0 [14] n-----CLASSES LIBRE(:) [15] . [16] J2:STRING2+STRING2,('I4'aLIGNE),'a',STRING,'w' [17] +0 [18] n-----CLASSES FERMES(u:) [19] [20] J3:STRING3+STRING3,('I''aLIGNE),'a',STRING,'w' [21] +0 [22] **A----**CHEMIN LIBRES(,) [23] [24] J4:STRING4+STRING4, ('I4'aLIGNE), 'a', STRING, 'w' [25] +0 [26] R-----CHEMINS FERMES(U,) [27] [28] J5:STRING5+STRING5,('I4'aLIGNE),'a',STRING,'w' [29] +0 [30]  $\blacksquare = = = = = = = = BORNES(=)$ [31] [32] J6:STRING6+STRING6, ('I4'aLIGNE), 'a', STRING, 'w' [33] +0 [34] *n*-----LIGNE DE COMMENTAIRES [35] . [36] J7:+0 V

	)WSID					
WRAP2						
	) ENS					
<u>0</u> 0	CONV		FIL	FLIM	FREAD	FREPLACE
FSTIE		LAY	LK	OPC	PLOT	READ RP
SC	START	TABLE	ΤY	WIREWRA	P	<u>C</u> A
CAL	VUADO					
FA	)VARS IA	KA	NA			
<u>r</u> 4		74	<u>1</u> 4			
	$\nabla R + CO$ A					
[1]	R+-/C+(0)	1+C).2.1	►A			
<b>C</b> = 3	▼					
	VCONV[]]	▼				
	VM+W CON	V P				
[1]	V+(2,p₽)p	1+(W P),	( <i>P</i> + <i>P</i> -1)+	W		
	▼					
	VDIAG[[]]					
	VDIAG Q;				0. 1. 7. 1	••
[1]	Op + LINE					
[2]		pX+(pA)+/ 10)+X)/Z≺		<b?)\.< th=""><th>a, oba+v</th><th>?P(~Q+~(R+Q</th></b?)\.<>	a, oba+v	?P(~Q+~(R+Q
	$\nabla$	10/78//24				
	VFIL[[]]V					
	$\nabla R + FIL A$					
[1]	G FREPLAC					
[2]	G+0 4pR+1	-				
	V					
	VLAY[[]]V					
			N; D; H; I;			
[1]	X+ ABCDEF					
[2]				, Ορ(, D+Q	$2^{2}\rho(1/3)$	5),[/ <i>S</i> + (50
[ 2 ]		W)/W)[]'S(		0.04460	1 4 4 1 4 1 2	(,1 0+₩)11
[3]	+pN+2 Op		Ø,2 Up <i>n</i> +1	• <b>UPW+</b> (U	1400+(2.	,(,1 U+W/11
[4]			V+2 00G+1	004+(0)	(a) + W = 2	)pN+(2,Q)+₩
[5]	0V:+0N×1(p	• • •	•			
2.03	▼			p		
	<i>▼∠K</i> []]▼					
	VE+LK P;					
[1]	+FI×10=pP					
[2]	AG:+NE×1~V					
[3]				,(pE)pG[	(G <b>e</b> K/G)/	/1p7]+1+[/G
<b>5</b> 7		(K)/R), E)		0 ( - 1) - 0	. 5 / 0	
[4]	NE:+AG×E+1					(R) 0
[5]	<i>FI:→FI×</i> 10< ∇	ha.v.v.a.n	μπ <del>τ</del> κ/π,0p	5-0,((~/		/n/•U
	▼ <i>0PC</i> []]▼	,				
			N; NB; S; O;	ID:K:A:G	;	

```
[1]
        A+300,0pG+0 4pO+2 1p([/ 1 0+5),L/1 0+5+20×5+&5+(2×(1
         +pS),1)pS+FREAD 2 150
        G+G,[1]0 69,D+-CO C+O,0,2 0pI+p0pBN+(FREAD 2 151)[1]
[2]
      NE: K \leftarrow (0=20|I+I+1)/G \leftarrow G, [1]0 59, D \leftarrow -CO 0'
[3]
[4]
       K \leftarrow (BN \neq NB + (PREAD \ 2 \ 151)[I]) / G \leftarrow G.[1]I.59.2pp0p3N + NB'
[5]
       K+(pG+G,[1]I,68,D+-CO S+0 1+S),pG+G,[1]I,BN,-CO S
[6]
       +NE×1~F. \epsilon((F+0=1+pS+0\ 1+S)v0=100|I)/*FIL\ A+A+1*
         V
         VPLOT[]]V
         VG+PLOT A
        +0×1G+Y, €Y/'0p50 SC A'
[1]
[2]
        0+A,2 0p(1+X)0'SYM',0p210'MOD'
[3]
       0+-A,2 0p'0'5'SYM'
[4]
        0+50 SC A,2 0pG+310'MOD'
[5]
        €Z/'Z+[],0p[+''0 OU 1'''
         V
         \nabla READ[]]\nabla
         VR+READ A; B; I; J
[1]
        R + 0 \circ J + I + 1
        €( ∧ / A=0) / ' A+1 1+1+FLIM 2'
[2]
        A+(A<1+FLIM 2)/A
[3]
       BK: R+R, (B+(-2+5, \rho B) \rho B+FREAD 2, A[J])[I;]
[4]
[5]
        +BK \times 1(\rho A) \ge J + J + 1
[6]
        R FREPLACE 2,49+I
[7]
        +BK \times 15 \geq I + I + J + 1 + 0R + 10
[8]
        R+10
         Δ
         VRP[[]]V
         VR+PP X
[1]
        R+((X \cup X) = \cup \rho X)/X
         V
         VSC[]]V
         ▼V+L SC P;M;W;I;J;Q;G;K;Z
[1]
        +OT \times (V/Z=2, 1+N+1+pV+N, 2 0pZ+1+pP+0 1+P
[2]
        +DI \times 12 = L + \int 2 + \int 2 + L + M + W + \rho 0 \rho G + . H
[3]
        P+P[1 2;], 2 0 pV+P[3;], V, 2 0 pP+P[; | 2+, P], 3 0 pP+P[; |
         Z+Z+,P],3 OpP+P,[1],2
[4]
       DI: J+M+\epsilon(14\times W)\rho', ((W-J+J-1)\rho J)', 0\rho J+W+[1+L+L]Z-M
[5]
        J+Q/J, 0\rho I+(Q+(P[1;J]>0)) \vee P[2;I]>0)/I+M+\epsilon(17\times W)\rho',((1+
         W-I)+1I+I), 0pI+0
[6]
       NB:V+(|W)TY(2,pQ)pI[Q],J[Q+\downarrow+/[1]Q\timesQ+(|P[;I])-|P[;J]]
[7]
        +(([1=W), Z=M+M+L\times W\neq [1)/DI, OT
[8]
        +NE, (\rho I + I), \rho J + Q(I + (2\rho K) \rho M + IK) - K + L(2 - 1 + \rho V) L + 3 + W + -Q
         +1
[9]
       OT: K+(pV+Q((.5××/pV),2)pV),pT+T,[1]V+|(v/0<V)/[1]V+((
         Z=1, 4)p3 2 1QP[:V, (2.0=1+pV)p12]
         VSTART[]]V
         ▼START;A
```

[1] +1×1~(A+[],0p[]+'TERMINAL? (2=4015; 3=4652)') €2 3 [2] A+A5'GDV' [3] FUNTIE 2 [4] **'BON'FSTIE** 2 [5] (WIREWRAP READ(100+110)) FREPLACE 2 20 [6] FUNTIE 2 [7] 'COMPLETED' [8] 'TO OBTAIN CHIP DRAWINGS AND A LIST OF UNUSED PINS. TYPE: ' [9] ')LOAD WRAP3' [10] **'AND EXECUTE: SETDRAWING'** Δ  $\nabla TABLE[]]\nabla$  $\nabla R + TABLE T; D; B; Q; C; N$ [1]  $T + (2 \times (T[;1]) \times T[;3]) \times (T[;1] = T[;3]) \wedge T[;2] < T[;4]) \phi T$ [2]  $Q+D=D+[4.5+((D\times D+-/T[;2 4])+D\times D+-/T[;1 3])*.5$ [3]  $C+B+(1++, B<[D]+B+9 11, (10+2\times145), 100+3\times132$ [4]  $BK: +BK \times 10 < \rho B + (\rho 1 \rho Q + Q + D > 1 + B) + B$ [5] D+10[6]  $(1010 \ 8TQ+Q[B+AQ])FREPLACE 2 \ 151$ [7] T[B;]FREPLACE 2 150[8] T+10 [9] 0p[+(18+'NUMBER'),(18+'BIN'),'LENGTH' 0p□+\$(3,pB)pB,(10±0 8TN),2+.1×C[N+-1+D/Q],0pB+1+B--1 [10]  $\phi B + (D + B = Q_1Q) / B + 1 p Q + Q_0$ Δ  $\nabla T Y [ \Box ] \nabla$ VR+W TY Q;E;K;L;S;Y [1]  $K + \epsilon K / R + V$ ,  $\epsilon (S + -K + (Y + 0) \neq 1 + \rho V) / Op Q + (1 = \rho R + 2 + 1 + Q) + Q$ [2]  $LP: \rightarrow 0 \times i(\vee/0 \in E), 0 p Q \leftarrow (1 = p E \leftarrow 2 \quad 1 + Q) \leftarrow (Q', (\vee/Y)/' \leftarrow (\sim \vee/[1]Q)$  $\epsilon Y/E)/Q'$ [3]  $+LP \times (V/(Y+3=(\rho K),\rho L),(K+(V/[1]R \in 1+, B)/G) \in L+(V/[1]R \in 1+)$ +\_E)/G [4]  $+LP \times W > S + S + p \cdot 1p G + G \cdot \epsilon (13 \times 0 = p K + K \cdot L) + G [(G \cdot K) / 1p G] + 1 + [/G]$  $0 \rho R + R \cdot E'$ **VWIREWRAP**[□]▼ VR+WIREWRAP Z;X;P;W;V;U;B;C;N;I;E;J;S;K;F;A;D;L;G;Q; T:Y[1] V+0pX+FREAD 2 53,0pP+( 1\*D+6=2+FREAD 2 52)×R+X+(W+[/ X+FREAD 2 50)×-1+FREAD 2 51 [2]  $X + | X, OpC + U/X, OpB + (U + (5=Z) \vee 6=Z)/P, OpA + | D/P, OpL +, FREAD$ 2 54 [3]  $ON: +ON \times 10 < pX + Z/X, 0pP + Z/P, 0pV + V, ((~2+X \neq 1+X)/P), 0$ [4]  $DIAG[]+F+2 \quad OpT+' \quad COMPLETED', \ ]+OpV+(\ 1+V \in A) \times V+LK|V$ [5]  $NE:+KP\times 10=V/(0pS+\times E), J+(|E+]1+(I+V10)+V)\in |B,0pN+2|1p0$ [6]  $S+\times E+(((|E)||E)=|pE|/E+(RP|A+(A/B)[K]),((\sim J)/E),0pX+$  $X[K+ \downarrow X+ (A+(|B) \in |J/E)/C]$ 

)¥SID WRAP3 ) FNS ESSAI ESSAIG FAPPEND CUEILLE DEM DESSIN1 DRAW ECREATE EDROP FERASE FHOLD FLIM FNAMES ECNUM FNUMS FRDCIA FRDCIDT FREAD FREEPIN FREPLACE PLANTE POTS FSDROP FSTIE FTIE FUNTIE POT1 TRAITE POUSSE PRAR SETDRAWING CA CAL )VARS COARB ЧA STOP TYPE IA KA FA VCUEILLE[]]V VCUEILLE:N:R R+FREAD 2 21 [1] [2]  $R+R+(1+pRACINE)\times R=0$ [3] RACINE+FREAD 2 7 RACINE+RACINE,[1]1 300 [4] [5] RACINE+RACINE, ((1+pRACINE), 9)p0 [6] N+0  $BOUC:+BOUC \times (N \neq 1 + pR) \times 1 + pOpRACINE[R[N;1];3+19]+, RACINE$ [7] [R[(N+N+1);2 3 4];13][8] RACINE FREPLACE 2 7 V VDEM[]]V **VB+DEM** A **⊡+**A [1] [2] B+(pA)+1 Δ  $\nabla DESSIN1[]]\nabla$ VDESSIN1 CHOP; HORI; LARG; S; TEX2; X; X1; X3; YF; YH; TEX; TEX T; VERT; BANQUE; A; B1 [1] +1×1~(S+1,0p[]+'TERMINAL? (2=4015; 3=4662)') €2 3 S+SB'GDV' [2] [3] CHOP+20CHOP.0 [4] OFFSET+-CHOP[2] [5] CHOP+CHOP[1][6] FUNTIE FNUMS BON'FTIE 2 [7] TYPE+FREAD 2 22 [8] [9] TRAITE CHOP [10] +0×1*STOP*=1 [11] *CODESOUS*+0 34 30 [12]  $CHIP+(CHOP=FREAD \ 2 \ 5)/1(\rho FREAD \ 2 \ 5)$ [13] DEBUT: S+15'CTY' [14] TEX+TEX1+'0123456789' [15] NOM+60Q(BANQUE+FREAD 2 8)[; 2+(FREAD 2 9)[CHIP]] [16] SUITE: Y+1 [17] X3+X+0 VERT+|(FREAD 2 3)[<sup>1</sup>+2×CHIP] [18]

and the second second

```
[19]
      OFFSET+OFFSET+VERT-20
[20]
      HORI+5
      S+ 10 15 0 225 SCL
[21]
[22]
      10+2 5p(0,0,HORI,HORI,0,0,VERT,VERT,0,0)~(5p0),5p0FFS
       ET
[23]
      LARG+.75
[24] SCAN2: 0+2 5pX1,X,X,X1,(X1+X-LARG),YF,YF,YH,(YH+YF+LAR
        G) YF+(Y+5-LARG+2)-OFFSET
[25]
      +DROITE×1X3=1
      S+((-10+X-.5\times LARG),((-OFFSET)+-.27+(1+VERT-Y)-.5\times LAR)
[26]
       G))B'CUR'
      ESSAI Y-1
[27]
      TEXT+SUP, ' ', TEX[1+10 10 10TY], ' ', 6p@BANQUE[; Y+ 1+
[28]
        (FREAD 2 9)[CHIP]]
[29] OKALL: Q+TEXT
[30]
      +SCAN2×1(Y+Y+1) SVERT
[31]
      Y+1
[32]
      X+X+HORI+LARG
[33]
      +SCAN2 \times 1(X3 + X3 + 1) \le 1
[34]
      +NAME
[35] DROITE: TEXT+6p & BANQUE[:(2 \times VERT)+(FREAD 2 9)[CHIP]-Y]
      ESSAIG(2×VERT)-Y
[36]
       TEXT + (-1+(') \neq \phi TEXT) = 1) \phi TEXT
[37]
[38]
      TEXT+TEXT.
                     ', (, TEX[1+10 10 10T((2×VERT)-Y+-1)]), SU
       P
      S+((~1.8+X-.5×LARG),((-OFFSET)+~.27+(1+VERT-Y)-.5×LA
[39]
       RG)) D'CUR'
[40]
      +OKALL
[41] NAME: S+([.25, (-OFFSET) + VERT+1) \square'CUR'
      S+05'CTY'
[42]
      S+.6 1.25'CSZ'
[43]
[44]
      0+(TEX1[1+10 10 10TCHOP]), ' ', NOM
[45]
      FUNTIE 2
        V
        \nabla DRAW[1]\nabla
        VDRAW ABC; CHIP; TEX1; NOM; Y; SUP; CODESOUS; B; C; D; DATA; FL
        AG; PAT1; PAT2; Z; M; OFFSET
[1]
       DESSIN1 ABC
        V
        VESSAI[[]]V
        VESSAI H:K
[1]
       FLAG+0
      SUP+ ''
[2]
      +AJOU×1COARB="N"
[3]
[4]
       DATA+ M[1+H;]
       DATA+DATA-12p0,CODESOUS[TYP5],0
[5]
[6]
      +CONHO×1(DATA[2]<0) ∨ (DATA[2]>50) ∧ TYPE≠1
     NEXT:SUP+'
[7]
                        ', (2pPOT1 1pDATA[3]), TEX1[1+10 10TDAT
                  ++
```

AN .

```
A[2]]
[8]
      <u>K+1</u>
[9]
    HERE: +AJOU \times 1DATA[++3 \times K-1]=0
[10]
      SUP+' ', (Z+PRAR K), SUP
      +HERE×1(K+K+1)\leq 3
[11]
[12] AJOU:SUP+((50-\rho SUP)\rho''),SUP
[13]
     +0
[14] CONHO: +CONSBC×1TYPE=3
[15]
      FLAG+1
[16]
      A+POT1 1pDATA[3]
       B+7 2p*
                   2B2A 1B1A'
[17]
[18]
       DATA[1 2 3] + | DATA[1 2 3]
[19]
       B1+, B[DATA[2];]
       4+(B1, A)[3 4 1 2 5 6]
[20]
      SUP+1 ++ 1.A
[21]
[22]
      FLAG+0
[23]
      +NEXT+1
[24] CONSBC: SUP+' ++ ', POT3(DAT4[2 3])
[25]
      +NEXT+1
        V
        VESSAIG[[]]V
        VESSAIG H:K
[1]
       FLAG+0
[2]
       +FIN×1COARB="N"
[3]
      DATA+, M[1+H;]
[4]
      DATA+DATA-1200,CODESOUS[TYPE],0
[5]
      +CONHO \times 1(DATA[2] < 0) \vee (DATA[2] > 50) \wedge TYPE \neq 1
      NEXT: SUP+' ', (2pPOT1 1pDATA[3]), TEX1[1+10 10TDATA[2]
[6]
        ],'
            ++
[7]
       K+1
[8]
     HERE: +0 \times 1DATA[4+3 \times K-1]=0
[9]
       SUP+SUP, (2+PRAR K),
      +HERE×1(K+K+1)\leq 3
[10]
[11]
      +0
[12] FIN: SUP+''
[13] CONHO: +CONSBC×\TYPE=3
[14]
      FLAG+1
       A+POT1 1pDATA[3]
[15]
[16]
       B+7 2p'
                   2B2A 1B1A'
       DATA[1 2 3] + | DATA[1 2 3]
[17]
[18]
       B1+, B[DATA[2];]
       A+(B1, A)[3 4 1 2 5 6]
SUP+' ',A,' ++ '
[19]
[20]
[21]
       FLAG+0
[22]
      +NEXT+1
[23] CONSBC:SUP+' ', (POT3 DATA[2 3]),' ++
[24]
       +NEXT+1
        V
```

1

VFREEPIN[]]V VFREEPIN: A: BASEFIND: BASEVEC: DATA: F: FLAG; LISTNUM; M; N; PAT1: PAT2: R: TEX1: D: CHLEN: K1 [1] FLAG+0 [2] TEX1+'0123456789' FUNTIE FNUMS [3] [4] **BON'FTIE** 2 [5] TYPE+FREAD 2 22 [6]  $R+\sim(A+1(1+\rho EREAD 2 7)) \in (EREAD 2 21)[;1]$ [7] M+R/[1]FREAD 2 7 [8]  $M[:2]+(M[:2]-34\times(TYPE=2))-30\times(TYPE=3)$ [9] A+<sup>-</sup>1+( $A\neq 0$ )/ $A+R\times A$ [10] N+0 [11] BASEFIND+FREAD 2 6 [12] BASEVEC+FREAD 2 9 [13] LISTNU4+FREAD 2 5  $[14] LI:+LI\times N < \rho A \times 1 + \rho A[N]+1 + A[N]-1 + (1 \phi A[N+N+1] < BASEFIND)/B$ ASEFIND [15] 'THE FOLLOWING PINS ARE NOT USED:' [16] CHLEN+ 1+(1\$\$ ASEFIND) - BASEFIND [17] N+0 K1+1 [18] [19] LO: DATA+0 0 0, M[N+1;]+VIDE×\(LISTNUM[K1]≠M[N+1;1]) [20] [21] +CHIFIN×1(N+CHLEN[K1])>0A +CHIPLI×1M[N+1;1]=M[N+CHLEN[K1];1] [22] [23] CHIFIN: F+6p@(FREAD 2 8)[;A[N+N+1]+ 1+BASEVEC[(DATA[4] =LISTNUM)/1(pLISTNUM)]] [24] F+(PRAR 1), PIN '. TEX1[1+10 10 10TA[N]],  $K_{1+K_{1+1}\times(M[N+1:1]\times M[N:1])}$ [25] [26] F [27]  $+LO \times 1N < pA$ [28] FUNTIE 2 [29] +0 [30] CHIPLI: 'CHIP ('. (TEX1[1+10 10 10TDATA[4]]).') NOT USE D' [31] N+N+CHLEN[K1][32] K1+K1+1 [33] +LO×1N<0A [34] FUNTIE 2 [35] +0 [36] *VIDE:K1+K1+1* [37] +L0  $\nabla PLANTE[1] ] \nabla$ VPLANTE; N; BASEOR; BASEPIN; MAT; D; VEC; TEMPO; RACETTE; RAC INE; BASEFIND; BASEORI; BASEPIN1; BASEMAT; BASESPA; LISTNU M

BASEORI+FREAD 2 1

[1] BASEPIN1+FREAD 2 2 [2] BASEMAT+FREAD 2 3 [3] [4] BASESPA+FREAD 2 4 [5] LISTNUM+FREAD 2 5 [6] BASEFIND+1p1 [7] RACINE+0 3p0 N+1 [8] DEBU: BASEOR+BASEORI[N] [9]  $BASEPIN+BASEPIN1[((2 \times N)-1), 2 \times N]$ [10]  $MAT+BASEMAT[((2 \times N) - 1), 2 \times N]$ [11] [12] D+1+(BASEOR=14)/UN,DEUX,TROIS,QUAT [13] [14] *DEUX:D*+0 MAT+1 1×MAT [15] BASEPIN+1¢BASEPIN [16] [17] +UN [18] TROIS: MAT+ 1×MAT +UN [19] [20] QUAT: D+0MAT+ 1 1×MAT [21] [22] BASEPIN+1¢BASEPIN [23] UN:VEC+(((2×|MAT[1]),2)pB4SEPIN)+Q(2,2×|MAT[1])p(TEMP  $O, \phi TEMPO + ((\times MAT[1]) \times (BASESP4[N] \times 1 | MAT[1]) - BASESPA[N]$ )),((|MAT[1]) $\rho$ 0),(|MAT[1]) $\rho$ MAT[2][24]  $+ FIN \times 1D = 1$ VEC+ OVEC [25] [26] FIN: RACETTE+0 1 1\VEC RACETTE[:1]+LISTNUM[N] [27] [28] RACINE+RACINE,[1]RACETTE BASEFIND+BASEFIND, ( 1+BASEFIND)+1+pRACETTE [29] [30]  $+DEBU \times i(N+N+1) \leq \rho LISTNUM$ BASEFIND FREPLACE 2 6 [31] RACINE+RACINE,[1]1 3p0 [32] [33] RACINE FREPLACE 2 7 V  $\nabla POT1[1] \nabla$ **∇H+POT1** K;K1;K2;POT [1] PAT1+'ABCDEE' [2] +(TYPE=13)/MATRI,SCAN,SBC [3] SC AN : D+27 PAT2+'A B1 C D2 E F3 G 44 J [4] [5]  $+OUT \times 1ELAG=0$ P4T2+027 3p((15p' '),('P13P12P11P10P9 P8 P7 P6 P5 P4 [6] P3 P2 P1 '),27p' ') [7] +0UT [8] MATRI: D+24 [9] PAT2+'ABCDEFGHIJKLMNOPQRSTUVWX'

[10] OUT: POT + (6, D) + QK - 1+OUT2×1FLAG≠0 [11]  $[12] OUT1:K1+((\rho K1), 1)\rho K1+PAT1[1+POT[1:]]$  $H + K1.((\rho K2), 1)\rho K2 + PAT2[1 + POT[2;]]$ [13] [14] +0 [15] OUT2:K1+((pK1),1)pK1+PAT1[1+POT[1;]] H+K1, [1](( $\rho K2$ ), 1) $\rho K2+$ , PAT2[;(1+POT[2;])] [16] [17] +0 [18] SBC: PAT2+'ABCD [19] PAT1+ ABCDEFGHJKLMNPRSTUWX [20] +SBCCON×1K≠LK [21] POT+20 6TQK-1 [22] +0UT1[23] SBCCON: PAT1+'1234567890' [24] PAT2+1 G V 1 [25] POT+10 12TLQK-1 +0UT1 [26] V **∇***POT*3[[]]**∇ ∇H+POT3** K:X:J:PAT2:A [1] PAT2+Q6 6p'(221)P(221)P(222)P(222)P(223)P(223)P'  $X+1+((K[1]=4^{-2})/12),(((K[2]>75)\times A)/4^{-3}),(A+K[1]=52)$ [2] 54)/6 5 [3] PAT2+, PAT2[;X][4]  $J+((K[1]=2)+1+2\times|K[2]-84),((K[1]=52)+1+2\times(K[2]-83.2))$  $5)),(K[1]=52)+1+2\times(K[2]-4.75)+1.56$ [5] J+J[[X+2]][6] H+PAT2, TEX1[1+10 10 10TJ] V VPOUSSE[[]]V **VPOUSSE; ALB2; RACINE2; I; 0; M; N; ALB1; R; RACINE** [1]  $ALB2 + ((1+(\rho ALB1+999-(FREAD 2 20)[;2 1 4 3])),2)\rho 0$ [2] RACINE2+(1000×(FREAD 2 7)[;2])+(FREAD 2 7)[;3] [3]  $ALB2[;1]+(ALB1[;1]\times 1000)+ALB1[;2]$ ALB2[;2]+(ALB1[;3]×1000)+ALB1[;4] [4] [5] RACINE2+ALB1+ALB2+0pM+QRACINE21ALB2 [6] R+0 4pI+p0p0+0[ 40+((010)=1p0)/0+,M][7]  $ON: \rightarrow ON \times (\rho O) > 1 + \rho R + R \cdot [1] + + O[I] \cdot (O[I] \times N) / N + ((N \setminus N) = (\rho V) / (N \cap N) = (\rho V)$ N+.(v/[1]0[I+I+1]=M)/MR FREPLACE 2 21 [8] V  $\nabla PRAR[]]\nabla$ **∇Z+PRAR** K; B [1] B+7 20' 2*B*2*A* 1*B*1*A*' [2]  $\Rightarrow$ SPEC×1(DATA[5+3×K-1]<0) $\vee$ (DATA[5+3×K-1]>50) $\wedge$ TYPE $\neq$ 1 [3]  $Z + (', TEX1[1+10 \ 10 \ 10TDATA[4+3 \times K-1]], ')', (2pPOT1 \ 1pD)$ 

 $ATA[6+3\times K-1]$ ,  $TEX1[1+10 \ 10TDATA[5+3\times K-1]]$ [4] +0 [5] SPEC: +CONSBC×1TYPE=3 [6]  $DATA[(4 5 6)+3\times K-1]+|DATA[(4 5 6)+3\times K-1]$ [7] FLAG+1[8] Z+((,B[(DATA[5+3×K-1]);]),POT1 1pDAT4[6+3×K-1])[3 4 1 2 5 6] [9] FLAG+0 [10] +0 [11] CONSBC: Z+POT3 DATA[5 6+3×K-1] VSETDRAWING[[]]V **VSETDRAWING** [1] FUNTIE FNUMS [2] 'BON'FTIE 2 [3] TYPE+FREAD 2 22 [4] PLANTE [5] POUSSE [6] FUNTIE 2 [7] 'COMPLETED' 'THE FUNCTION ''FREEPIN''LISTS ALL UNUSED PINS OF TH [8] E CIRCUIT' 'THE FUNCTION ''DRAW X''DRAWS THE CHIP NUMBER X.' [9] 'TO WIREWRAP A CIRCUIT, CONTACT M. LESSARD AT 4315.' [10] VTRAITE[]]V VTRAITE CHIP; A; D; N; R; R1 [1] STOP+0 [2] A+.(PREAD 2 7)[:1]=CHIP[3] +NONO×10=+/A [4] M+A/[1]FREAD 2 7 [5]  $D+[/A/1(\rho FREAD 2 7)[1]$ [6] M+M, [1]1 3p0 [7] M+M, ((1+pM), 9)p0 $R+(,((FREAD 2 21)[;1]) \in (1pA) \times A) / [1] FREAD 2 21$ [8] [9]  $R1+R+(1+\rho FREAD 2 7)\times R=0$  $R+R+(1+\rho M) \times R=0$ [10] [11] N+0 [12] +0×10=×/pR [13]  $BOUC:+BOUC \times \iota(N \neq 1 + \rho R) \times 1 + \rho O \rho M[R[N;1]+1 - D;3 + \iota 9]+, (PREAD)$ 2 7)[R1[(N+N+1); 2 3 4]; 13][14] +0 [15] NONO: 'CHIP ': CHIP: ' UNDEFINED' [16] STOP+1

7

### APPENDIX B


## Self-Crossing Paths

Any path which folds over itself can be depicted as three sub-paths (A, B and C) plus the two links which actually cross each other, as shown in Fig. B-1.

Each of the crossing links must have one end (in this case pins 2 and 3) connected to the same sub-path (in this case to B) for the ensemble to be a single path and not two disconnected paths.

Interchanging the other two ends of the links will produce a configuration as in Fig. B-2 in which the links do not cross and the ensemble is a single new path.

The four pins constitute a quadrilateral and the sum of two opposite sides (new links) is shorter than the sum of the two diagonals (previous links). Hence the new path is shorter than the original and a self-crossing path is not optimum.




# APPENDIX C

### Nonoptimum Paths

Figure C-1 shows a node made up of pins disposed in two concentric circular segments whose path would be established by first linking (radially) each pin of one segment to the opposing pin on the other segment (the shorter links), then all the pins of the inner segment together (the next set of shorter links).

Once this is done, a pin such as A sees its immediate inner segment neighbors occupied by three links and has to go to the last pin for a connection, while the dotted link could have permitted the removal of one of the bothersome links onto its nearest neighbor.

A pin such as B, for the same reason, would end up being linked to an outer segment pin, producing a crossing.





#### APPENDIX D

#### Wiring Session


)LOAD WRAP1 SAVED 15:57 SEP 14,'81 )COPY PWW1 TESTLOC TESTDEF SAVED 14:03 SEP 29,'81 START TYPE OF BOARD? MATRIX:1 SCANBE:2 SEC-905:3 TYPE?1 NAME OF THE LOCATION PROGRAM: TESTLOC CHIP 74LS93 IS NOT IN THE BANK ... GEOMETRY: DUAL IN LINE +++++ 2PIN 6PIN 8PIN 14PIN 16PIN 18PIN 20PIN 22PIN 24PIN 28PIN 40PIN CONNECTOR ++++C26PIN C10PIN C40PIN C50PIN DISPLAY **\*\*\*\***AFF8 DISPLAY LCD 40PIN X 1.3IN++++LCD1 DISPLAY MAN6660,80 10PIN +++ MAN66X GEOMETRY? 14PIN **IDENTIFICATION OF PIN 1?** INB **IDENIIFICATION OF PIN 2?** RO(1) **IDENTIFICATION OF PIN 3?** RO(2) **IDENTIFICATION OF PIN 4?** NC **IDENTIFICATION OF PIN 5?** VCC **IDENTIFICATION OF PIN 6?** NC **IDENTIFICATION OF PIN 7?** NC **IDENTIFICATION OF PIN 8?** QC **IDENTIFICATION OF PIN 9?** QB **IDENTIFICATION OF PIN10?** GND **IDENTIFICATION OF PIN11?** QD **IDENTIFICATION OF PIN12?** QA **IDENTIFICATION OF PIN13?** NC **IDENTIFICATION OF PIN14?** 

INA


NO ERROR IN THE LOCATION PROGRAM NAME OF THE DEFINITION PROGRAM: TESTDEF NO ERROR IN THE DEFINITION PROGRAM

TO OBTAIN A DRAWING OF THE BOARD, TYPE 'BOARD'. THE CIRCUIT LAYOUT CALCULATION IS OBTAINED BY: )LOAD WRAP2, AND EXECUTING 'START'

DOMES TERMIZHAL ? (2-4015; 3-4662) D:



.



HOAD HRAPS	
SAVED 19:52 JUN 22. 0	1
SETDRAHING	
COMPLETED	LISTS ALL UNUSED PINS OF THE CIRCUIT
	DRAUS THE CHIP NUMBER X.
	CONTACT N. LESSARD AT 4315.
FREEPIN	
THE FOLLOWING PINS AN	E NOT USED:
(881)AT84 PIN 884	NC NC
(881)AT82 PIN 806	
(881)AT81 PIN 887	NC
(881)A086 PIN 813 (882)A713 PIN 884	NC NC
(882)AT13 PIN 804 (882)AT11 PIN 806	NC
(882)AT18 PIN 867	ŇĊ
(882)AQ15 PIN 813	ŃĊ
(814)AC22 PIN 817	P33
(884)AC23 PIN 818	P35
(004)AC24 PIN 019	P37
(884)AC25 PIN 828	62ð
(884)AD25 PIN 821	P40
(884)AD24 PIN 822	P38
(004)AD23 PIN 023 (004)AD22 PIN 024	P36
(884)AD22 PIN 824 (884)AD21 PIN 825	P34 P32
(884)AD21 PIN 825 (884)AD28 PIN 826	P34
(004)AD19 PIN 027	P28
(884)AD16 PIN 820	P26
(884)AD17 PIN 829	P24
(114)AD16 PIN 131	P22
(884)AD15 PIN 831	P21
(904)AD14 PIN 932	P10
(004)AD13 PIN 033	P16
(884)AD12 PIN 834 (884)AD11 PIN 835	P14
(004)AD11 PIN 035 (004)AD18 PIN 036	P12 P11
(114)AD19 PIN 137	<b>PB</b>
(114)AD10 PIN 130	P6
(884)AD87 PIN 839	24
(114)AD16 PIN 141	P2
(005)AL15 PIN 003	34
(885)AJ15 PIN 885	50
(005)AI15 PIN 006	64
(885)AH15 PIN 887	74
(885)AH18 PIN 888 (885)AJ18 PIN 889	71 13
(885)AJ10 PIN 818	5
(005)AL10 PIN 012	

DREV R-4245/82 (UNCLASSIFIED) Research and Development Branch, DND, Canada. DREV, P.O. Box 8800, Courcelette, Que. GOA IRO "Computer-Aided Design and Fabrication of Wire-Wrap <sup>®</sup> Type Circuit Boards: A New Symbolism and its Implementation" by B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard and A. Blanchard Me define here an encoding symbolism that permits, with a minimum of statements, a thorough description of the numerous interconnections of complex electronic circuitry. This symbolism has been integrated at the Defence Research Etablishment Valcartier in a computer-aided method that considerably eases the passage between an engineering electronic schematic and the related interconnection matrix required for Wire-Wrap <sup>®</sup> hardware. Electronics prototyping has been dramatically speeded up with this technique because of the time savings in the preparatory reduction of interconnection data. (U)	<pre>DREV R-4245/82 (UNCLASSIFIED) Research and Development Branch, DND, Canada. DREV, P.O. Box 8800, Courcelette, Que. GOA 1RO "Computer-Aided Design and Fabrication of Wire-Wrant Type Circuit Boards: a New Symbolism and its Implementation" by B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard and A. Blanchard by B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard and A. Blanchard we define here an encoding symbolism that permits, with a minimum of statements, a thorough description of the numerous interconnections of complex electronic circuitty. This symbolism has been integrated at the Defence Research Establishment Valcartier in a computer-aided method that considerably cases the passage between an engineering electronig schematic and the related interconnection matrix required for Wire-Wrant has technique because of the time savings in the preparatory reduction of interconnection data. (U)</pre>
DREV R-4245/82 (UNCLASSIFIED) Research and Development Branch, DND, Canada. DREV, P.O. Box 8800, Courcelette, Que. GOA IRO "Computer-Aided Design and Fabrication of Wire-Wrap <sup>®</sup> Type Circuit Boards: A New Symbolism and its Implementation" A New Symbolism and its Implementation" We define here an encoding symbolism that permits, with a minimum of statements, a thorough description of the numerous interconnections of complex electronic circuitry. This symbolism has been integrated at the Defence Research Establishment Valeard interconnections of method that considerably eases the passage between an engineering electronic schematic and the related interconnection matrix required for wire-Wrap <sup>®</sup> hardware. Electronics prototyping has been dramatically speeded up with this technique because of the time savings in the preparatory reduction of interconnection data. (U)	<pre>DREV R-1215/82 (UNCLASSIFIED) Research and Development Branch, DND, Canada. Computer-Aided Design and Fabrication of Mire-Wrap® Type Circuit Boards:</pre>

CRDV R-4245/82 (NON CLASSIFIE)Bureau - Recherche et Développement, MDN, Canada.Bureau - Recherche et Développement, MDN, Canada.CRDV, C.P. 8800, Courcelette, Qué. GOA IRO"Conception et fabrication automatisées de circuits par câblage enroulé: un nouveau symbolisme et son application"Blanchard"Taide"Nontminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchardar B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchard"Taideannouveau symbolisme et son application"par B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchard"Taideannouveau symbolisme et son application"par B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchard"nouveau symbolisme et son application"par B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchard"nouveau symbolisme et son application"particeabreusesolismeer,particeansitionmiterconnexions de circuits électroniques complexes. Valcartienest developpement de Recherches pour la métrice pertinentewire-wardeuontesed'ingerconnexions requise pour le montage par câblage enroulé Wire-wire-miterd'ingerconnexions. (NC)donnéesd'interconnexions. (NC)données	CRDV R-4245/82 (NON CLASSIFIE)Bureau - Recherche et Développement, MDN, Canada.Bureau - Recherche et Développement, MDN, Canada.CRDV, C.P. 8800, Courcelette, Qué. GOA IRO"Conception et fabrication automatisées de circuits par câblage enroulé: un nouveau symbolisme et son application"Blanchard"Taide1'aided'un nombre minimum d'énoncés, la description complète des nombreuses interconnexions de circuits électroniques complexes. Ce symbolisme est devenu, au Centre de Recherches pour la Défense, Valcartier, mansitiond'un nombre minimum d'énoncés, la description complète des nombreuses interconnexions de circuits électroniques complexes. Ce symbolisme est devenu, au Centre de Recherches pour la Défense, Valcartier, mansitiondonnéesdonnéesdonnéesd'interconnexions. requise pour le montage par câblage enroulé Mire- Wire- Wire- Wire-wine- vanpé. Le développement de protorypes électroniques s'est vu considérablement accéléré par la préparation plus rapide des données d'interconnexions. (NC)
<pre>CRDV R-4245/82 (NON CLASSIFIE) Bureau - Recherche et Développement, WDN, Canada. CRDV, C.P. 88000, Courcelette, Qué. GOA IRO CRDV, C.P. 88000, Courcelette, Qué. GOA IRO "Conception et fabrication automatisées de circuits par câblage enroulé: um nouveau symbolisme et son application" par B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchard Nous définissons un symbolisme de codage permettant, à l'aide d'um nombre minimum d'énoncés, la description complète des nombreuses interconnexions de circuits électroniques complexes. Ce symbolisme est devenu, au Centre de Recherches pour la Défense, Valcartier, partie intégrante d'une méthode informatisée facilitant la transition entre les plans d'ingénierie électronique et la matrice pertinente d'inferconnexions requise pour le montage par câblage enroulé Wire- Wrap<sup>10</sup>. Le développement de prototypes électroniques s'est vu considérablement accéléré par la préparation plus rapide des données d'interconnexions. (NC)</pre>	<pre>CRDV R-4245/82 (NON CLASSIFIE) Bureau - Recherche et Développement, MDN, Canada. CRDV, C.P. 8800, Courcelette, Qué. GOA IRO CRDV, C.P. 8800, Courcelette, Qué. GOA IRO "Conception et fabrication automatisées de circuits par câblage enroulé: un nouveau symbolisme et son application" par B. Montminy, R. Carbonneau, A. Laflamme, M. Lessard et A. Blanchard Nous définissons un symbolisme de codage permettant, à l'aide d'un nombre minimum d'énoncés, la description complète des nombreuses interconnexions de circuits flectroniques complètes valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la Défense, Valcartier, est devenu, au Centre de Recherches pour la matrice enroulé Mire- ettre les plans d'ingénierie électronique et la matrice pertinente winger. Le développement de prototypes électroniques s'est vu considérablement accéléré par la préparation plus rapide des données d'interconnexions. (NC)</pre>

And the second second second