Bolt Beranek and Newman Inc.

53

ADA110775

Report No. 4845

Development of a Voice Funnel System

Quarterly Technical Report No. 12 1 May 1981 to 31 July 1981



82 02 08 137

bbn

January 1982

Prepared for: Defense Advanced Research Projects Agency



This document has been approved for public release and sale; its distribution is unlimited.

UNCLASSIFIED

I

1

I

Ī.

1

Ī.

Ī

T

I

1

I

I

I

1

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
EFORY NUMBER 2. BOVT ACCESSION M	A HH
ITLE (and Bubililo)	• TYPE OF REPORT & PERIOD COVERED Quarterly Technical Pept, 1 May 1981 - 31 July 1981
Development of a Voice Funnel System Quarterly Technical Report No. 12	B. PERFORMING ORG. REPORT NUMBER
AUTHOR(a)	
R. D. Rettberg	MDA903-78-C-0550
PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK
Defense Advanced Research Projects Agency 1400 Wilson Blvd., Arlington, VA 22209	ARPA Order No. 3653
CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE January 1982
	13. NUMBER OF PAGES
NONITORING AGENCY NAME & ADDRESS(II different from Controlling Office	18. SECURITY CLASS. (of this repert)
	15a. DECLASSIFICATION/DOWNGRADING
Distribution Unlimited	iren Report)
Distribution Unlimited DISTRIBUTION STATEMENT (of the abstract entered in Black 20, if different SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse olds if necessary and identify by black manual Voice Funnel, Digitized Speech, Packet Swithultiprocessor	tree Report) mer) tching, Butterfly Switch,
Distribution Unlimited DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 different SUPPLEMENTARY HOTES KEY WORDS (Continue on reverse side 11 necessary and identify by block much Voice Funnel, Digitized Speech, Packet Swith Multiprocessor	(res Report) (res) tching, Butterfly Switch,
Distribution Unlimited CHSTANGUTION STATEMENT (of the destrect entered in Block 20, if different SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse oids if necessary and identify by block main Voice Funnel, Digitized Speech, Packet Swit Multiprocessor ABSTRACT (Continue on reverse oids If necessary and identify by block main This Quarterly Technical Report covers wor period noted on the development of a high- a Voice Funnel, between digitized speech s switching communications network.	<pre>wv tching, Butterfly Switch, wv k performed during the speed interface, called treams and a packet-</pre>
Distribution Unlimited CHSTRHEQUTION STATEMENT (of the abstract entered in Block 20, 11 different SUPPLEMENTARY NOTES KEY WORDS (Centimus on reverse side 11 necessory and identify by Mock main Voice Funnel, Digitized Speech, Packet Swit Multiprocessor AGSTRACT (Centimus on reverse side 11 necessory and identify by Meck main This Quarterly Technical Report covers wor period noted on the development of a high- a Voice Funnel, between digitized speech s switching communications network.	<pre>/// // // // // // // // // // // // //</pre>
Distribution Unlimited CHEYTHOUTION STATEMENT (of the aborrect entered in Block 20, 11 different SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse olds if accessory and identify by block main Voice Funnel, Digitized Speech, Packet Swit Multiprocessor ABSTRACT (Continue on reverse olds if accessory and identify by block main This Quarterly Technical Report covers wor period noted on the development of a high- a Voice Funnel, between digitized speech a switching communications network.	<pre>/// // // // // // // // // // // // //</pre>

Bolt Beranek and Newman Inc.



DEVELOPMENT OF A VOICE FUNNEL SYSTEM

QUARTERLY TECHNICAL REPORT NO. 12 1 May 1981 to 31 July 1981

January 1982

This research was sponsored by the Defense Advanced Research Projects Agency under ARPA Order No.: 3653 Contract No.: MDA903-78-C-0356 Monitored by DARPA/IPTO Effective date of contract: 1 September 1978 Contract expiration date: 31 December 1981 Principal investigator: R. D. Rettberg

Prepared for:

Dr. Robert E. Kahn, Director Defense Advanced Research Projects Agency Information Processing Techniques Office 1400 Wilson Boulevard Arlington, VA 22209

The views and conclusions contained in this document are those of the author and should not be interpreted as necessarily representing the official policies, either express or implied, of the Defense Advanced Research Projects Agency or the United States Government.

.

- 4

I

I

Bolt Beranek and Newman Inc.

Table of Contents

1.	Introduction	
1.1	Notation	
2.	Memory Architecture	
2.1	Address Spaces	
2.2	Address Transformation	
2.3	Segments F8 through FF	
<u>э</u> ц	Design Considerations 10	
2	Subspace 7ero 22	
2 1		
2.1	Crane Vare Main Marany 25	
2.4	Subspace Zero Main-Memory	
3	Segment Attributes Registers	
5.4	Address Space Attribute Register	
3.5	Real-Time Clock/Timer	
3.6	Block Transfer	
3.7	Post Event	
3.8	Dual Queue Functions 34	
3.9	Various Kernel Functions	
3.9.1	Enqueue, dequeue, push. remove	
3.9.2	Clear-Then-XOR and Clear-Then-Add	
3.10	Misc register	
3.11	Interprocessor Interrupts and Resets	
3.12	Interrupt Control Register	
3.13	Microcode Version Number	
3.14	Memory Control Registers	
2 1 5	DNC status register 4	
2 16	Vanify llean Write Annee 10	
) • I U 2 17	Conclusion FO	
3 • 1 (

- i -

-

Ŧ

والمتعاوية والمعالمة والمعالمة والمعالمة والمتعالمة والمتعالمة والمعالمة والمعالمة والمعالية والمعالية والمعار

1

Bolt Beranek and Newman Inc.

FIGURES

Physical	Address Format	4
Virtual	Address Format	7
Processo	r Node Diagram	8
Virtual	to Physical Address Translation	12
Control	Registers	24
SAR and	ASAR Layout	26

- ii -

1. Introduction

This Quarterly Technical Report. Number 12, describes aspects of our work performed under Contract No. MDA903-78-C-0356 during the period from 1 May 1981 to 31 July 1981. This is the twelfth in a series of Quarterly Technical Reports on the design of a packet speech concentrator. the Voice Funnel.

The hardware design of the Processor Node has been described previously in Quarterly Technical Reports Numbers 4 and 6. They describe the memory architecture of the machine and the role played by the Processor Node Controller (PNC). The PNC is a microcoded bit-slice processor which implements many special functions for the Processor Node. This report defines the functions of the PNC and updates the description of the memory architecture. It supersedes the description of the memory system described in Quarterly Technical Report Number 4.

1.1 Notation

Throughout this document, several notational conventions are used to represent the allowed access modes of a resource and the symbol names used to access these resources.

The protection mechanism checks all accesses according to whether the Processor Node is in Kernel or User mode and whether the access is a read, write, or instruction fetch. We have

- 1 -

Bolt Beranek and Newman Inc.

adopted a convention which is used by several operating systems to reflect these types of access. The string "RWXrwx" has six characters. Each one represents one mode of access. "R" means that it can be read in kernel mode. "W" means that it can be written in kernel mode. "X" means that it can be fetched as an instruction in kernel mode. The lower case characters have the same meanings but for user mode instead of kernel mode. If the character is present, then that access mode is legal. If instead, the character is replaced with an underline, then that access mode is illegal. For example. "RW_r__" means that kernel read or write accesses or user mode read accesses are legal, but that user mode writes are illegal as are any instruction fetches.

The second notational consideration is with regard to the names of symbols that are used to refer to special control registers or memory locations. Throughout the document, these symbols are represented in a bold typeface such as AsAr.

Finally, throughout this report. hexadecimal notation is used for addresses of the various variables and bit values in the machine.

- 2 -

Bolt Beranek and Newman Inc.

2. Memory Architecture

The computing power of a machine depends as much on the architecture of its memory system as it does on the architecture of its processor.

Three considerations dominate the design of the memory system of the Butterfly Multiprocessor: 1) the software of this machine is based on "processes" (rather than the strips of the Pluribus); 2) it will support large and complex software, requiring protection and separation between the component pieces; and 3) it is a tightly-coupled multiprocessor, so that shared memory will be an important form of communications.

The virtual memory system of the Butterfly Multiprocessor provides each process with up to 256 memory segments. Each segment can be from 256 to 64K bytes long. Each segment has individual protection and relocation attributes, and each may represent local memory (i.e. memory on the same node as the processor), remote memory, or I/O device registers.

2.1 Address Spaces

The Butterfly Multiprocessor has a 32-bit physical address space. This address space is the concatenation of the physical address spaces of all the Processor Nodes in the machine. The physical address space of each Processor Node consists in turn of

- 3 -

Bolt Beranek and Newman Inc.

4 "subspaces". Each subspace is now 1M bytes long. The 32-bit physical address is organized as an 8-bit Processor Node number (permitting up to 256 Processor Nodes), a 2-bit subspace number, 2 spare bits, and a 20-bit subspace offset. This address format is illustrated in Figure 1.



Figure 1 . Physical Address Format

The 4 subspaces of a Processor Node are:

- Subspace 0 contains the EPROM, a portion of main memory. and many special Processor Node control registers. It is described in Section 3 of this report.
- Subspace 1 contains the control registers on the I/O boards. It is subdivided into four equal parts, one for each possible I/O board.
- Subspace 2 contains the memory which is local to this Processor Node and which should be addressed directly.
- Subspace 3 indicates that the access should be made via the switch. Local memory may also be accessed through Subspace 3 but can be more efficiently accessed through Subspace 2. This distinction is addressed in more detail below.

- 4 -

Bolt Beranek and Newman Inc.

One of the more important spaces is Subspace 2, where the physical memory for this Processor Node is located. As with all subspaces, it is limited in length to 1M bytes. This bounds the amount of memory that may be placed on a Processor Node. In addition, only 4 memory boards can be attached to a Processor Node. Since only 16K-bit memory IC's are presently available, the maximum amount of memory on one memory board is 128K bytes and as a result, the maximum amount of memory on a Processor Node is 512K bytes. The maximum amount of memory in a Butterfly Multiprocessor with 256 Processor Nodes is thus 128M bytes. In the future, we expect to use the two unused bits in the Segment Attribute Register and Physical Address to expand the amount of physical memory on a node to 4M bytes. With 64K memory chips and a new memory board layout, this should be achievable.

The 32-bit physical address uniquely represents each addressable memory and control register in the machine. Its Processor Node, subspace, and subspace offset are fully specified. As we will see later, the hardware uses Subspace 3 in a special way which places limits on how a physical address is interpreted. Subspace 3 is not a subspace in the usual sense. Rather, it is a way of indicating to the hardware that this reference is not to be interpreted as a local reference.

While the physical address space reflects the structure and needs of the hardware, the virtual address space reflects the structure and needs of the software. The software of the

- 5 -

Bolt Beranek and Newman Inc.

Butterfly Multiprocessor is divided into processes. Each process executes in its own virtual address space, although the virtual address spaces of several processes may reference the same physical memory, if desired. Thus, while there can only be one physical address space in a machine, there may be many virtual address spaces in each Processor Node.

The size of the virtual address space is constrained by the processor being used. The MC68000 is, in a large sense, a 32-bit machine. As such, address registers within the machine have a capability for 32-bit operations. However, only the lower 24 bits of the address are actually supported in the current implementation of the MC68000. As a result, for our purposes, a virtual address is a 24-bit number.

In the Butterfly Multiprocessor we treat the 24-bit virtual address as an 8-bit segment number followed by a 16-bit offset within the segment, as shown in Figure 2.



Figure 2 . Virtual Address Format

- 6 -

Bolt Beranek and Newman Inc.

This divides the virtual address space into 256 segments. Each segment can be from 256 to 64K bytes long. Each segment has independent protection and relocation attributes and may represent local memory (on the same Processor Node), remote memory, local I/O device registers, or local control registers.

The structure of the Processor Node is shown in Figure 3. This figure illustrates the distinction between the virtual and the physical address spaces. The processor (and as a result, the programmer) operates in a virtual address space. Every memory reference undergoes a translation into a physical address by the Memory Management Unit (MMU) before the access is performed. The Processor Node Controller, the switch, the I/O devices, and the memory live in a physical address space. The MMU links these two spaces.

The goal of a virtual memory system is to allow the software to be better protected and more easily written. The virtual and physical address spaces have different constraints. The physical address space must be large enough that the ultimate main memory, I/O, and special register spaces can be represented. This space must be organized so that any physical address can be reached quickly.

The virtual address space, on the other hand, must be large enough that the program may be written without becoming "cramped". There is no reason to suppose that the physical and



Processor Node Diagram Figure 3

Bolt Beranek and Newman Inc.

virtual spaces should be the same size or should be organized in the same way.

Having decided to implement a virtual memory system. we face the options of segmentation and paging. Segmentation is the division of an address space into variable length blocks, usually by means of a virtual memory mapping. Paging, on the other hand, divides the space into fixed length pieces. The implications of the two schemes are quite different. Segments are intended as an aid to the sophisticated programmer in organizing the protection, sharing, and location of his process. Pages are used to break up the full address space into more manageable fixed size pieces for the operating system. Often demand paging is used to "cache" the contents of a virtual address space through swapping on a secondary storage medium.

Segmentation can be implemented on top of paging, as in the Multics system. However. such a scheme is too complex and requires too much additional mechanism to be used here. In addition, since the MC68000 cannot now support demand paging, we have determined that a simple segmentation scheme is most appropriate for the Butterfly Multiprocessor.

2.2 Address Transformation

Memory management separates the virtual address space as seen by the processing elements from the physical address space.

- 9 -

Bolt Beranek and Newman Inc.

The memory manager serves as an interface between these two spaces, translating virtual addresses into physical addresses. The time of the mapping is also a convenient one to perform some ancillary functions such as protection.

The memory management system of the Butterfly Multiprocessor contains 512 Segment Attribute Registers (SARs) on each Processor Node. Each SAR defines the address translation and protection characteristics for one segment. A set of registers are grouped together to form an address space for a process. There is also a single Address Space Attribute Register (ASAR) which, when loaded with the address and extent of a group of SARs, defines the currently active address space. The layout and use of SARs and the ASAR are described in Sections 3.3 and 3.4.

A virtual address space consists of 8, 16, 32, 64, 128, or 256 segments. Since there are 512 SARs this means that the hardware can support from 64 to 2 address spaces simultaneously. In order to change address spaces, it is only necessary to change the ASAR. This will permit faster process switching.

In addition to these segments, every address space shares a set of 8 segments numbered F8 through FF. These segments are intended to hold operating system data structures. This will be described in Section 2.3.

- 10 -

Bolt Beranek and Newman Inc.

The virtual address translation function has several phases:

- 1. Using the ASAR and the segment number from the virtual address, select the correct SAR. If the segment number is invalid, give a bus error.
- 2. Using the SAR selected above and the segment offset from the virtual address, generate the physical address. If the segment offset is too large, give a bus error.
- 3. Using the SAR and the access mode of the memory reference (e.g., read vs write, instruction vs data), give a bus error if the access is illegal.
- 4. Process the access on the basis of its subspace field.

While this appears to be very simple and clean, the actual implementation in the hardware imposes several constraints. This implementation is shown in more detail in Figure 4. The address transformation function is defined as follows.

Three bits of the ASAR contain a code which specifies how many segments are in this process's address space. If a reference is made to a segment whose number exceeds this limit. an error will be generated. Since not all address space sizes can be specified by an ASAR code, it may be necessary to specify a larger than required segment count. The SARs for unused segments may be marked as zero length.

The least significant 9 bits of the ASAR are logically "ORed" with the 8-bit segment number (padded with a zero on the

...

Bolt Beranek and Newman Inc.



Virtual to Physical Address Translation Figure 4

1

Bolt Beranek and Newman Inc.

left) to form an index into the array of SARs. During this logical "OR", the bottom three bits of the ASAR are ignored and presumed to be zero. The logical "OR" function is used instead of addition because it is more quickly and easily calculated by the hardware. However, it constrains the allocation of SARs as discussed further in Section 2.4.

Once the correct SAR has been selected, it is combined with the segment offset from the virtual address to form the correct physical address. As the figure illustrates, the least significant 8 bits of the physical address come directly from the least significant 8 bits of the virtual address, while the most significant 16 bits come from the SAR directly.

The 8 bits in between are the sum of fields from the SAR and the segment offset.

Since the segment offset in a virtual address is 16 bits long, the largest segment is 64K bytes. However, segments need not be this large. A segment length field in the SAR defines the actual length. Each segment is defined to start at an offset of zero and to increase to this limit. The table below gives the segment length code and the corresponding limit on the number of bytes in the segment. The number is given in both decimal and hexadecimal for convenience. The largest valid segment offset is one less than this limit. The difference in size between two successive limits is approximately half of the smaller limit.

- 13 -

Bolt Beranek and Newman Inc.

This scheme is obviously a bit coarse since the smallest object that can be controlled is 256 bytes long and large objects will rarely have bounds which accurately match their length.

Segment Length Code	Segment Offset (Decimal)	Limit (Hex)
0	0	0
1	256	100
2	512	200
3	768	300
4	1024	400
5	1536	600
6	2048	800
7	3072	C00
8	4096	1000
9	6144	1800
10	8192	2000
11	12288	3000
12	16384	4000
13	24576	6000
14	32768	8000
15	65536	10000

For each virtual-to-physical address translation, the MMU also checks that the access is being performed in a legal mode. This protection is on a segment-by-segment basis. All of the locations in a segment are protected identically. The protection mechanism checks the access according to whether the Processor Node is in Kernel or User mode and whether the access is a data read or write or an instruction fetch. If an inconsistency is detected, a bus error will be generated and the access will be aborted. The code that specifies which modes of access are legal is in the SAR for the segment. The table below gives the protection codes and the corresponding set of legal access modes:

- 14 -

Bolt Beranek and Newman Inc.

Protection Code	Allowed Access Characteristics
0	Rr_x
2	R_Xr_x RWXrwx
3 4	RW <u>rw</u> R r
5	RW
7	RW_r

Once the correct physical address has been generated and its validity checked, it is necessary to reference the correct physical memory location. While the physical address can uniquely specify the physical location, the hardware takes a short cut.

The hardware interprets the physical address first on the basis of the subspace field rather than the Processor Node number. If the subspace is anything but subspace 3 (implying a remote memory reference), the access proceeds without regard for the Processor Node number. If the access is to subspace 3. a switch message is created even if the Processor Node number refers to the local Processor Node. This is important in achieving the highest possible memory speed and simplifies the hardware. Because of constraints in the PNC microcode, the software must maintain the correct values in the Processor Node field of all SARs, not only those that reference subspace 3. Similarly, the software normally detects when a segment refers to local memory and declares it to be in Subspace 2.

- 15 -

Bolt Beranek and Newman Inc.

As a result of this implementation, only memory may be accessed across the switch. It is not possible to generate an access to a remote Processor Node's I/O device registers, its Processor Node Controller registers, or its EPROM.

It is possible to send messages out through the switch and back to oneself simply by referencing subspace 3 with the correct Processor Node numbers will be useful in testing this Processor Node's switch.

2.3 Segments F8 through FF

As described so far, the address space of a process consists of a set of N segments numbered from zero to N-1. However, in addition, every address space also has access to the segments F8through FF. They are set up by the operating system and are reserved for the operating system's use.

A reference to one of these segments is handled by the hardware exactly as a normal reference. except that the size code in the ASAR is not checked to see if the segment number is legal. During the access, the hardware logically OR's the segment number and the low nine bits of the ASAR to form the index into the table of SARs. Notice that the numbers F8, F9, FA, FB, FC, FD, FE, and FF are all ones in bits 7 through 3. Also notice that the ASAR is always zero in bits 2 through 0. Thus, the only bit of the ASAR that is important after the OR operation is bit 8.

Bolt Beranek and Newman Inc.

For example, a reference to segment F9 will result in the use of either SAR F9 or SAR 1F9 depending on the ASAR, but none of the other bits of the ASAR will be important. By convention, the operating system keeps both sets of SARS equal.

There are several other conventions on the use of segments O, F8 and FF. The 68000 can specify addresses as either 16-bit quantities (called short) or 32-bit quantities (called long). Short addresses are sign extended. Short addresses take up less memory and instructions that use them are more efficient. This means that references to segments zero and FF are more efficient than those to other segments. To take advantage of this, we have chosen to access the system code and microcode resources via these two segments. The convention is that segment zero of every process and SARs FF and 1FF point to subspace zero with RWXrwx access. For this reason, the addresses given in Section 3 are short.

Segment F8 is owned and maintained by the Butterfly operating system, but may be used under certain circumstances by application programs. In particular, segment F8 maps in physical memory locations starting at location 0, with RW_r access. Currently the entire 64K byte segment is mapped in, but this may change.

The first 80 (hex) locations contain parameters and variables which are used to communicate with the subspace zero

- 17 -

Bolt Beranek and Newman Inc.

functions provided by the microcode. The layout of the shared section of segment F8 is as follows:

F80000:	;the first 32 bytes are not used, as an aid ;to debugging.
F80020: intVEC	;a 7 word array of 16-bit interrupt vectors ; See "Interrupt Control Register".
F80030: clknext	;2 words (h/l) of time-of-next-interrupt ; Not intended for use by the 68000.
F80034: CurQ F80038: CurPCB	;pointer to running queue ;pointer to running process
F80040: rstTout F80042: reqTout F80044: rspTout F80046: ackTout	;time until reset/interrupt messages timeout ;time until request messages timeout ;time requests wait for a response ;time until acknowledgement messages timeout
F80048-7F:	;reserved for future PNC functions.
F80080 and up:	for use by operating system

The rest of segment F8 is used in conjunction with the Object System. An object in the system is represented by an Object Handle. This handle consists of 8 bits of Processor Node number, 8 bits of sequence number and 16 bits. By convention, the 16 bits are the physical address of the object block on the specified node. This convention is supported by the PNC. For example, the function which posts Events is called with an Event Handle. This handle specifies the Processor Node that contains the Event Block. The low 16 bits specify the physical address of the block so that it can be found quickly by the PNC. The conventional use of segment F8 means that the operating system can also access that data structure simply by replacing the high

- 18 -

Bolt Beranek and Newman Inc.

16 bits of the event handle with the constant F8.

Segment F8 is also used in a special way by a class of special PNC functions which perform indivisible operations for the 68000. In these cases, addresses in segment F8 are specified as 32-bit quantities but in fact only the bottom 16 bits are used. These functions are described in Section 3.9 below.

2.4 Design Considerations

The Memory Management hardware implements a virtual memory system as described above. The design of any virtual memory system raises complex issues. This section discusses some of the decisions which went into this design and elaborates some areas which require special care in the software which interfaces to the memory system.

Unfortunately, the ASAR cannot point to any arbitrary map location because the mapping register which will be used is not the sum of the ASAR and the segment being addressed, but rather the "OR" of the two.

In practice, this requires that the rightmost N bits of the ASAR be zero for a space of 2**N segments. The operating system manages these registers using a "buddy system" allocator which matches these constraints well.

- 19 -

Bolt Beranek and Newman Inc.

A similar restriction occurs in that the adder in the translation does not carry past 16 bits in the physical memory space. This means that there are boundaries in physical memory every 2**16 (or 64K) bytes which segments may not cross. This boundary need not be visible to the application software, and is easily hidden by the physical memory allocation software: since the physical memory allocator will not allocate a block of memory which crosses this boundary, segments which cross it cannot be constructed.

At any given time a program in the 68000 sees a particular virtual address space. A virtual address space is limited to a fixed range of segments. Each segment has certain protection attributes, and its segment length may also be limited to less than 64K bytes. Ordinary main memory write requests are suppressed in hardware if any kind of protection violation occurs; the 68000 sees a 'bus error' condition. For I/O and interprocessor accesses the microcode checks explicitly for access violations. However, protection in subspace zero works a bit differently.

Subspace zero is mapped into segments 0 and FF with all types of access allowed. However, the specific microcode functions are protected in three stages. First. an error is generated in hardware if the fundamental protection requirements for the specific function are not satisfied. Second, some of the functions make additional specific checks. Third, if the segment

- 20 -

Bolt Beranek and Newman Inc.

being referenced is outside the allowable range, hardware generates a bus error.

There is one quirk in the operation of the protection mechanism which may need to be understood when debugging operating system routines. The problem occurs during a kernel mode reference to a segment which is out-of-range. The hardware starts to use the invalid SAR specified by the address; if the SAR specifies anything but subspace zero there is no problem. However, if all other protection requirements are satisfied, most subspace zero functions will not be inhibited and will execute normally, although the 68000 will still get a bus error during the third stage discussed in the previous paragraph. This may be bad, since, with very low probability, a wild memory access in kernel mode could have undesirable effects. Concrete examples include writing the misc and AsAr, and side effects while reading the PNC status register.

The solution is to be careful to avoid wild stores when running in kernel mode; use the user-mode write access routine to check pointers acquired from unprotected areas. Wild reads should not cause significant problems, since their side effects are minimal. This problem would be expensive to fix in hardware or microcode, and should not be serious, at least during normal system operations.

- 21 -

3. Subspace Zero

The Processor Node hardware makes a number of special features available to the 68000. For example, the EPROM, memory management registers, I/O devices, and interprocessor memory accesses are all controlled and implemented by the PNC. Some of these features are invoked by reading or writing special locations in the processor's physical memory address space through what is called subspace zero. Subspace zero is mapped into segments O and FF of every address space in the machine.

Subspace zero is one of the four memory subspaces of the Processor Node. It includes all of the special PNC registers. EPROM, the memory management register file. and locations 64K-96K of physical memory. It is 64K bytes (one segment) long and is laid out as follows:

0000-0007	R_X	EPROM bytes 0-8 (Reset vector)
0008-00FF	R_X	Physical memory 010008-0100FF
0100-7FFF	R_Xr_x	Physical memory 010100-017FFF
8000-BFFF C000-C7FE C800-CFFF	R_Xr_x RW	EPROM (up to 16K bytes) Segment Attribute Registers Register group A, individually protected
D000-DFFF	_Ww_	Register group B
E000-EFFF	RW_r	Register group C
F000-FFFF	RW	Register group D

The control registers in groups A-D are generally located at 256 byte intervals within the groups. Closely related functions will be handled within a single 256 byte functional interval. Frequently, accessing any location within the interval will have

Bolt Beranek and Newman Inc.

the same effect as referencing the first location in the interval. Bytes writes are generally not supported.

Figure 5 summarizes the available functions; most of these are discussed in detail in individual sections below.

Several PNC functions use parameter blocks to pass arguments to the PNC and return results from the PNC. There is a special consideration in their use. The PNC checks that the program can read and write the contents of the parameter block. Normally, for this purpose, the 68000 Supervisor mode flag and the Processor Node's Kernel mode flag are combined to yield a composite "kernel mode". However, in the case of these parameter blocks, the 68000 Supervisor mode flag is ignored. Since the operating system uses the Kernel mode flag, there is no problem. However, it is not good enough to assume that an interrupt routine is in kernel mode unless the Kernel mode flag has been set explicitly. A further consideration is that these parameter blocks must be located in the local memory of the Processor Node.

3.1 EPROM

The specification for EPROM is straightforward, except that the first 8 bytes appear at locations 0-7, as well as with the rest of the the EPROM at location 8000 and up. This is so that the reset interrupt vector is available at power-up. Space is reserved in the address space for up to 16K bytes of EPROM. As

Bolt Beranek and Newman Inc.

D000 L _W__w_ Request block transfer Btran E000 L RW_r__ rte Read or set real time clock (62.5 usec) E700 S _W____ Set interval timer (62.5 usec) sItime E100 B RW_r___ Read or set Processor Node number pnn E200 B R___r__ E200 B _W____ Last reset request's Processor Number rrpnn rrint Request remote interrupt E202 B _W_ Request remote reset rreset E300 S R__r__ E302 S R__r__ leavker Read ASAR, leave kernel mode, enable Read ASAR, enter kernel mode entker E304 S RW_r__ AsAr Read or Write ASAR entkerin E306 S R___r___ Read ASAR, enter kernel mode, inhibit PNC_post F300 L _W____ Post Event PNC_enq E400 L _W_ Supervisor enqueue function E404 L _W_ PNC_deq Supervisor dequeue function PNC_push E408 L _W_ Supervisor push function PNC_rem E40C L _W Supervisor remove queue element function PNC_cTx E410 L _W Clear-then-xor bits in memory PNC_cTa E414 L _W_ Clear-then-add bits in memory E500 L _W_ dq_poll Poll dual queue E520 L __W_ Dequeue from dual queue: [event-to-post] dq_deq E560 L _W_ High-priority dequeue: [event-to-post] dq_pdeq dq_fetch E580 L _W_ Fetch-an-event from dual queue dq_enq E5AO L _W_ Enqueue on dual queue: [any long] E5E0 L _W_ dq_stack Stack data on dual queue: [any long] E600 S _W_ Set PNC misc register misc E400 S R___r___ Microcode version number rdvern F000 S R__ Read INTr rdint F000 S _W andint AND to INTr iorint F002 S _W_ IOR to INTr mCr_PEH[] F100 S R_ High word of parity error address mCr_PEL[] F110 S R_ Low word of parity error address mCr_CPE[] F120 S _W_ mCr_DAR[] F140 S _W_ Clear Parity error Disable Auto-Refresh mCr_EAR[] F1C0 S W Enable Auto-Refresh Read and clear PNC status register PNCsRC F200 S R_ F200 L _W___ Uprobe Check virtual address

Figure 5 . Control Registers

- 24 -

т

Bolt Beranek and Newman Inc.

long as an EPROM shorter than 16K is installed, additional images of the EPROM will occur.

3.2 Subspace Zero Main-Memory

The region of physical memory from 10008 to 17FFF is mapped by the hardware into addresses 0008 through 7FFF of subspace 0. This supports the 68000 interrupt vectors (bytes 8-511) and the operating system kernel including all interrupt handling routines, the standard protected library routines. and other standard library routines, as desired. To protect the vectors and code, this region of subspace zero is given R_Xr_x access. Of course, this memory may be mapped in with any protection by the supervisor using subspace 2 or 3.

3.3 Segment Attributes Registers

There are 512 32-bit SARs, which appear at location COOO in subspace zero. They can be read or written in kernel mode as 32-bit long integers or 16-bit integers; byte writes are not supported (the same thing would be written into both bytes of the word). The bit-wise layout of a SAR is shown in Figure 6.

- 25 -

SEGMENT ATTRIBUTE REGISTER



ADDRESS SPACE ATTRIBUTE REGISTER



SAR and ASAR Layout Figure 6

Bolt Beranek and Newman Inc.

3.4 Address Space Attribute Register

The layout of the ASAR is shown in Figure 6. The Address Space Attribute Register (ASAR) contains a number of important fields, some of which can be set directly by the user. Therefore. a user-mode method for setting and/or clearing these fields is necessary.

The address space size field controls how many segments appear in the current virtual address space (excluding segments F8-FF which are always present). The sizes must be powers of two; the coding is given in Figure 6.

The ASAR is an actual hardware register, but the microcode keeps a copy of the ASAR in an alu register, and the function which reads the ASAR actually references that register instead. In kernel mode all 16 bits can be written with a single operation by storing into the global variable AsAr. The ASAR can be read at four different locations. However, all but AsAr have sideeffects which change the value of the ASAR just after the read has occurred. Reading the variable leavker clears the Kmode and intINH bits; entker sets the Kmode bit; and entkerin sets both the Kmode and intINH bits. With these functions, the supervisor can enter kernel mode or inhibit interrupts and save the previous state indivisibly.

Bolt Beranek and Newman Inc.

3.5 Real-Time Clock/Timer

The PNC maintains a 32-bit time-of-day clock and a 16-bit interval timer. The resolution of each clock is 62.5 microseconds, giving a maximum timer interval of 4.096 seconds and a time-of-day period greater than 74 hours. The interval timer initiates a 68000 interrupt on level 2 when it reaches zero. At that time, it is reset to request a new interrupt in 4.096 seconds.

These two functions use two internal registers that record the time-till-next-interrupt (in a PNC register) and time-ofnext-interrupt (in main memory); their difference is the current time-of-day. The value of the time-of-day is available to the user and system as rtc. Since rtc is two words long and can change at any time. care must be taken to read it reliably. The 68000 must execute a "movl rtc, <ea>" instruction which takes two memory cycles. During the first cycle the PNC calculates the correct 32-bit time. returns the high word, and stores the low word into an internal PNC register. During the second cycle it simply returns the value from that register. Most of the operations that are done on longs by the 68000 operate in the correct order. However, pushing arguments on the stack accesses the words in the wrong order so one should not pass rtc directly as an argument to a function.

- 28 -

Bolt Beranek and Newman Inc.

To set the timer interrupt interval. store the number of 62.5 microsecond ticks in the interval. as a short unsigned integer, into sItime. Only requests which reduce the current interval are honored. When a timer interrupt occurs, the 68000 should first clear the interrupt request (see niR2 in the INTr), then reset the timer if desired.

Because of a bug in the current microcode, the programmer must be careful not to store a zero into the timer since this will cause the real time clock to loose 4 seconds and the timer to be reset to expire in 4 seconds. This will be fixed in the future.

It is also tricky to set rtc reliably. Since this is a rare event. we do not try to solve this problem directly in the microcode; instead, a special procedure must be used by the 68000:

The 68000 executes a 'movl' instruction to location ffe000 (rtc); this will cause two memory cycles, the first to write ffe000, the second to write ffe002. During the first cycle we simply store the high word in clknext. During the second cycle we add in the timetill-next-interrupt and store the result in clknext+2; the carry. if any, is ignored. That means that our answer is wrong if there was a carry. or if the interval timer was incremented between the two cycles and a carry occurred. The 68000 program MUST check for this by reading the time-of-day clock and comparing the time it tried to set with the time read; if they are not within a few ticks of each other this process must be repeated.

- 29 -

Bolt Beranek and Newman Inc.

3.6 Block Transfer

A microcode supported block transfer facility is available to transfer a block of data from one location to another. The 68000 program activates this facility by writing the address of a parameter block with the following format into **Btran**.

struct btretrl	/# block transfer control block #/
char #bt_to; short unsigned bt_len; char #bt_from;	/# virtual address of destination #/ /# length of transfer in bytes [minus 1] /# virtual address of source #/
<pre>}; [byte count minus one (16 bit</pre>	s_{x} , unsigned, but 0 <= bc-1 < 0x8000)]

The protection mechanisms require that the transfer not cross a segment boundary and not be to or from I/O or subspace zero. It must also be legal for the 68000 to read and write into the parameter block and to write into the destination area and read from the source area. These tests are performed using the mode the 68000 had when it specified the parameter block. Protection violations generate a bus error.

There may be from one to three processors involved in a single block transfer. During a block transfer the source and destination processors will be quite busy. since the switch will try to use 3/4 of the total PNC bandwidth in these processors. I/O transfers have priority over block transfers, but 68000 memory access requests do not, and the 68000 will run a great deal slower than normal during a block transfer. If the processor which requested the block transfer is not involved in

- 30 -

Bolt Beranek and Newman Inc.

passing the data, it simply continues normally until it does another switch operation which interacts with the block transfer.

Because block transfers can use so much switch and processor bandwidth, it is important to consider their impact on other switch traffic and system latencies. The most common result of excessive contention in the switch is that some messages will be delayed past the timeouts which normally detect broken or missing hardware. These timeouts are currently set to about 10 milliseconds. If they are exceeded level 7 interrupts result.

In an attempt to help reduce switch contention problems, the originating processor must break up long block transfer requests into a series of shorter requests, so that other switch traffic will have a chance to get through. This is done by the library routine that handles block transfers.

3.7 Post Event

Events are the central operating system process control primitive. They may be posted to notify a process of some interesting happening in the machine. To post an Event, the 68000 writes the address of a parameter block into PNC_post. The parameter block is specified as follows:

- 31 -

struct PNC_pb
{
 EH p_handle; /# Event Handle #/
 long p_postdata; /# Stored into Event Block #/
 short bits p_reply;
};

The Event Handle indicates an Event Block which may be either in local memory or on another processor node. Switch errors or Event Handles which specify an invalid Processor Node will generate a level-7 interrupt (like a remote read error would).

The reply code in the parameter block reports on the result of the posting operation. If the Event Handle is invalid, the reply code will be one of the following:

0100 - bad event pointer 0200 - bad sequence number

Otherwise, the reply code is simply the old value of the e_flags byte from the Event Block as follows:

0001 - event was already posted 0002 - event was already posted more than once 0004 - it is illegal to post this event more than once

These three flags represent the state of the Event Block before this post. It would be an error to post this Event more than once if the Event Block says that this is illegal. In that case, the PNC post function will fail. We can detect that this has happened by noting that it is an error only if bit code 4 was on

Bolt Beranek and Newman Inc.

and one of the other bits was also on. Combining the error codes from above and this constraint, we can see that reply codes 0-4 are normal. while codes 5 and above indicate various error conditions.

The Event mechanism assumes that the Event Block and Process Control Blocks have the following layout. See the operating description for further details.

/# Event Block #/ struct EBLOCK /# Link to next event block #/ struct EBLOCK #e_next; /# Block type BT_EVNT = 2 #/ char e_type; /# Flag bits (see above) #/ char e_flags; /* Spare byte */ char e_spare0; /* Block sequence number */ char e_seqno; /* Protection bits (reserved) */ long e_prot; /* Handle of owning process */ PH e_owner: /* Data passed with post */ long e_data; ... } /* spares */ /# Process Control Block #/ struct PCB /# Link to next process block #/ struct PCB #p_next; /# Block type #/ char p_type; /* Process state flags (see below) */ char p_state; /# Spare byte #/ char p_spare0; char /# Block sequence number #/ p_seqno; /# Protection bits (reserved) #/ long p_prot; /# Error event-handle #/ EH p_erreh; struct q_ctrl #p_que; /# Current scheduler queue #/ /# Posted event block queue #/ struct q_ctrl p_eventq; /# other fields not used by post #/ ... } /# Layout of p_state: #/
p_onque = 1 /# process cannot be put on a scheduler queue now #/ /* process is _ sted */
/* process is runnable */ p_posted = 2 = 4 p_run $p_frozen = 8$ /* process cannot become runnable */

Bolt Beranek and Newman Inc.

In addition to these data structures. the post microcode also depends on CurQ, a pointer to the currently active scheduler queue, and on the layout of the array of scheduler queues, to decide whether to invoke the scheduler.

The actual algorithm used to post an Event is as follows:

1.	Check the block type in the specified event block
2.	Check the sequence number in the specified event block
3.	Test if the event block is already posted; if so:
	3.1 Set posted-more-than-once flag
	3.2 Return 'was-posted' or 'illegal-multiple-post' reply
4.	Set event-posted flag; store user data in event block
5.	Enqueue the event on the owner's event queue
6.	Set process-posted flag and process-on-queue flag
7.	If process-on-queue flag was set, return normal reply
8.	Compare priority of queue with running-process-queue;
	set interrupt level 1 if context switch is required
9.	Enqueue the process on the proper scheduler queue
10.	Return normal reply.

3.8 Dual Queue Functions

There are a number of Dual Queue functions, all of which require a parameter block with the following format:

struct	PNC_dqpb	/# Dual queue handling functions #/
QH long char char };	dq_handle; dq_datum; bits dq_code; bits dq_flgs;	/# queue handle #/ /# datum or EH #/ /# reply code, see dRC #/ /# return code flags, see q_flags #/

The dq_handle is always overwritten in one of three ways: by a copy of the user data, by data, or by an Event Handle

Bolt Beranek and Newman Inc.

extracted from the Dual Queue. In the cases when an Event Handle is returned, this allows the 68000 to post it immediately, using the same parameter block.

The Dual Queue may be on any Processor Node in the machine. If the Processor Node portion of the handle is invalid, the switch error will generate a level-7 interrupt (like a remote read would).

The various dual queue functions are enqueue. dequeue. stack, priority-dequeue, fetch (an event), and poll (for data). These functions and other dual queue features are specified below.

dq_pollPoll dual queuedq_deqDequeue from dual queue: [event-to-post]dq_pdeqHigh-priority dequeue: [event-to-post]dq_fetchFetch-an-event from dual queuedq_enqEnqueue on dual queue: [any long]dq_stackStack data on dual queue: [any long]

It is important to distinguish between the enqueue/dequeue functions, as requested by the 68000 and the Chrysalis system calls which use these functions. It is also important to distinguish between the dequeue function and the extract operation. If data is available, the dequeue function invokes the extract operation; otherwise it uses the insert operation. The same is true for the the enqueue operation, which may do either an insert or an extract.

Bolt Beranek and Newman Inc.

Dual queues have two sections, a queue header (see layout below) and a ring buffer. The ring buffer may have either data entries or Event Handles, or may be empty. A flag bit in the queue header distinguishes data queues from Event queues. A queue may be frozen by its owner (for debugging purposes, etc.), by setting a flag bit; in this case all dual queue requests return the 'frozen' reply code.

When dual queues are used as locks, an empty queue represents a locked lock; to unlock the lock, the process which is holding the lock uses enqueue to store something on the queue (actually its Process Handle is stored as a debugging aid). Anyone who needs the lock can use dequeue to wait for the lock, or poll to test the lock. Setting the 'lock' flag bit limits the queue to a maximum of one data entry at a time. and thus prevents inadvertently unlocking a lock more than once.

PNC Dual Queue return codes (high byte). The low byte is the new value of q_flags, except for errors:

 $dRC_FRZN = 0000$;reply: frozen dRC_BQH = 0100 ;error: bad queue handle dRC_SNE = 0200 ;error: sequence number error $dRC_MUNLK = 0400$;reply: attempt to multiply unlock (enq) $dRC_FULL = 0800$;reply: queue is full (eng/stack/deq) ;reply: queue is empty (fetch/poll) $dRC_EMPTY = 1000$ $dRC_EXTRT = 2000$;reply: extracted a queue entry $dRC_INSRT = 4000$;reply: inserted a queue entry

Bolt Beranek and Newman Inc.

Queue Header layout (also see operating system documentation): struct DUALQUE struct DUALQUE #q_next; /# Link to next queue header #/ /* Block type BT_DQH = 6 */ q_type; char /* Flag bits (see above) */ char q_flags; /# Spare byte #/ q_spare0; char /* Block sequence number */ char q_seqno; /# Protection bits (reserved) #/ long q_prot; /* Owner's Event Handle */ EH q_ownevnt; /# Extract address #/ short q_exadd; /* Insert address */ short q inadd; /* End-of-queue address (last+4) */ q_endadd; short /* Start-of-queue address */ q_stadd; short /# Spare byte #/ char q_spare1; /* Queue address bits 19.16 */ char q_queueh; /* At time of last extract: element long q_lastext; which would have been inserted #/ /* Time of last extract */ long q_exttime; q_instime: /# Time of last insert #/ long ... }

Bits in q_flags:

q_frozen	Ξ	8	queue is frozen by owner;
q lock	=	4	queue may have only one data entry;
•	=	2	;must be zero!
q_events	=	1	queue has events (otherwise has data);

A library routine is used to initialize a dual queue. This routine allocates a queue header and a block of memory for the ring buffer. The ring buffer must be allocated within a single 64K block. The physical address of the first word is stored in q queueh and q_stadd. Copies of q stadd are stored in q_exadd and q_inadd. The ring length must be an exact multiple of 4 bytes; q_stadd plus the ring length is stored in q_endadd. To determine the size of the ring buffer, it is necessary to determine how many objects may be present and how many processes may be waiting in the Dual Queue. The queue must be large enough

Bolt Beranek and Newman Inc.

1

1

to support the larger number of items. Each item is 4 bytes long and space for one item is unused. As a result, the minimum ring length is 8 bytes.

The dual queue mechanism includes a number of debugging aids of which the user should be aware. These include the various legality and overflow checks mentioned above; in addition, the microcode records the time of last insert and of last extract. and the identity of the last extractor. When using poll you should supply an Event Handle, as you would for dequeue. to keep the debugging information valid. You should supply your process handle whenever you use fetch, and when you use enqueue to unlock a lock. A function which examines the current status of a lock and prints its recent history will be provided to help in debugging.

The actual Dual Queue algorithm is as follows:

- 1. Check the block type in the specified queue header.
- 2. Check the sequence number in the specified queue header.
- 3. If the dual queue is frozen, return 'frozen' reply.

4. Decode the function requested and the queue state to decide whether to try to extract an entry or to insert an entry.

To extract:

5x. If queue is empty;

reverse queue state and try to insert instead (go to 6i). 6x. If last entry in ring,

- reset extract address to start of ring.
- 7x. Save the user-data for debugging purposes.
- 8x. Extract an entry.
- 9x. Update the time-of-last-extract.

10x. Return entry with 'extracted something' reply code.

- 38 -

Bolt Beranek and Newman Inc.

To insert: 5i. If data queue is not empty and this is a lock: return 'multiple unlock' reply code. 6i. Test if this is a 'polling' or 'fetch' request; if so. return 'empty' reply code. 7i. Test if inserting at the beginning or end of the queue. 8i. Update the appropriate ring pointer, unless the queue was full, otherwise return 'full' reply code. 9i. Insert the user data. 10i. Update the time-of-last-insert. 11i. Return 'inserted something' reply code.

3.9 Various Kernel Functions

This section describes microcode functions that involve kernel mode access to control blocks or other data in physical memory, in the range 0-64K bytes (segment F8). Manipulation of true virtual addresses is not possible in these functions, and only very limited error checking is provided. To initiate one of these functions, the supervisor provides the 24-bit virtual address of a parameter block in local memory (subspace two), via a movl instruction. The block will have various formats. depending on the function involved. Sometimes results are returned in the parameter block, and sometimes various data structures are modified. If errors are possible, error codes are parameter block. The functions run returned in the as uninterruptable units, which is their primary reason for existence; their speed advantage, though possibly significant, is secondary.

Bolt Beranek and Newman Inc.

The following functions are available, depending on where the address of the parameter block is stored:

Name Function

PNC_enqEnqueue block on the end of a queuePNC_deqDequeue(pop) block from the beginning of a queuePNC_pushPush block onto the beginning of a queuePNC_remRemove specified block from anywhere on a queuePNC_cTxClear-then-xor specified bits in memory word;
save old valuePNC_cTaClear-then-add specified bits in memory word;
save old value

In the specification of control blocks, starred parameters (**) are parameters which are returned by the microcode, as opposed to normal parameters which are supplied by the supervisor.

3.9.1 Enqueue, dequeue, push, remove

The scheduler queueing functions expect queued items to have following format:

word at 0: xx word at 2: address of the next element on the queue. or 0. which indicates that this is the last element words at 4: arbitrary data

The microcode uses only the word at byte 2. The enqueue and push functions set and maintain the contents of that word; dequeue and remove use it, but do not modify it. The data in word zero is established and used only by the 68000 code. The same is true for all words specified as 'xx' in the other data structures

Bolt Beranek and Newman Inc.

specified below.

The queue header:

The parameter block for the enqueue/push functions:

word at 0: xx word at 2: address of the queue header word at 4: xx word at 6: address of the element to add

The parameter block for the dequeue(pop)/remove functions:

word at 0: xx
word at 2: address of the queue header
word at 4: xx
word at 6: address of the element dequeued,**
or 0, which indicates that the queue was empty**
 (for remove, this address is supplied by the 68000,
 and is cleared if the element is not found**)

No validity checking is attempted for these parameters.

3.9.2 Clear-Then-XOR and Clear-Then-Add

The clear-then-xor PNC_cTx and clear-then-add PNC_cTa functions are used to modify a word in supervisor memory and read back the old value at the same time. They are mostly used to solve potential interrupt bugs. The old word is read from memory and stored in the parameter block. Then the bits specified in the parameter block mask word are cleared from the value of old

- 41 -

Bolt Beranek and Newman Inc.

word, the parameter block data word is xor'ed (or added) to the result, and the word is stored back into memory.

The parameter block for the clear-then functions has the following format:

word at 0: xx
word at 2: address of the word to modify
word at 4: a word which contains the mask of bits to clear
word at 6: a word which contains bits to xor or add to memory
word at 8: old value of the word specified**

Note that this can be used to exchange bits, bytes, or entire words; it can also be used to xor, and, ior. and add to memory, etc. It is an extension of the idea of using exchange to provide indivisibility.

3.10 Misc register

The PNC misc register has two sections:

bits 7.4 - path enable selection, paths 3.0 bits 3.0 - header checksum. bits 3.0

This register can only be set as a unit by the 68000, so the operating system should maintain a shadow copy to enable the fields to be updated separately.

Bolt Beranek and Newman Inc.

3.11 Interprocessor Interrupts and Resets

To request a remote processor level-7 interrupt. store the processor number, as a byte, into rrint. This is not really useful as a high-bandwidth signaling mechanism, since the remote processor's supervisor pushdown list could overflow if too many level-7 interrupts arrived at once.

To request a remote processor reset, store the processor number, as a byte, into rreset. Note that this will completely destroy the state of the remote 68000 and PNC, and will restart the remote operating system. Although main memory will be preserved by the reset, parts of it will be reused by the operating system during the restart; therefore, important debugging information may be lost. The reset will always succeed, except in the presence of broken hardware. It should be used only in emergencies. The identity of the processor which last reset a given processor can be read, as a byte, from rrpnn in the processor which was reset.

3.12 Interrupt Control Register

The interrupt control register (INTr) contains a number of independent bits, some of which can be set directly by the PNC. Therefore. non-interruptable methods for setting and clearing these bits are necessary. This is the INTr layout (a leading n or ~ means the function is active when the bit is zero):

- 43 -

Bolt Beranek and Newman Inc.

Report No. 4845

bit 7 - nliteLED "red LED on PNC board bit 6 - rand stop the randomizer clock bit 5 - niR5 ~68000 level 5 interrupt request bit 4 ~68000 level 2 interrupt request - niR2 "68000 level 1 interrupt request Used by the PNC - do not change bit 3 bit 2 - niR1 - (Reserved) bit 1 Used by the PNC - do not change - (Reserved) ~68000 level 7 interrupt request bit O - niR7

Data written into the variable and int is bitwise ANDed into the INTr, while data written into orint is bitwise ORed into the INTr; these functions allow bits to be set or cleared with no chance of error due to interrupt bugs. A 68000 IOR-to-memory instruction would not work since the PNC might modify the INTr between the 68000 read and rewrite cycles.

All 8 bits are saved in the low byte of an alu register, and an attempt to read the INTr actually references that register instead; the register is also used to restore the real INTr after certain protection checking functions in the microcode. We plan to use the high-order byte of the INTr to report certain error conditions detected by the PNC of the type which do not cause level 7 interrupts, thus expanding the PNC status register by eight bits. [This is simply a warning of things to come.]

The microcode reset code curns on the LED and clears all interrupts; once the local operating system has successfully joined the global operating system. it turns off the light to indicate that the node is in service. If the node goes out of service the light will be turned on to indicate which Processor

- 44 -

Bolt Beranek and Newman Inc.

Node is having the problem.

The switch randomizer must be initialized to a different point in each Processor Node. This is done during initialization by turning off the clock to the switch randomizer with rand for a time proportional to the Processor Node number.

Bits 1 and 2 are used exclusively by the microcode; do not tamper with them.

Bits 0, 3, 4, and 5 control interrupts to the 68000. If any of these bits are cleared, an interrupt is caused on that interrupt level. Except for level-7 interrupts. the operating system must logically clear (really set) the appropriate interrupt request bit in each interrupt service routine, otherwise the interrupt will immediately recur when the routine terminates. Level-7 requests are automatically cleared by the PNC (or the 68000) just as the interrupt routine is being initiated; thus the level-7 handler must be written to be reentrant, and level-7 events which occur while the handler is running will cause nested interrupts -- otherwise such events might be lost completely.

Note that interrupt requests can be lost if a second request occurs before the previous request at the same level has been serviced. You are safe if you do not initiate any action which could result in an interrupt until you have logically cleared the corresponding interrupt bit.

Bolt Beranek and Newman Inc.

There is a microcode routine which provides an interrupt vector to the 68000 for all external interrupt conditions. The 68000 requests a vector for a specific interrupt level. Levels 1.2.5.6,7 are assigned in the microcode to coincide with the 68000 'Interrupt Auto-Vector' of the corresponding level (see the 68000 manual, page 5-5). Levels 3 and 4 use an interrupt vector provided by an I/O board (if valid, otherwise the Auto-Vector is used). The full 16-bit interrupt vector supplied to the 68000 is stored by the microcode in the intVEC array in main memory. with one entry per interrupt level [1-7]. Currently, this array is of little interest except for I/O interrupts.

3.13 Microcode Version Number

Each version of the microcode PROMs will have a distinct version number which can be read by the 68000 as rdvern. This version number is specified in the revision line on page 1 of the microcode listing. When a new set of PROMs is created it will be assigned a number P and will initially have the version number 0xP000. Each time the PROMs are patched, a bit will be set in the low 12 bits of the version number. starting from the right. For example, PROM set seven will begin as version 0x7000 (7.000); as it is patched its version number will change to 7.001, 7.003, 7.007, 7.00F, etc.

- 46 -

Bolt Beranek and Newman Inc.

3.14 Memory Control Registers

Up to 4 memory boards may be attached to a Processor Node. Each board contains several control registers. The variables that control these boards are actually arrays where the subscript indicates which board is being addressed. For example, to clear the parity error on board 2, the programmer writes into mCr_CPE[2]. It does not matter what is written into this variable.

These boards are able to detect parity errors and to report the address that contains the error. When a parity error is detected, the physical address (bits 18.0) is saved in mCr_PEH and mCr_PEL, the sign bit of mCr_PEH is set. and an interrupt is requested on level 6. The data in these words is not valid unless the sign bit is set. The sign bit is cleared by writing anything into mCr_CPE.

The dynamic memory chips used on the memory boards must be refreshed to maintain their data. Normally the PNC does this, but when power fails, the PNC stops. To prevent loss of data, battery power may be provided to the memory boards, and special auto-refresh circuitry may be enabled to support the memory while the rest of the Processor Node is turned off. A memory board will not do normal read or write operations while in auto-refresh mode. mCr_DAR is used to disable auto-refresh and mCr_EAR is used to enable it. The proper procedure to be followed during a

- 47 -

Bolt Beranek and Newman Inc.

reset is described under the section on the PNC Status Register.

3.15 PNC status register

The PNC status register includes various bits which are useful for diagnosis of bus errors, resets, switch errors, etc. All of the bits but 'pwr.low' are cleared automatically when the status register is read, so they must be processed by the 68000 at once. The bits marked with an asterisk produce a level 7 interrupt when set. Those with two asterisks produce a bus error.

pwr.low	=	8000		PNC power is low
pwr.int	=	4000	*	PNC power just went low
rm.int	Ξ	2000	#	remote interrupt request
rmPerr.int	=	1000	*	remote memory read reply had an error
rep.long	Ξ	0800	#	waited too long to get a reply
req.long	Ξ	0400		waited too long to send a request
unex.reply	=	0200		receiver got an unexpected reply message
ack.hce	Ξ	0100		error detected in header checksum
ack.err	=	0800		error detected in acknowledgement message
req.err	=	0040		error detected in request message
vlm.err	=	0020		error detected in variable length message
		0010		unassigned
unimpl.fnc	=	0008		unimplemented misc. function
unimpl.int	=	0004	**	unimplemented 68000 request
halt.reset	=	0002		68000 halted, initiating a reset
unspec.int	3	0001	**	unspecified microinterrupt occurred

When power starts to fail, the 68000 will get a level 7 interrupt; the handler must check pwr.int and take appropriate action. A second bit, pwr.low, is also set and is not cleared; it prevents multiple level 7 interrupts. When the 68000 has done what it can about the situation it should halt (the way to halt

- 48 -

Bolt Beranek and Newman Inc.

is to make the supervisor push-down list inaccessible, then cause a bus error). The microcode will set halt.reset, clear all the other bits, put memory in auto-refresh mode, and start to reset. Resetting cannot succeed until power is normal again; if power goes all the way down and comes back later, the power supply will initiate a new-power type reset, which will clear halt.reset.

3.16 Verify User Write-Access

When the supervisor stores data at an address provided directly by a user, it must ensure that the user has the right to modify that location. It can do this by first storing the ADDRESS (as a long) into Uprobe. The microcode will determine if the address would have been legal for a user-mode nonkernel write, and will otherwise generate a bus error. Addresses in subspace zero will always generate bus errors, which prevent this type of store from directly triggering PNC functions, whether or not such a function would have been legal for the user to request independently.

For example, imagine a kernel-mode subroutine which stored the location of a block of data at an address specified by a user program. If the user specified the address ffd000, and the subroutine did the store without checking, the block transfer microcc⁻ would be invoked, and it would interpret the address as the location of a control block specifying block transfer

Bolt Beranek and Newman Inc.

para sters. Even though the block transfer function checks its parameters for validity, those checks might well be defeated by the fact that the subroutine is in kernel mode, and thus valuable information might be destroyed. Thus the need for checking is established. Using the checking function solves this problem, since the address supplied by the user is in subspace zero, and a bus error is generated during the check function, before the store instruction is executed in the subroutine.

The checking function considers all addresses in subspace zero to be illegal for the following reason. Assume instead that it allowed access to addresses which the user himself could have accessed. Since the user can write into the address which triggers a block transfer directly, the previous example would pass the tests, and still potentially destroy information. More subtle tests seem impractical in the microcode. If the restriction that all subspace zero addresses are illegal is unacceptable in a particular case, it is always possible to leave kernel mode before doing the requested store operation, and reenter as necessary.

3.17 Conclusion

This document describes microcode version 1.003 (see Section3.13). The microcode occupies approximately 3/4 of the 1024 available words of micromemory. The unused space may

- 50 -

19 V

1

Bolt Beranek and Newman Inc.

eventually be used for additional PNC functions that will speed up the system or provide additional functions. Some prime candidates include the process multiplexer (currently in assembly language), object management functions, and floating-point control functions.

The functions described here are the lowest level facilities of the Processor Node. Many of them will never be seen by the application programmer since they are used by higher level operating system functions. We expect to describe those functions in a future technical report.

Bolt Beranek and Newman Inc.

DISTRIBUTION OF THIS REPORT

Defense Advanced Research Projects Agency Dr. Robert E. Kahn (2) Dr. Vinton Cerf (1)

<u>Defense Supply Service -- Washington</u> Jane D. Hensley (1)

Defense Documentation Center (12)

<u>USC/ISI</u> Dr. Danny Cohen (2)

MIT/Lincoln Labs Dr. Clifford J. Weinstein (3)

SRI International Earl Craighill (1)

<u>Rome Air Development Center</u> Neil Marples - RBES (1) Julian Gitlin - DCLD (1)

Defense Communications Agency Gino Coviello (1)

Bolt Beranek and Newman Inc. Library Library. Canoga Park Office R. Bressler R. Brooks P. Carvey P. Castleman G. Falk J. Goodhue E. Hahn E. Harriman F. Heart M. Hoffman M. Kraley A. Lake W. Mann R. Rettberg P. Santos E. Starr E. Wolf

- 52 -

ASAR. 25, 27 AsAr. 24, 27 Btran. 24, 30 CurQ. 34 Kmode. 24, 40, 41 PNC_cTa. 24, 40, 41 PNC_cota. 24, 40, 41 PNC_cota. 24, 40, 41 PNC_deq. 24, 40, 41 PNC_post. 24, 40 PNC_post. 24, 40 PNC_post. 24, 40 PNC_rem. 24, 40 PNC_serC. 24, 40 PNC_rem. 24, 40 Aff. 24, 40 PNC_rem. 24, 40 PNC_rem. 24, 40 Aff. 24, 43 Aff. 24, 45 Aff. 24, 45 Aff. 24, 47 PNC.pest. </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>								
AsAr. 24, 27 Btran. 24, 30 Kmode. 24, 40 PNC_cTa. 24, 40, 41 PNC_deq. 24, 40 PNC_post. 24, 40 PNC_rem. 24, 43 Sar. 24, 43 Sdq poll. 24, 35 dq sqq. 24, 35 dq sqt. 24, 35 dq sqt. 24, 35 dq sqt. 24, 35 dq sqt. 24, 47 mCr_DAR. 24, 47 mCr_DA	ASAR							25. 27
Btran. 24, 30 CurQ. 34 FMC_cTa. 24, 40, 41 PNC_cTa. 24, 40, 41 PNC_ceq. 24, 40, 41 PNC_ceq. 24, 40, 41 PNC_post. 24, 40 PNCsRC. 24 Samdint. 24, 40 qdq eq. 24, 35 dq fetch. 24, 35 dq_stack. 24, 35 dq_stack. 24, 35 qetker. 24, 27 entkerin. 24, 27 intint. 24, 27 entkerin. 24, 24 indrint. 24, 27 entkerin. 24, 27 intit. 24, 27 entkerin. 24, 27 intit. 24, 47 mCr_DAR. 24, 47	AsAr							24, 27
CurQ. 34 Kmode 27 PNC_cTa. 24, 40, 41 PNC_deq 24, 40, 41 PNC_post. 24, 40, 41 PNC_post. 24, 40 PNC_rem. 24, 40 PNC_rem. 24, 40 PNC.sRC 24, 40 SAR 25 uprobe. 24, 43 andint. 24, 35 dq eqq. 24, 35 dq fetch. 24, 35 dq_pdeq. 24, 35 dq_stack. 24, 35 entkerin. 24, 27 intINH. 24, 27 intINH. 24, 27 mCr_DAR 24, 47 mCr_PEL 24, 47 mfr_PEL 24, 47 mfr_Mrcr_PEL 24, 47 mfr 24, 47 <td>Btran</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>24.30</td>	Btran							24.30
Kmode. 24, 40, 41 PNC_cTa. 24, 40, 41 PNC_deq. 24, 40, 41 PNC_deq. 24, 40, 41 PNC_oran. 24, 40, 41 PNC_oran. 24, 40, 41 PNC_oran. 24, 40, 41 PNC_post. 24, 40, 41 PNC_push. 24, 40, 41 PNC_push. 24, 40, 41 PNC_rem. 24, 40, 40 PNC_rem. 24, 40, 40 PNC_rem. 24, 44, 40 PNC_rem. 24, 44, 40 Andint. 24, 44, 40 dq deq. 24, 44 dq deq. 24, 44 dq deq. 24, 43 dq deq. 24, 43 dq fetch. 24, 35 dq_pateq. 24, 35 dq_atack. 24, 35 entker. 24, 27 intlnt. 24, 27 intlnt. 24, 27 intlnt. 24, 27 mcr_DPE. 24, 47 mcr_DPE. 24, 47 mcr_PE. 24, 47 mcr_PE. 24, 47 mist. <td>Cur0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Cur0							
PNC_cTa. 24, 40, 41 PNC_deq. 24, 40, 41 PNC_enq. 24, 40 PNC_post. 24, 40 PNC_post. 24, 40 PNC_post. 24, 40 PNC_rem. 24, 40 PNC_post. 24, 40 PNC_post. 24, 40 PNC_rem. 24, 43 Sdq.fetch. 24, 35 dq.poll. 24, 35 dq.poll. 24, 27 intINH. 24, 47 mCr_CPE. 24, 47	Kmode							
PNC_cTx. 24, 40, 41 PNC_deq. 24, 40 PNC_post. 24, 40 PNC_push. 24, 40 PNC_rem. 24, 40 PNC_rem. 24, 40 PNC_rem. 24, 40 SAR. 24, 40 andint. 24, 44 dq deq. 24, 43 dq deq. 24, 35 dq fetch. 24, 35 dq_pdeq. 24, 35 dq_stack. 24, 35 dq_stack. 24, 35 entkerin. 24, 27 intINH. 27 iorint. 24, 27 intRrin. 24, 27 mCr_DAR. 24, 47 mCr_PEL. 24, 47 mCr_PEL. 24, 47 misc. 24, 47 niR1. 44 niR7. 44 niR7	PNC cTa.							24, 40, 41
PNC_deq. 24, 40 PNC_post. 24, 31 PNC_push. 24, 40 PNC_rem. 24, 40 PNCsRC. 24, 40 SAR. 25 Uprobe 24, 43 andint. 24, 35 dq deq. 24, 35 dq poll. 24, 35 dq_polq. 24, 35 dq_polq. 24, 35 entker. 24, 35 entker. 24, 35 entker. 24, 35 entker. 24, 47 mCr_DAR 24, 47 mGr_PEL 24, 47 misc. 24, 43 rint. 24, 43	PNC CTY.					· · · · · · · · ·		24 40 41
PNC_enq. 24, 40 PNC_post. 24, 31 PNC_push. 24, 40 PNCsRC. 24, 40 SAR. 24, 42 dq. 24, 43 dq enq. 24, 35 dq enq. 24, 35 dq fetch. 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 entker. 24, 47 mcr_CPE. 24, 47 mcr_DAR. 24, 47 mcr_PEH. 24, 47 misc. 24, 47 niR1. 44 niR2. 44 niR4. 44 nint. 44 <t< td=""><td>PNC dec.</td><td>•••••</td><td>•••••</td><td></td><td></td><td></td><td>••••••</td><td>24 40</td></t<>	PNC dec.	•••••	•••••				••••••	24 40
PNC_post. 24, 31 PNC_push. 24, 40 PNC_rem. 24, 40 PNCsRC. 24 SAR. 25 Uprobe. 24, 49 andint. 24, 35 dq eqq. 24, 35 dq eqq. 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 entker. 24, 35 entker. 24, 35 entker. 24, 35 entker. 24, 27 intINH. 27 iorint. 24, 27 leavker 24, 27 mCr_DER 24, 47 mCr_DAR 24, 47 mCr_PEL 24, 47 mSc. 24, 47 misto. 24, 43 misto. 24, 43 <tr< td=""><td>PNC end</td><td>• • • • • •</td><td></td><td></td><td></td><td></td><td></td><td>24,40</td></tr<>	PNC end	• • • • • •						24,40
INC_posh. 24, 40 PNC_rem. 24, 40 PNC_sRC. 24, 40 SAR. 24, 49 andint. 24, 44 dq deq. 24, 35 dq fetch. 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 dq_stack. 24, 35 entkerin 24, 35 iorint. 24, 35 iorint. 24, 35 iorint. 24, 35 mCr_DEE. 24, 35 mCr_DEE. 24, 27 intINH. 24, 27 intit. 24, 47 mCr_DEE. 24, 47 misc. 24, 47	PNC post	• • • • • •		• • • • • •	•••••	• • • • • • • • •	* * * * * * * * *	・・・・・ ニィ, マレ クル ラ1
PNC_push 24, 40 PNCsRC. 24, 40 SAR 25 Uprobe. 24, 49 andint. 24, 43 dq deq. 24, 35 dq fetch 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 dq_stack. 24, 35 entker. 24, 27 intINH. 24, 27 mCr_DER. 24, 47 mCr_PEL. 24, 47 mCr_PEL. 24, 47 mSc. 24, 47 misc. 24, 47 <tr< td=""><td>PNC push</td><td>• • • • •</td><td>• • • • • •</td><td>• • • • • •</td><td>• • • • • • •</td><td></td><td></td><td>21, 21, 21, 21, 21, 21, 21, 21, 21, 21,</td></tr<>	PNC push	• • • • •	• • • • • •	• • • • • •	• • • • • • •			21, 21, 21, 21, 21, 21, 21, 21, 21, 21,
rwc_rem 24, 40 SAR 24, 49 andint. 24, 49 andint. 24, 43 dq deq. 24, 35 dq fetch 24, 35 dq_pdeq. 24, 35 dq_pleq. 24, 35 dq_stack. 24, 35 entker. 24, 35 iorint. 24, 27 mCr_DAR. 24, 47 mCr_PEL. 24, 47 mCr_PEL. 24, 47 misc. 24, 47 niR1. 44 niR5. 44 niteLED. 44 orint. 24, 43 rdwern. 24, 43 rdwern. 24, 43	PNC push	• • • • •	• • • • • • •	* * * * * *	• • • • • • •	• • • • • • • • •	• • • • • • • • •	24,40 21 10
PNCSRC 24 24 49 andint 24, 49 44 andint 24, 35 35 dq eq. 24, 35 34 dq pdeq. 24, 35 35 dq_stack 24, 35 35 entker. 24, 35 35 entker. 24, 35 35 entker. 24, 35 35 entker. 24, 35 36 entker. 24, 35 35 entker. 24, 35 35 entker. 24, 35 35 entker. 24, 35 35 entker. 24, 27 35 iorint. 24, 27 37 iorint. 24, 27 37 mCr_DAR 24, 47 37 mCr_PEL 24, 47 37 mfr. 24, 47 37 misc. 24, 47 37 misc. 44 44 nif1 44 44 nif1 44 44 rderede 24, 43 44 <td>rNC_rem.</td> <td>• • • • • •</td> <td></td> <td>• • • • • •</td> <td>• • • • • •</td> <td>• • • • • • • • •</td> <td>• • • • • • • • •</td> <td>••••• 24, 40</td>	rNC_rem.	• • • • • •		• • • • • •	• • • • • •	• • • • • • • • •	• • • • • • • • •	••••• 24, 40
SAR. 24, 49 andint. 24, 35 dq eq. 24, 35 dq_pdeq. 24, 35 dq_pdeq. 24, 35 dq_pland 24, 35 dq_stack 24, 35 entkerin 24, 27 intINH 24, 27 iorint 24, 27 mCr_CPE 24, 47 mCr_DAR 24, 47 mCr_PEH 24, 47 mCr_PEH 24, 47 nisc 24, 47 niR1 24, 47 niR2 24, 47 niR5 24, 47 niR6 24, 47 uir	PNUSKU	• • • • •		• • • • • •	• • • • • • •	• • • • • • • •	• • • • • • • • •	
Uprobe. 24, 49 andint. 24, 44 24, 35 24, 35 dq_fetch. 24, 35 dq_pdeq. 24, 35 dq_stack. 24, 35 entker. 24, 35 entker. 24, 35 entker. 24, 27 intINH 27 iorint. 24, 27 leavker. 24, 27 mCr_DAR. 24, 47 mCr_DAR. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 misc. 24, 47 miR7. 24, 47 miR7. 24, 47 misc. 24, 47 misc. 24, 47 mire. 24, 47 mire. 24, 47 misc. 24, 47 misc. 24, 47 mire. 24, 47 <t< td=""><td>SAR</td><td>• • • • • •</td><td>• • • • • • • •</td><td>• • • • • • • • •</td><td></td></t<>	SAR	• • • • • •	• • • • • •	• • • • • •	• • • • • •	• • • • • • • •	• • • • • • • • •	
andint. 24, 44 dq deq. 24, 35 dq fetch. 24, 35 dq_pdeq. 24, 35 dq_stack. 24, 35 entkerin. 24, 27 intINH. 24, 27 intINH. 24, 27 mCr_CPE. 24, 47 mCr_DAR. 24, 47 mCr_PEH. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 miR1. 24, 47 miR2. 24, 47 miR1. 24, 47 misc. 24, 47 mirer. 24,	Uprobe	• • • • •	• • • • • •	• • • • • •	• • • • • •	• • • • • • • • •	• • • • • • • • •	24, 49
dq deq. 24, 35 dq enq. 24, 35 dq_pdeq. 24, 35 dq_pleq. 24, 35 dq_stack. 24, 35 entker. 24, 35 entkerin. 24, 27 intINH. 24, 27 incr_CPE. 24, 47 mCr_CPE. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 niR1. 24, 47 niR2. 24, 47 misc. 24, 47 niR1. 24, 47 niR2. 24, 47 misc. 24, 47 niR1. 24, 47 niR5. 24, 47 niR6. 24, 47 niR7. 24, 47 niR7. 24, 47 niR6. 24, 47 niR7. 24, 47 niR6. 24, 47 niR7. 24, 47 niR7. 24, 43 <td< td=""><td>andint</td><td>• • • • •</td><td></td><td>• • • • • •</td><td>• • • • • •</td><td></td><td>• • • • • • • • •</td><td> 24, 44</td></td<>	andint	• • • • •		• • • • • •	• • • • • •		• • • • • • • • •	24, 44
dq enq	dq deq			• • • • • •			• • • • • • • •	24, 35
dq fetch. 24, 35 dq_pdeq. 24, 35 dq_poll. 24, 35 dq_stack. 24, 35 entker. 24, 27 entkerin. 24, 27 intINH. 24, 27 iorint. 24, 27 iorint. 24, 27 mCr_CPE. 24, 27 mCr_DAR. 24, 27 mCr_PAR. 24, 27 mCr_PEH. 24, 47 mCr_PEH. 24, 47 misc. 24, 43 rand. 24 reset. 24, 43 rreset. 24, 43 rint. 24, 43	dq enq							24, 35
dq_pdeq. 24, 35 dq poll. 24, 35 entker. 24, 27 entkerin. 24, 27 intINH. 27 iorint. 24, 27 leavker. 24, 27 mCr_CPE. 24, 27 mCr_DAR 24, 27 mCr_PEH. 24, 27 misc. 24, 27 nisc. 24, 27 misc. 24, 47 misc. 24, 43 rint. 24, 43 rreset. 24, 43 rreset. 24, 43 rrint. 24, 43	dq.fetch.							24, 35
dq poll. 24, 35 entker 24, 27 entkerin 24, 27 intINH. 24, 27 iorint. 24, 27 leavker. 24, 27 mCr_CPE. 24, 27 mCr_DAR. 24, 47 mCr_PEH. 24, 47 mCr_PEH. 24, 47 misc. 24, 43 read. 24, 43 rrese	dq_pdeq.							24, 35
dq_stack. 24, 35 entker. 24, 27 entkerin. 24, 27 intINH. 27 iorint. 24, 27 leavker. 24, 27 mCr_CPE. 24, 27 mCr_DAR. 24, 47 mCr_PEH. 24, 47 misc. 44 ninf7. 44 nint. 44 nint. 24 yrand. 24, 43 rreset. 24, 43 rrpnn. 24, 43	dq poll.							24, 35
entker. 24, 27 entkerin. 24, 27 intINH. 27 iorint. 24 leavker. 24, 27 mCr_CPE. 24, 27 mCr_DAR. 24, 27 mCr_PEH. 24, 47 mSc. 24, 47 misc. 24, 47 mirt. 44 nirt. 44 nirt. 44 nirt. 44 nirt. 24 yrmn. 24 yrmn. 24 yrmn. 24 yrmn. 24 yrmn. 24, 43 yrmn. 24, 43 yrmn. 24, 43 yrmn. 24, 43	dq_stack.							24, 35
entkerin. 24, 27 intINH. 27 iorint. 24 leavker. 24, 27 mCr_CPE. 24, 47 mCr_DAR. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 niR1. 24, 47 niR2. 24, 47 niR5. 24, 47 niR7. 44 niR7. 44 niR7. 44 niR7. 44 nitteLED. 44 orint. 24 yrand. 24 yropnn. 2	entker							24, 27
intINH. 27 iorint. 24 leavker. 24, 27 mCr_CPE. 24, 47 mCr_DAR. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 niR1. 24 niR5. 44 niR7. 44 nitteLED. 44 orint. 24 yrand. 24 rreset. 24, 43 rrint. 24, 43	entkerin							24. 27
iorint. 24 leavker. 24, 27 mCr_CPE. 24, 47 mCr_DAR. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 niR1. 24, 47 niR2. 24, 47 niR5. 24, 47 niR7. 44 niR7. 44 nint. 24 yrand. 24 yrint. 24	intINH							
leavker. 24, 27 mCr_CPE. 24, 47 mCr_DAR. 24, 47 mCr_PEH. 24, 47 mCr_PEL. 24, 47 misc. 24, 47 niR1. 24, 47 niR2. 24, 47 niR5. 24, 47 niR6. 24, 47 niR1. 24, 47 niR2. 24, 47 niR5. 24, 47 niR6. 24, 47 niR7. 44 niR7. 44 nirteLED. 44 orint. 24 yrand. 24 rdint. 24 rreset. 24, 43 rrint. 24, 43 rrint. 24, 43	iorint							
mCr_CPE 24, 47 mCr_DAR 24, 47 mCr_EAR 24, 47 mCr_PEH 24, 47 misc 24, 43 misc 24, 43 rrint 24, 43 rrint 24, 43	leavker.							24. 27
mCr_DAR. 24, 47 mCr_EAR. 24, 47 mCr_PEH. 24, 47 misc. 24, 47 niR1. 44 niR5. 44 niR7. 44 niR7. 44 nirt. 44 nirt. 24 yrand. 24 rdint. 24 rdint. 24, 46 rreset. 24, 43 rrint. 24, 43 rrint. 24, 43	mCr CPE.							
mCr_EAR 24, 47 mCr_PEH 24, 47 misc 24, 47 misc 24, 47 niR1 24, 47 niR2 24, 47 niR5 24, 47 niR7 44 niR7 44 nint 44 nirft 44 rdoren <	mCr DAR							24. 47
mCrPEH 24, 47 mCrPEL 24, 47 misc 24, 47 niR1 24, 47 niR2 24, 47 niR1 44 niR5 44 niR7 44 nirteleD 44 orint 44 pnn 24 rand 24 rdint 24 rreset 24, 43 rrint 24, 43	mCr FAR	•••••		•••••				24, 47 24 17
mocrPEL 24, 47 misc 24 niR1 44 niR2 44 niR5 44 niR7 44 nilteLED 44 orint 44 rand 24 rdint 24 rreset 24 rrint 24 rrint 24 43 24 44 44 24 44 24 44 24 44 24 44 24 44 24 44 24 44 24 44 24 44 11 24 12 44 14 14 15 24 16 24 17 24 14 24 14 24 14 24 14 24 14 24 14 24	mCr PFH	• • • • • •	• • • • • • •	• • • • • • •	•••••	• • • • • • • • •	•••••	・・・・・ こっ, ㅋ/ つね カワ
misc	mCn PFI			• • • • • •	• • • • • •	• • • • • • • • •	•••••	・・・・・ ニュ, ユ, クル ルク
niR1	mor_rel	• • • • •	• • • • • •	• • • • • •			•••••	יייי גער
niR2							• • • • • • • • •	19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
nin2 nin2 nin5 		• • • • •	• • • • • •	* * * * * *	• • • • • •	• • • • • • • • •	• • • • • • • • •	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
nik5 nik7		• • • • •	• • • • • •	• • • • • •	• • • • • •	• • • • • • • • •	• • • • • • • • •	
n1R7	n1K2		• • • • • •	• • • • • •	• • • • • •	• • • • • • • •	• • • • • • • • •	•••••••••
nliteLED	n1K7	• • • • •		• • • • • •	• • • • • •	• • • • • • • •	• • • • • • • • •	••••••••••
orint	nliteLED.	• • • • •		• • • • • •	• • • • • •		• • • • • • • • •	•••••••
pnn	orint	• • • • •		• • • • • •				• • • • • • • • • • • 44
rand	pnn	• • • • •		• • • • • •				
rdint	rand							
rdvern	rdint	• • • • •						
rreset	rdvern							24, 46
rrint	rreset							24, 43
rrpnn	rrint							24, 43
	rrpnn							24, 43

INDEX

- 53 -

Report	No.	4845	Bolt	Beranek a	nd Newn	nan Inc.
rtc sItime			••••		24, 24,	28 29

- 54 -