

AD-A089 424 GEORGE WASHINGTON UNIV. WASHINGTON D C SCHOOL OF ENGI-ETC F/G 9/2  
PERFORMANCE OPTIMIZATION OF THE PASCAL TO DEC VAX 11/780 MICRO-ETC(U)  
AUG 60 R E MERWIN DASG60-80-C-0006  
UNCLASSIFIED NL

UNCLASSIFIED

1 of 1

END  
1 DATE  
-10-80  
DTIC

5  
LEVEL  
2  
AD A 089424

THE  
GEORGE  
WASHINGTON  
UNIVERSITY

STUDENTS FACULTY STUDY R  
ESEARCH DEVELOPMENT FUT  
URE CAREER CREATIVITY CC  
MMUNITY LEADERSHIP TECH  
NOLOGY FRONTIERS DESIGN  
ENGINEERING APPAREL SCIENCE  
GEORGE WASHINGTON UNIVERSITY

SCHOOL OF ENGINEERING  
AND APPLIED SCIENCE

THIS DOCUMENT HAS BEEN APPROVED FOR PUBLIC RELEASE AND SALE; ITS DISTRIBUTION IS UNLIMITED

DOC FILE COPY

THIS DOCUMENT IS UNPRACTICABLE.  
THE COPY FURNISHED IS FOR INTERNAL USE ONLY.  
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT  
REPRODUCE LEGIBLY.

SEP 24 1980

05006008

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
		AD-AD89414
4. TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERED	
Performance Optimization of the PASCAL Compiler to DEC VAX 11/780 Microcode Compiler.	16-Nov.-'79 to 16-Aug.-'80	
7. AUTHOR(s)	6. PERFORMING ORG. REPORT NUMBER	
R.E. Merwin	DASG60-80-C-0006	
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	
The George Washington University Washington, D.C. 20052		
11. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE	
	18 Aug. '80	
14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office)	13. NUMBER OF PAGES	
	Unclass.	
16. DISTRIBUTION STATEMENT (of this Report)	15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
<p style="text-align: center;">This document has been approved for public release and sale; its distribution is unlimited.</p>		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)	SEP 3 4 1980	
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)		
Compiler, High level language, Microprogram, Quadruple, PASCAL, VAX 11/780		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)		
Previous research activity at The George Washington University has demonstrated the feasibility of designing a compiler which accepts a high level (programming) language (HLL) and produces microcode for a computer with a horizontal control word-format.—On-going research activity described herein is demonstrating the feasibility of designing a compiler with PASCAL as an input HLL that can generate microcode for the DEC VAX 11/780 computer which is installed in the BMDATC Distributed Data Processing (DDP) Test Bed. The effort described has as its goal the installation of this compiler at the Test Bed and to interface		

it with the "User Microprogramming" support software provided by DEC. Additional tasks include optimizing the performance of the compiler and conducting a study of the interface between compiler generated microcode and CPU architectures.

Accession For

NTIS GRA&I	<input checked="" type="checkbox"/>
DDC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	<input type="checkbox"/>

By \_\_\_\_\_

Distribution:

AUDITORS / APPROVALS

AVAILABILITY

Dist

SP-1

23

(1) 28 Aug 88

(1) Performance Optimization of the  
PASCAL to DEC VAX 11/780  
Microcode Compiler.

(1) Final Report, 16 Nov 77-16 Aug 88,  
18 August 1980  
11950

The views, opinions, and/or findings contained in this report are those of the authors and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other official documentation.

Sponsored by

The Ballistic Missile Defense Advanced Technology Center

(13) Contract No. DASG60-80-C-0006

School of Engineering and Applied Science

The George Washington University

Washington, D.C. 20052

153340

slt

## ABSTRACT

Previous research activity at The George Washington University has demonstrated the feasibility of designing a compiler which accepts a high level (programming) language (HLL) and produces microcode for a computer with a horizontal control word format. On going research activity described herein is demonstrating the feasibility of designing a compiler with PASCAL as an input HLL that can generate microcode for the DEC VAX 11/780 computer which is installed in the BMDATC Distributed Data Processing (DDP) Test Bed. The effort described has as its goal the installation of this compiler at the Test Bed and to interface it with the "User Microprogramming" support software provided by DEC. Additional tasks include optimizing the performance of the compiler and conducting a study of the interface between compiler generated microcode and CPU architectures.

## TABLE OF CONTENTS

1. Introduction	1
2. Research Objectives	6
3. Project Accomplishments	9
4. Compiler Performance	16
5. HLL Compiler CPU Interface	22
6. Conclusions	26
7. Appendices	
A. Quadruple to VAX 11/780 MACRO Language and Microcode Translators	
B. VAX Microporgramming "Users" Manual	
C. Quadruple Definitions and Formats	
D. Quadruple to Microcode Specifications	

## INTRODUCTION

The use of microprogramming, especially for high usage segments of computer programs, as a way to enhance hardware performance has been demonstrated many times ( 1,2). Since the advent of minicomputers, circa 1970, the manufacturers of these systems have offered their customers a "user" microprogramming option. This consists of a small writable control storage (WCS) and micro assemblers and simulators to support generation of microprograms. There hasn't been a wide acceptance of this "user" microprogramming option by the purchasers of mini-computers primarily because generation of microprograms is an error prone and costly task. The basic support offered the "user" microprogrammer has simply been inadequate to overcome the difficulties of preparing and using microcode.

The purpose of the research described in this report is to develop additional tools to support the "user" microprogrammer. The use of high level languages (HLLs) for expressing computer programs are taken for granted by conventional software programmers and the use of this technique to generate microcode appears promising. Establishing feasibility that HLL compilers can be developed to produce efficient microcode is the main objective of this research activity. Efficient microcode in this context means microcoded routines which significantly enhances hardware performance on critical often used software segments hereafter referred to as kernels.

The research described in this report has been underway for about two years. In the beginning two compilers were available. One produced microcode from the MPL HLL for the INTERDATA Mod 3 and the other generated quadruples from the PLM HLL (3,4) . The INTERDATA Mod 3 was designed with a vertical control word format consisting of 16 bits and four modes. Generating microcode for this machine is in many ways similar to conventional assembly language programming. As was to be

expected, the compiler designed to produce INTERDATA Mod 3 microcode was quite efficient. The big challenge was to produce microcode via a compiler for a computer with a horizontal control word format. A horizontal control word may be from 50 to 100 bits wide and have from 20-40 control fields.

The first research effort in this activity consisted of using the PLM to quadruple compiler to generate microcode for the DEC PDP 11/45 machine (4) . A quadruple to 11/45 microcode translator was developed and performance measured. The results were encouraging which lead to a much more challenging research effort (5) to change both the input to the compiler and to generate microcode for the DEC VAX 11/780 machine which offered a "user" microprogramming option. The input to the compiler was changed from PLM to PASCAL and the output again went via the intermediate quadruple format directly to microcode format of the VAX machine which has a control word consisting of 96 bits with nearly 30 control fields. Unfortunately, at the time of this research effort DEC hadn't released the "user" microprogramming support manuals and this greatly hindered our ability to determine if the microcode generated was correct and to measure its performance.

At the inception of the research effort of this present contract in November 1979, it was decided to transfer the compilers which produce microcode for the VAX machine to be operable on the BMDATC Test Bed VAX systems. A companion ARO contract (6) was established to transport the PASCAL to VAX microcode compiler from the IBM 370 so that it would execute on the VAX system. To do this, the XCOM compiler, which is part of the XPL Translator Writing System, was modified to produce quadruples as an output instead of 370 machine language.

An additional program was written to generate VAX MACRO language statements from the quadruples. This research activity has been slowed by many unusual events including a two month shut down of the Computer Center at GWU along with the necessity to replace the programmers working on the compiler twice. As a result this program fell behind schedule and wasn't able to support some aspects of this research effort.

Another major problem was the long delay in release of the VAX "user" microporgramming support documentation. This material wasn't received until April of '80 which hampered our ability to verify the correctness of the compiled VAX microcode. The combined effect of the two problem areas was to lead to our concentration on the quadruple to VAX microcode portion of the compiler. The PASCAL to quadruple compiler developed under the previous research effort was essentially assumed to work "as is" and the performance optimization and measurement activity concentrated on the quadruple to microcode translator. Fortunately, this approach worked quite well and good estimated performance measurements were obtained. Confirmation of these performance measurements on VAX systems at the BMDATC Test Bed are now underway.

There are four objectives for this research activity. The first was to complete the transfer of the PASCAL to VAX 11/780 microcode compiler to be operational on the BMDATC Test Bed. Achievement of this objective was contingent on the ARO companion effort noted above which has fallen behind schedule. Accordingly, the accomplishment of this objective has also fallen behind schedule. Rapid progress is being made and an operational PASCAL to VAX microcode compiler should be available at the BMDATC Test Bed in the fall of '80. The second objective was to measure the performance of the PASCAL to VAX microcode compiler.

This objective has been largely met with the exception of confirming estimated execution times with actual timing runs on the VAX systems at the BMDATC Test Bed. An attempt to do this failed because of systems software problems within the VAX VMS support software. The third objective was to optimize the PASCAL to VAX microcode compiler performance. Again this activity was concentrated on the quadruple to VAX microcode translator and good results were obtained. The main point here was to transfer data requests to the VAX internal registers to avoid the overhead of main storage references. The fourth objective was to study the interface between the compiler and the hardware microcode. This was done in conjunction with objective 3 and a better understanding of this interface was developed, however, much remains to be done in this research area.

The results obtained from this research effort are mainly to demonstrate that a HLL compiler can produce efficient microcode for the VAX machine. Specific results to be presented later indicate that compiler produced microcode is nearly comparable to microcode produced by hand. This should certainly be the case for the "occasional" microprogrammer who wouldn't develop the skill level that could be obtained by a full-time microprogrammer. Secondly the optimization techniques incorporated in the quadruple to VAX microcode translator work quite well and appear to be applicable to producing microcode for a wide variety of host machine hardwares. Finally a better understanding of the compiler to microcode generation process will lead to the specification of host machines which are better suited for interfacing to high level languages in general.

In view of the results obtained to date in this research activity to produce compilers from HLL's to microcode, it can be concluded the feasibility has been established and progress is being made in reduction-to-practice of this technique.

Adding this tool to the available microprogramming support should make "user" microprogramming a much more worthwhile option for purchasers of hardware with this feature. With the availability of cheaper hardware and the ever increasing cost of software, the use of microprogramming to enhance system flexibility appears to be an attractive advantage.. This research activity will lead to better support tools for microprogrammers and ultimately to a wider use of this technique to improve both hardware performance and flexibility.

The final report includes six sections and four appendices. After this introductory section, there follows a section on research objectives and one on research accomplishments. A fourth section deals with compiler performance followed by a section on the HLL compiler hardware interface. The report concludes with a section containing summary comments on the significance of this research and suggestions for follow-on activity.

## RESEARCH OBJECTIVES

Before beginning a detailed discussion of the objectives of this research effort, a few preliminaries are in order. The initial activity was to demonstrate the feasibility of producing with a compiler microcode for a computer employing a horizontal control word format. This was demonstrated (4) using the DEC PDP 11/45 as a host machine which has a 56 bit control word with nearly 20 control fields. This research revealed the importance of the compiler hardware interface and especially the necessity of taking advantage of available registers in the host machine to minimize main storage references. The next effort was an extension of the feasibility study to change the simple PLM source language for the compiler to PASCAL and to replace the DEC 11/45 by the VAX 11/780 as the host machine. The VAX 11/780 is a much more complex host machine than the 11/45 and utilizes a 96 bit control word format. Finally a companion effort was initiated to transport the PASCAL to VAX 11/780 microcode compiler to the VAX systems within the BMDATC Test Bed.

The first objective of this research contract was intended to be supportive of the other three and as a follow-on to the ARO contract objectives. By transferring the PASCAL to VAX microcode compiler to be operational at the BMDATC Test Bed, it was hoped that other BMDATC contractors would be encouraged to take advantage of the "user" microprogramming capability of the VAX hardware to enhance their system performance. To support this goal it was necessary to make the PASCAL to VAX microcode compiler available on the BMDATC Test Bed as well as provide support documentation as to how these facilities are to be used. As an initial step in this direction the PASCAL compiler had to be well documented and a "users" manual is required. In addition, the compiler must be made resident on the VAX systems at the BMDATC Test Bed and local systems programming personnel had to be familiarized with how to use this facility.

The second objective was to evaluate the performance of the PASCAL to VAX 11/780 microcode compiler. This would proceed through several phases starting with the relatively unoptimized version available at the inception of this research activity and moving on to the optimized versions of the compiler. The performance of compiler generated microcode would be measured against hand generated microcode and also against versions of the test programs coded in other high level languages available on the VAX system, i.e. mainly FORTRAN IV. Terms of measurement would be in running time and where possible in terms of control storage space utilization.

Objective three would be corollary with objective two in that optimization of the compiler would be carried out to provide better performance against hand coded microprograms and also in terms of running time against versions of the test programs coded in other HLL's resident on the VAX system. This objective has two aspects, namely optimization of the PASCAL to quadruple compiler and optimization of translation of quadruples to microcode. The latter aspect proved to be especially significant in generation of microcode for the PDP 11/45. Fairly standard optimization techniques will be considered in achieving this objective for the PASCAL to quadruple compiler. Register allocation algorithms will be used to the maximum extent possible to optimize the quadruple to VAX microcode translator to improve run time performance and minimize the amount of control store usage.

The fourth objective is to study the interface between the PASCAL to VAX 11/780 microcode compiler and the CPU architecture. While this interface physically is at the microcode level, factors such as internal register availability, HLL features, and the choice of an intermediate representation all play

a role in determining total system performance. The experience gained in generating microcode for the PDP 11/45 from the PLM HLL demonstrated the importance of this objective. In generating test cases, it was discovered that for all but one of the test cases, Fibonacci Series, it wasn't possible to efficiently hand microprogram them because of the shortage of internal registers in the PDP 11/45 CPU. From the extent to which the goals of this objective are reached, we should be better able to determine architectural specifications of host machines to enhance their microprogrammability and ultimately their performance in a wide range of applications.

The four objectives for this research effort which are described above span a wide range of issues in the design of compilers to produce microcode. As in any research effort all objectives aren't equally achieved and as activity progresses new directions may appear and are pursued. Another factor is the research environment which can often lead to decisions to pursue different approaches to avoid obstacles that impede progress in the initially chosen directions. This contract activity encountered many problems and directions were changed to maximize the accomplishments as will be described in the next section.

## PROJECT ACCOMPLISHMENTS


A number of accomplishments have been achieved as a result of the research activity into the design of compilers to convert computational algorithms expressed in a HLL into microcode. Some of the high lights include a high degree of optimization of the efficiency and performance of the microcode produced by the compiler which is executable on the VAX 11/780 CPU. Another significant accomplishment is the greater understanding of the interface between compilers which generate microcode and CPU architectures. As design techniques for microprogrammed CPU's are improved, the interface between the software and firmware and these architectures becomes a more critical technical consideration. While many of the research objectives were met, not all were and in some cases a redirection was required to compensate for circumstances arising during the research activity.

Two events beyond our control contributed to the degree of accomplishment of the research objectives. The first was the delay until April '80 of the receipt of the complete DEC support documentation on how to microprogram the VAX CPU. Some preliminary and partial information became available in January '80 but lacking the complete documentation adversely affected the quadruple to microcode translator development. The second problem was the shut down of the computer facilities at GWU which were required to support this research. This led to a late start in achieving objective 1 to get the PASCAL compiler operational on the VAX System. A third problem, characteristic of a graduate school research environment, is the high rate of turnover of research staff. This research project was especially hard hit by the necessity of replacing two lead compiler programmers along with the unavoidable training period for replacements.

The accomplishments for each objective will be discussed below. It should be emphasized that this is an ongoing research effort and objectives not entirely achieved at the time this report is being written will be accomplished in the near future. The status of accomplishment for each objective will include an estimated completion date where appropriate.

Progress on objective one to make the PASCAL to VAX 11/780 microcode compiler operable on the BMDATC Test Bed is behind schedule by about two to three months for the reasons noted above. Work on interfacing this compiler with the DEC "User" Microprogramming support documentation is underway. A preliminary user's microprogramming manual has been prepared and is shown at appendix B. Of particular importance is the design of invoking programs which provide an interface between the "user" microprogram and the VMS operating system. An overview block diagram of the invoking procedure is shown in figure 1 and a sample invoking program is shown in figure 2. Another example of "user" documentation intended for operational personnel at the BMDATC Test Bed is shown at appendix A. It is a documented program written in the XPL language which converts quadruples to the VAX system MACRO language along with a variation of this translator which is still in development produces microcode for the VAX 11/780 from quadruples. In summary the status of objective one is that it is only partially complete and behind schedule. While some of the check out of the compiler can be carried out on the VAX 11/780 at GWU, a major effort will also be required at the Test Bed to bring it into operational status there.

Objective two is to evaluate the performance of the PASCAL to VAX 11/780 microcode compiler in terms of operational performance and microcode storage



```

        TYPE SORTTEST.MAR
.TITLE      SORTTEST
.ENTRY      SORTTEST.^H<>
$CMKRNLS   ROUTIN=SAVEC    ;SAVE AND CHANGE XFC VECTOR IN SCB.
$CREATE     FAB=OUTFAB
$CONNECT    RAB=OUTRAB
$ASCTIM_S   ,TIMBUF=ATIMENOW,
MOV C3      #32,ATIMENOW,TIMOUT
$PUT        RAB=OUTRAB -
            MOVAL AR,RO  ;STARTING ADDR OF ARRAY
;-----;
XFC
;-----;
$CMKRNLS   ROUTIN=RSVEC
$EXIT_S
$ASCTIM_S   ,TIMBUF=ATIMENOW,
MOV C3      #32,ATIMENOW,TIMOUT
$PUT        RAB=OUTRAB
$CLOSE      FAB=OUTFAB
;-----;
SAVEC:      .WORD 0
            MOVL SCB$AL_BASE+20,RIVEC
            MOVL #2,SCB$AL_BASE+20
            RET
;-----;
RSVEC:      .WORD 0
            MOVL RIVEC,SCB$AL_BASE+20
            RET
;-----;
            .PSECT VECTOR,LONG
RIVEC:      .LONG 0
            .LONG 0
;-----;
OUTFAB:     $FAB   FNFM=TIMBF,RFM=FIX,MRS=TIMSIZ,RAT=CR
OUTRAB:     $RAB   FAB=OUTFAB,RBF=TIMOUT,RSZ=TIMSIZ
TIMOUT:     .BLKB 32
            TIMSIZ=-TIMOUT
ATIMENOW:   .LONG 20$-10$
            .LONG 10$
10$:        .BLKB 32
20$:        .BLKB 0
AR:         .BLKL 255
.END        SORTTEST
;

```

Figure 2 Microcode Invoking Program in VAX 11/780 MACRO Language

requirements. After getting off to a slow start due to lack of availability of the DEC support documentation for "user" microprogramming, considerable progress has been made in evaluating the compiler performance which looks quite acceptable. One missing detail for this objective is to conduct timing runs of the microcode produced both by hand and by compiler in the VAX systems installed at the Test Bed. An attempt was made to do this but failed due to problems with the VAX system software supporting the timing procedure. The test approach adopted for this objective was to initially code the four test programs in four ways. These are to code the test program in: DEC FORTRAN IV, PASCAL, microcode derived from quadruples, and hand coded microcode. Consideration was given to also coding the test programs in the VAX MACRO language but this was dropped when it became apparent that there would be little improvement in this representation over the MACRO version generated by the FORTRAN IV compiler. Timing tests were made on the FORTRAN IV version of the test programs and estimated execution times were generated for the quadruple and hand coded microcode versions. It is these latter versions that we were unable to get actual running times on the Test Bed VAX systems. Because of the importance of the accomplishments for objective 2, it will be covered in more detail in section four dealing with the compiler performance.

Accomplishments for objective three are corollary to those for objective 2. Optimization of the PASCAL to VAX 11/780 microcode compiler is decomposed into two parts. The first part deals with the PASCAL to quadruple compiler. Because of the problems noted above for objective one, it wasn't possible to make an attempt to significantly improve this compiler performance in a general way. It is also our observation from earlier research experience that significant gains

in microcode operational performance are unlikely to be due to the design of the compiler. Instead in accomplishing objective three all the stress was placed on optimizing the performance of the quadruple to VAX 11/780 microcode translator. Here significant gains in performance were obtained by taking advantage of allocating data to registers and combining quadruples into one microinstruction were possible. This required definition of special microcoded MACROS which is the interface to the "user" microprogrammer supported by the DEC microprogramming documentation. While all aspects of optimizing the generation of microcode from quadruples haven't been investigated, the performance of the microcode generated from quadruples compared to hand coded microcode looks very good. Again because of the significance of our accomplishments for this objective they will be discussed in more detail in section four below.

The study of the HLL compiler CPU interface is an out growth of earlier observations of the critical nature of this boundary between software, firmware and hardware. Even more interesting is the trend, especially apparent in the VAX machine, for CPU architectures to directly reflect HLL representations. Examples include the support of procedures, subroutine calls, stacks, and a host of other HLL features at the machine language level. This leads to direct interpretation of these HLL features at the microcode level and eliminates the necessity of encoding these features in conventional machine language, e.g. the DEC PDP 11 assembly language. This introduction of HLL concepts directly into the machine language of the CPU tends to diminish the advantages of microprogramming computational algorithms to gain run time performance. As will be noted below this is born out by our performance evaluation showing only about 3 to 4 to one advantage

of hand microcoded algorithms over the FORTRAN IV equivalent. This shows the significance of this trend in CPU architecture design. While performance advantages may not be so great in using directly microprogrammed kernels in the VAX system, the flexibility of microprogramming can still offer lots of advantages. To investigate this further requires selection of algorithms which will achieve maximum benefit from microprogramming and evaluate the effectiveness of this representation as opposed to representations generated at the FORTRAN IV or MACRO language level. Again because of the importance of this objective, it is discussed in more detail in section five.

Considerable progress has been made on the objectives originally stated for this research effort in spite of the many obstacles encountered. Much remains to be done and the proposed on-going research addresses many of these issues. Most important, a good foundation is being established utilizing "state-of-the-art" hardware to develop tools to assist in the generation of microcode. With some estimates of the cost of generating a line of microcode running as high as \$1000.00, any improvement in the productivity of microprogrammers can bring about significant savings. In spite of the trend of CPU manufacturers to incorporate HLL features directly in hardware, this flexibility of being able to directly microprogram critical software kernels makes the development of tools to assist the microprogrammer a high priority effort. As more is learned about the compilation procedures for microcode, better advantage can be taken of available hardware performance. It is toward this objective that the long range goals of this research effort are directed.

## COMPILER PERFORMANCE

HLL Compiler performance can be measured in many ways. These include: impact on programmer productivity, readability and documentation of source code, computational thruput of the object code produced by the compiler, and amount of storage space required for a compiled program. From these fundamental measures other criteria can be derived including compiler efficiency (7) which is a comparison of computational thruput and storage requirements of an algorithm coded in a HLL and assembly language. To optimize the performance of a compiler, it is common practice to try to reduce the computational time, commonly referred to as "run time" of the generated object code. Optimization of the run time of the object code often requires additions to the time it takes to compile a program. If compile time also is an important factor, then tradeoffs may be required between object code optimization and compiler run time.

In this research project microcode execution time was the goal of the optimization effort. Compile time wasn't considered nor were control storage requirements. As noted before, optimization activity was directed at the quadruple to microcode translator. The main factors to be considered were the allocation of registers to the variables being modified at any particular segment of the program, enablement of branch operations, and accessing data arrays. By careful design of the translator program, we were able to generate microcode which was comparable in run time performance to hand generated microcode.

To test the compiler two approaches were used. The first was to make timing estimates by counting the number of microinstructions that would be executed to carry out the computations required for the test cases. The execution time of each microinstruction, which is typically 200 nanoseconds, were used as factors to

estimate test program run times. The second approach is to create a microprogram load module and actually execute it on the VAX systems in the BMDATC Test Bed. Because of the granularity (10 milliseconds) of the elapsed time measurement facility on the VAX system, it is necessary to run the test case many times in order to be able to make a run time estimate. The control of the number of test cycles to be run must be included within the microcode and this introduces a bias in the run time estimate. There is an additional timing overhead introduced by the invoking program as it passes control to the microprogram. This is a one time bias which doesn't seriously affect the accuracy of the run time tests. In order to reduce the impact of these test errors, the number of test run cycles is varied to obtain an average run time for each test case.

To illustrate the compilation procedure an example is shown in figure 3. This shows a sort routine which sorts an array of numbers into ascending order. This program has a best and worst case test requirement. The best case is when all the elements to be sorted are already in ascending order and the worst case occurs when they are initially all in descending order. It is evident from this figure as to where some overhead is inherent in microcode generated by a compiler. Do loops require indices to be specified and comparisons must be made on iteration variables. For branches and if-then-else constructs it is necessary to compute a predicate before determining whether to go to the branch address or not. In spite of these overhead aspects of compiled microcode, the run time performance of microcode generated from quadruples is nearly comparable to hand generated microcode as is shown below.

The quadruple to microcode translator was designed to produce as efficient microcode as possible. The design approach was to first microcode the test problems by hand and compare it to the microcode derived by translation from quad-

```

.TITLE "QBUBLE";
.REGION /1400,17FF;
;BASIC PROGRAM FLOW:--;
;INITIALIZE FILE TO BE SORTED--;
;INITIALIZE SORT PROGRAM VARIABLES IS & K--;
;SET UP OUTER DO LOOP FOR SORT BASED ON INDEX K--;
;SET UP INNER DO LOOP FOR SORT BASED ON INDEX I FOR FILE AR--;
;ON COMPLETION OF SORT PASS ON INNER LOOP AND IS=1--;
;DECREMENT K AND REPEAT INNER LOOP--;
;WHEN K=0 OR IS=0 AT END OF INNER PASS EXIT PROGRAM--;
;INPUT
;      R0 AR MEMORY BASE ADDR.
;LABELS
;      ADDR2 START OF SORT K(OUTER) LOOP
;      ADDR3 LAST STMT OF INTERCHANGE LOOP
;      ADDR4 START OF SORT FILE LOAD LOOP
;      ADDR5 INPUT TO SORT INDICE INITIALIZATION
;      ADDR6 BEGIN INTERCHANGE LOOP
;      ADDR7 LAST STMT OF SORT K(OUTER) LOOP
;      ADDR8 EXIT FROM SORT PROGRAM
;INTERNAL VARIABLES
;      I INDEX TO ARRAY AR STORED IN REG 1
;      IS INTERCHANGE SIGNAL STORED IN REG 2
;      ITEMp WORKING SPACE FOR INTERCHANGE PROG. IN REG 3
;      K OUTER SORT LOOP INDEX STORED IN REG 4
;INITIALIZATION OF ARRAY TO BE SORTED
;IT WILL CONSIST OF 255 ELEMENTS IN
;INVERSE ORDER

```

Figure 3 - Example of PASCAL To QUADRUPLE To VAX 11/780  
MICRO 2 ASSEMBLY LANGUAGE COMPILEATION  
PROCEDURE FOR SORT TEST CASE.

## DATA SOURCE

## QUADRUPLES

		OPND 1.	OPND 2	OPND 3
OPER.	INDEX	U . . . \$0	T14	Q_REROJ; AR BASE ADDR TO Q REG RER5J_ALU, ALU_Q+KE•11; AR(0)+1 TO REG 5
MOV		# 255	@T1	D_KC,FFJ; 255 TO D REG VA_ALU, ALU_LA, LAB_RER5J; ADDR AR(1) TO H01 CACHE_DCLONGJ; 255 TO AR(1)
FOR I: = 2 to 255 DO;	ADDR 4	# 2	U . . . \$1	AR(1)-KE•2J; I=2 ADDR4: Q_KC,FFJ; 255 TO Q REG ALU_LA-Q, LAB_RER1J, CLK, UBCC; IS I > 255? ALUP;
	GT	U . . . \$1	# 255	BRT ADDR 5 T1 AR(1)-AR(I)-1; ADD U . . . \$0 U . . . \$1 T1 LAB_REROJ; ADDR OF AR TO AB LATCH Q_RER1J; PUT INDEX I FOR AR INTO Q REG RER5J_ALU, ALU_Q+LEB; ADDR OF AR(1) TO REG DCLONGJ_CACHE; AR(1) TO D REG RER6J_ALU, ALU_D-KC•4J; AR(1)-4—TO-REG 6
18.1	SUB	@ T1	# 1	T2

Figure 3-2

ASCI  
SOURCE

## QUADRUPLES

VAX  
MICRO 2

COMMENT

OPER	OPND 1	OPND 2	OPND 3	
SUB	T1	#1	T1	LAB_RCR5; ADDR OF AR(I) TO AB LATCH RCR5_ALU, ALU_LA-KC.1; ADDR OF AR(I-1) TO REG 5
MOV	T2		@T1	D_RCR6; AR(I)-1 TO D REG VA_RCR5; ADDR OF AR(I-1) TO MAR CACHE_DELONG; AR(I)-1 TO STORAGE
) CONTINUE	ADD U . . . S1	#1	S . . . 2	LAB_RCR1; I INDEX TO AB LATCH RCR1_ALU, ALU_LA-KC.1; J/APDR4; INCREMENT I ADDR5;
I := 0	MOV #0		S . . . 2	RCR2_KCZERO; SET VAR IS=0 INTERCHANGE SIGNAL RCR2_ALU, ALU_LA-KC.1; SET VAR K=255
- 250	MOV #255		S . . . 4	; NUMBER OF ELEMENTS TO BE SORTED
= K-1	ADDR 2			ADDR2;
	SUB S . . . 4	#1	S . . . 4	LAB_RCR4; K TO AB LATCH ALU_LA-KC.1; RCR4_ALU; K-I TO K
R I := 1 To K	MOV #1		U . . . S1	RCR1_KC.1; SET I=1 ADDR6;
DO;	ADDR 6			Q_RCR4; K TO Q REG ALU_LA-Q, LAB_RCR1; CLK, UBCC; IS K-I>0 ALUT;
GT	U . . . S4	U . . . S1	T	
BRT	ADDR 7	T		1010 J/ADDR7;

Figure 3-3

VAX SOURCE	QUADRUPLES				COMMENT
	OPER	OPND 1	OPND 2	OPNU 3	
F AR(I) < AR(I + 1) Then Go to ADDR 3	ADD	U . . . S0	U . . . S1	T1	<p>LAB_RER0; BASE ADDR OF AR TO AB LATCH</p> <p>Q_RER1; I TO Q REG</p> <p>RER5J_ALU, ALU_Q+LR; AR BASE ADDR+1 TO R5J</p>
	ADD	#1	T1	T2	<p>LAB_RER5J; AR(I) TO AB LATCH</p> <p>ALU_LATEC.1J, RER6J_ALU; AR(I+1) TO REG 6</p>
	LT	@T1	@T2	T	<p>V_A_RER6J; ADDR OF AR(I+1) TO MAR</p> <p>DELONGJ_CACHE; AR(I+1) TO D REG</p> <p>Q_D; AR(I+1) TO D REG</p>
	BRT	ADDR 3			<p>V_A_RER5J; ADDR OF AR(I) TO MAR</p> <p>DELONGJ_CACHE; AR(I) TO D REG</p> <p>ALU_Q-D, CLK.UBCC; AR(I+1)-AR(I)</p> <p>ALUT;</p>
					J/ADDR3; BR TO END OF EXCHANGE LOOP
	MOV	#1			RER2J_KE.1J; SET IS=1 EXCHANGE SWITCH
	EMP: = AR(I)	ADD	U . . . S0	U . . . S1	LAB_RER0; AR BASE ADDR TO AB LATCH
		MOV	@T1		<p>Q_RER1; I TO Q REG</p> <p>RER5J_ALU, ALU_Q+LR; AR(I) TO REG5</p> <p>V_A_RER5J; AR(I) TO MAR</p> <p>DELONGJ_CACHE; AR(I) TO D REG</p> <p>RER3J_D; AR(I) TO ITEMF (REG3)</p>

PASCAL SOURCE	QUADRUPLES				COMMENT
	OPER	OPND 1	OPND 2	OPNU 3	
R (I) := AR(I + 1) ADD		U . . . S0	U . . . S1	T1	<pre> LAB_RCR0; AR BASE ADDR TO AB LATCH D_RCR1; I TO D REG RER6J_ALU, ALU_Q+LE; AR(0)+I TO REG 5 </pre>
ADD	T1	#1	T2		<pre> LAB_RCR5; AR(I) TO AB LATCH ALU_LATEKE.1J, RER6J_ALU; AR(I+1) TO REG6 </pre>
R (I + 1) := TEMP ADD 18.4		#1	T1	T2	<pre> LAB_RCR6; ADDR OF AR(I+1) TO AB LATCH ALU_LATEKE.1J, RER6J_ALU; AR(I+1) TO REG 6 </pre>
VOV	U . . . S3		@T3		<pre> VA_RCR6; AR(I+1) TO MAR D_RCR3; ITEMF TO D REG CACHE_DECLONG; ITEMF TO AR(I+1) </pre>
ADDR 3					ADDR3;
CONTINUE DO	ADD	#1	U . . . S1		<pre> LAB_RCR1; I TO AB LATCH RER1J_ALU, ALU_LATEKE.1J; I=I+1 </pre>
BR	ADDR6				J/ADDR6; RETURN TO SORT LOOP
ADDR 7					ADDR7;

Figure 3-5

PASCAL SOURCE	QUADRUPLES				VAX MICRO 2
	OPER	OPND 1	OPND 2	OPND 3	
JFK>OTHEN Go to ADDR 2	GT	U .. .S4	#0	To	LAB_RERR4; K TO AB LATCH ALU_LLA-KCZEROJ,CLK,UBCC; IF K=0 THEN BR TO ALU; K=0 BR TO ADDR2 IF LESS THAN;
	BRT	ADDR 2			ALUT; IS THERE AN ALU OUTPUT =1010 J/ADDR2;
	END				PC+PC+1,CLR,IB,OPC,J/062; END OF SUBRBL

Figure 3-6

uples. The differences were examined and the translator was modified to reduce this difference to the maximum extent possible. In some cases this involves changing the quadruple input from the PASCAL to quadruple compiler. Changes are being made to the compiler to produce the desired quadruples.

A final effort, which is currently in process, is to redefine the MICRO 2 MACROS to better reflect the translation of quadruples into microcode. The MICRO 2 MACROS are a set of micro assembly language routines which are used by DEC Engineers in the design of the microprograms to interpret the VAX machine instructions set. Several instances have been detected where new MICRO 2 MACRO definitions would offer still better hardware performance for microcode generated from quadruples.

A major consideration in the design of both the PASCAL to quadruple compiler and quadruple to microcode translator are precise definitions of the quadruple formats and specifications in terms of MICRO 2 MACROS of each quadruple type. The quadruple consists of an operation, two source operands, and a destination operand. Each operand can be expressed in terms of different data types. This gives an extremely wide range of quadruple formats and data definitions. Appendix C lists the basic quadruple formats along with a representative set of quadruple types. Note that for each operator there are a number of potential operand data types leading to a wide variety of quadruples.

Appendix D contains a table showing the MICRO 2 MACROS required to implement the various quadruple types. Again a given quadruple operator may have a number of MICRO 2 MACRO representations corresponding to various operand data

types. Finally in appendix E a couple representative microcoded test cases are shown. Some of these as indicated are derived from quadruple representations and some are representative of hand coded microcode.

The data obtained for the estimated run times is shown in table I. In general the microcode produced by the PASCAL compiler had a run time which averaged 45% longer than the run time of the equivalent hand generated microcode. The same test problems coded in DEC FORTRAN IV and actually timed on the VAX system had an average run time which was 312% longer than the hand generated microcode. The average speed advantage of the PASCAL to microcode compiler over the FORTRAN compiler is 2.22 to one. This result is a little surprising since in general going directly to microcode should produce a bigger speed advantage. Part of the reason is the inclusion of high level language instructions in the VAX 11/780 instruction set which facilitates the direct interpretation of a HLL on the VAX system. This issue will be more extensively discussed in the next section.

From the data in table I, we can conclude that the PASCAL to microcode compiler is an effective software development tool. It produces quite efficient microcode which is nearly as efficient as the computational performance of hand generated microcode. The optimization effort on the quadruple to microcode translator was quite successful as is evidenced by the efficiency of the microcode produced. Further effort should be expended on the quadruple to microcode translator to see if its performance can be improved still further.

TEST CASE COMPILER	GREATEST ELEMENT (10)	FIBONACCI (40)	PRIME (250)	BUBBLE SORT (250)	
				WORST	BEST
HAND CODED MICROCODE	28.19	64.06	1400	.14x10 <sup>6</sup>	.06x10 <sup>6</sup>
PASCAL TO QUAD TO MICRO 2	37.09	100	1700	.26x10 <sup>6</sup>	.08x10 <sup>6</sup>
FORTRAN	90	200	5000	.36x10 <sup>6</sup>	.19x10 <sup>6</sup>

TABLE 1      PERFORMANCE COMPARISON  
 PASCAL To MICROCODE COMPILER

ALL TIMES IN MICROSECONDS

## HIGH LEVEL LANGUAGE-HARDWARE INTERFACE

Interest in the interface between the HLL compiler and the CPU hardware developed during the first phase of this research activity (4) when it was demonstrated that microcode could be generated for CPU's with a horizontal control word format. Because of the inherent machine independence of most HLLs, it was necessary to introduce some intermediate representation which was also relatively machine independent but could be translated into efficient microcode. Quadruples were selected for this representation but other choices could be made, e.g. triples, polish notation, or tree structures. Many of these alternate choices imply the use of a push down stack to implement the translation into microcode.

The selection of quadruples as an intermediate representation was largely motivated by the availability of a compiler which produced quadruples from the PLM language. While quadruples are relatively machine independent, in many ways they are equivalent to machine language. Quadruples are directly interpreted in microcode just as machine instructions are. The basic difference is that machine instructions deal with specific entities within the CPU, e.g. registers, constant generators, shifters, and data formats. Quadruples on the other hand specify only operations and operand types and addresses. These must first be translated into a format more representative of the CPU architecture before being converted into microcode. The translation from quadruples to a similar but machine dependent format is the basic task of the quadruple to microcode translator. Interpretation of the machine dependent quadruple representation is relatively straight forward.

A significant difference between the VAX 11/780 and the PDP 11/45 CPUs is the inclusion of HLL constructs in the machine language of the VAX system. As

noted above this significantly improves the VAX 11/780 system performance in executing algorithms expressed in a HLL which can be translated directly into these machine language expressions. Another feature of the VAX 11/780 machine instruction set is its rich variety of operand formats. This permits literally thousands of different instructions to be generated from only a couple hundred basic types. On the one hand this presents a serious problem to the compiler designer who must attempt to use all the available CPU facilities. The price paid for all this flexibility is longer run time and storage space being required for the compilation procedure. On the other hand the run time performance of compiled machine code begins to approach that of hand generated microcode.

Tradeoffs must be made by the CPU designers to provide features which makes the hardware perform efficiently when most of the software to be executed is originally expressed in a HLL. One danger, of course, is to create a machine instruction set which is too biased towards a particular HLL. This doesn't appear to be the case for the VAX 11/780 but this will be better known when performance data becomes available for HLL compilers for languages other than FORTRAN IV i.e., PASCAL, ADA, and C language which produce object code for the VAX system become available.

Of particular significance to the generation of efficient microcode from quadruples is the availability of registers to the microprogrammer. The VAX 11/780 has seven general purpose registers available at both the machine instruction and microprogram level. In addition there are sixteen scratch pad registers available to the microprogrammer. This is a vast improvement over the registers available in the PDP 11/45 where there were only six general purpose registers available both to the machine language programmer and microprogrammer. Lack of registers made array access very difficult and inefficient in the PDP 11/45 and prevented efficient hand microcoding of most of the test cases used in this research effort. Array manipulations can be easily handled within the VAX CPU and this leads to

significant increases in run time performance of algorithms requiring array accesses.

For a given set of registers, the allocation of data to registers is the critical factor in achieving optimization of translating quadruples into microcode. The procedure is to scan through the quadruples and as operands involving data or addresses are identified, an assignment is made to an available register. If no register is available, then a deallocation algorithm must decide which data item should be removed from the registers. These functions are all carried out at compile time and don't impact the run time performance of the microprogram load module except to the extent that data allocation to registers requires shifting data back and forth between main storage and the CPU registers.

Another key factor in generating microcode is the available data paths within the CPU. Any operation on data for a particular microinstruction requires that the data flow within the CPU is on separate data busses. Determining whether this is the case is a very tedious and error prone procedure. Fortunately the MICRO 2 microcode assembler does a good job of detecting data path usage conflicts and provides error messages to the microprogrammer. The tendency in the design of early minicomputers was to minimize the number of available data paths which had a severe impact on CPU performance. The VAX 11/780 CPU includes enough data paths to mostly avoid having to generate additional microinstructions to resolve data path conflicts. Some improvements could be made in the VAX data path structure but in general, the available data paths are more than adequate to support the other internal processing functions in the CPU.

In summary then the main factors in the compiler to CPU interface are: available machine instructions which directly reflect HLL structure, the supply of registers to permit storage of most of the active computation variables, and provision of adequate data path capacity to avoid having to generate additional microinstructions to resolve data path conflicts. The VAX 11/780 addresses these issues to a much better degree than did the PDP 11/45. As a result the run time performance of HLL compiler generated machine language and microcode approach the performance obtainable from hand coded microcode. Based upon these observations, more study of the compiler CPU interface should be carried out to determine more optimum designs for both the hardware and the compilers.

## CONCLUSION

The overall research objectives of this contract were met except where uncontrollable circumstances intervened. A design has been achieved of a PASCAL to VAX 11/780 microcode compiler which produces efficient microprograms and the basic problems of interfacing this compiler to the VAX operating system have been solved. Preliminary support documentation has been prepared to support the "user" microprogramming option for the VAX system by other users of the BMDATC Test Bed.

Because of the efforts to optimize the performance of the PASCAL to microcode compiler, a much better understanding of the interface between a HLL and the microcode control of the CPU was developed. In particular algorithms to achieve optimum use of the registers to store run time variables were of especial interest and importance. The understanding gained of the generation of microcode from compilers can lead to significant improvement in productivity of microprogrammers and expand the capability for the use of this performance enhancing facility.

A further outgrowth of this research effort is the building of a broad base for future research into the techniques of enhancing computer performance thru microprogramming. Of particular significance is the development of host machine register assignment routines and the invoking programs required to pass control to and from the "user" microprogram. With these and other accomplishments, the foundation has been laid for a broad based research effort to develop and perfect support tools for the microprogramming activity.

While much has been accomplished, future research is required to develop techniques for enhancing the flexibility of microcode compilers by demonstrating that they can be converted at the input HLL interface to accept new computer

languages and at the host machine interface to demonstrate they can produce microcode for new host machines. This presents a severe challenge to researchers in this field and much fundamental work remains to be accomplished. The payoff from this research can be the ability to make better use of microprogramming both to enhance the computational performance of a given host machine and make it more flexible with regard to implementation of special purpose computational algorithms.

The research activity described in this final report was participated in by several individuals at The George Washington University. In particular I want to acknowledge the efforts of Robert Jones who did this original layout of the PASCAL and revised XCOM compilers. Mohamoud Katabchi and Abdol Chenari continued the compiler development and were later joined in this activity by Mr. Kwang. Mr. Teh-Hsin Yang carried out the compiler optimization and evaluation effort.

## REFERENCES

1. Doucette, D.R., "Performance Enhancement by Special Instructions on the System/360, Models 40 and 50," Preprints of the Third ACM Workshop on Microprogramming, Buffalo, N.Y. Oct. 1970.
2. Pager, D., "Some Notes on Speeding up Certain Loops by Software, Firmware, and Hardware Means," IEEETC, C21, January '72, pp. 97-100.
3. Fodor, P.R., "Evaluation of Compiler Design and Performance for a Vertical Microprogrammed Machine," MSEE Thesis, The George Washington University, Washington, D.C. May 1976.
4. Merwin, R.E., "Development of Experimental Compilers to Generate Emulators for the BMD DDP Test Bed from High Level Languages," Final Report Contract #DASG60-78-C-0115, Sponsored by USA BMDATC, The George Washington University, 1 April '79.
5. "PASCAL to Microcode Compiler Development," Final Report Subcontract #H07868AF9S, Sponsored by TRW Inc., The George Washington University, Sept. '79.
6. Merwin, R.D., "Development of a Compiler to Generate Microcode for the VAX 11/780 from the PASCAL HLL," Final Report, Contract DAAG29-76-D-0100, Battelle Columbus Laboratories, Delivery Order No. 1339-02, Sept. 1980.
7. Henriksen, J.O. and R.E. Merwin, "Programming Language Efficiency in Real-Time Software Systems," AFIPS Proc. SJCC, 40(1972), pp. 155-161.

## Appendix A

- A1 Quadruple To VAX 11/780 MACRO Language Translator  
Showing Documentation in Terms of Comments for Each  
Procedure
  
- A2 Quadruple To VAX 11/780 Microcode Translator with  
Example of Microcode Derived from Quadruples for  
Fibonacci Test Case.

XPL COMPILATION -- GEORGE WASHINGTON UNIVERSITY -- XCOM.IIIA VERSION OF JANUARY 5, 1973. CLOCK TIME = 17:23:2-13.

TODAY IS SEPTEMBER 1, 1980. CLOCK TIME = 18:49:9.30.

```
1 | **** DECLARATION ****
2 | /* **** DECLARATION ****
3 | **** / ****
4 | /* THE QUAD BUFFERS */
5 | DECLARE QBUFSIZE LITERALLY '50';
6 | DECLARE (QUADNAME, QDPL, QDP2, QDP3, QUADTYPE, QIDBUFE, QIDBUFI) (QBUFSIZE) CHARACTER,
7 | QBRFLG (QBUFSIZE) BIT(1);
8 | /*
9 | QUAD RELATED VARIABLES
10 | DECLARE MAX# OF_FBR LITERALLY '9';
11 | DECLARE QNUM FIXED,
12 | (QUAD_GROUP, QUAD#, IN_GROUP, NVAL_OF_QFD) BIT(8),
13 | #OF_QUADS FIXED INITIAL(0),
14 | #OF_QUADS FIXED INITIAL(0),
15 | FBRDESQ(MAX# OF_FBR) FIXED,
16 | FBRDESQ_IND BIT(8) INITIAL(0),
17 | SKIP_NEXT_QUAD BIT(1) INITIAL(0);
18 |
19 | THE VAX_ASSEMBLY BUFFERS
20 |
21 | DECLARE VBUFSIZE LITERALLY '80';
22 | DECLARE (VLABEL_FLD, VOPRND_FLD, VOPRND_FLD) (VBUFSIZE) CHARACTER,
23 | VONUM(VBUFSIZE) FIXED;
24 | /*
25 | VAX_ASSEMBLY RELATED VARIABLES
26 |
27 | DECLARE #OF_GVINS FIXED,
28 | (VOPERAT, VOPRND) CHARACTER,
29 | DECL# FIXED INITIAL(80);
30 | /*
31 | HOUSEKEEPING VARIABLES
32 |
33 | DECLARE MAX#_OF_SYMBOLS LITERALLY '20';
34 | DIGIT LITERALLY "0123456789";
35 | DECLARE (NAME, CTYPE)(MAX#_OF_SYMBOLS) CHARACTER,
36 | (GEN_REGM, OP1CT, OP2CT, OP3CT, OPXCT, DPND) CHARACTER,
37 | LABL# BIT(8) INITIAL(0),
38 | FLABL# BIT(8) INITIAL(0),
39 | INDX_SYMBOL(3) CHARACTER, INDX_REG CHARACTER, INDX_OPM BIT(8),
40 | AFT_INDX BIT(8) INITIAL(0) INDX# BIT(8) INITIAL(0),
41 | #OF_DEFSYMB FIXED INITIAL(0);
42 | /*
43 | /* PROCEDURE STOR_VAX_INS
44 | /*
45 | /*
46 | /* THIS PROCEDURE FORMATS EACH VAX MACRO LANGUAGE STATEMENT AFTER BEING
47 | /* CONVERTED FROM QUADS. THE PARAMETERS RECEIVED ARE OPERATOR, OPERANDS,
48 | /* QUAD NUMBER AND NUMBER OF VAX INSTRUCTIONS TO BE GENERATED.
49 | /*
50 | STOR_VAX_INS:PROCEDURE(VOPERAT, VOPRND, VQUAD#, VINSNUM);
51 | .DECLARE (VOPERAT, VOPRND) CHARACTER, (VQUAD#, VINSNUM) FIXED;
52 | VOPRND_FLD(VINSNUM)=VOPERAT;
53 | VQUAD(VINSNUM)=VOPRND;
54 | VOPRND_FLD(VINSNUM)=VOPRND;
55 | VOPRND_FLD(VINSNUM)=VQUAD#;
```

```

58 // PROCEDURE SEARCH_TYPE
59 /* LL---5
60 /* DPX IS THE OPERAND WHOSE TYPE IS TO BE DETERMINED.
61 /* THIS PROCEDURE DETERMINES THE DATA TYPE OF A PARTICULAR OPERAND
62 /* WHICH IS PASSED TO THE CALLING PROCEDURE. THIS TYPES ARE CONTAINED IN THE
63 /* NAME & TVPF TABLE.
64 /* SEARCH_TYPE:PROCEDURE(DPX) CHARACTER;
65 /* DECLARE DPX CHARACTER. I FIXED;
66 /* RETURNS TYPE OF DPX FROM NAME & CTYPE TABLES */
67 /* DO I=0 TO NOF_DEFSYMB;
68 /* IF NAME(I)=DPX THEN RETURN CTYPE(I);
69 /* END; /* DO I */
70 /* END SEARCH_TYPE;
71 /* ****
72 /* ****
73 /* ****
74 /* PROCEDURE SRCH_QNUM
75 /* LL---4
76 /* THIS PROCEDURE FINDS THE CORRESPONDING VAX INSTRUCTION TO WHICH
77 /* THE EXECUTION IS TO BRANCH. FIRST THE FLAG 'LOCN' SET TO -1, THEN EACH
78 /* VAX INSTRUCTION IS SCANNED TO SEE IF THE QUAD# = VQNUM(I). IF IT IS, THEN
79 /* THE CORRESPONDING QUAD IS FOUND. THE FLAG 'LOCN' IS SET TO +1. IF IT IS
80 /* NOT FOUND, 'LOCN' RETURNS THE VALUE -1.
81 /* ****
82 /* ****
83 /* SRCH_QNUM:PROCEDURE(QUAD#) FIXED;
84 /* DECLARE (LOW,HIGH,LOCN,QUAD#) FIXED;
85 /* RETURNS THE VAX INSTRUCTIONS NUMBER CORRESPONDING TO QUAD#.
86 /* IF QUAD# IS NOT THERE RETURNS -1 */
87 LOCN=-1;
88 /* LOCN=I;
89 /* HIGH=EOF_GVINS;
90 /* DO WHILE (HIGH>0)&(HIGH>LOW);
91 /* I=(HIGH+LOW)/2;
92 /* IF QUAD#<VQNUM(I) THEN /* FOUND */
93 /* DO;
94 /* LOCN=I;
95 /* IF QUAD#=VQNUM(I-1) THEN LOCN=I-1;
96 /* RETURN LOCN;
97 /* END; /* OF IF _THEN DO */
98 /* ELSE DO;
99 /* IF QUAD#<VQNUM(I-1) THEN HIGH=I-1;
100 /* ELSE LOW=I+1;
101 /* END; /* OF ELSE DO */
102 /* END; /* OF DO WHILE */
103 /* RETURN LOCN;
104 /* END SRCH_QNUM;
105 /* ****
106 /* PROCEDURE SYMBTAYL
107 /* LL---3
108 /* ****
109 /* JPX IS THE CHARACTER STRING OF THE QUAD OPERAND
110 /* THE PROCEDURE IS TO SCAN THE FIRST TWO CHARACTERS OF THIS QUAD OPERAND
111 /* TO FIND ANY NON-BLANK AND NON-ZERO CHARACTERS. THE PROCEDURE RETURNS ITS
112 /* VARIABLE *SYMBL* WHICH CONTAINS THE FIRST NON ZERO CHARACTERS AND ANY
113 /* TRAILING NON ZERO CHARACTERS IN THIS OPERAND AND DELETES ALL INTERVENING
114 /* ZEROS.
115 /* ****
116 /* SYMBTAYL:PROCEDURE(JPX) CHARACTER;
117 /* DECLARE (JPX,SYMBL) CHARACTER,(QDPLENG,I) FIXED;
118 /* QDPLENG=LENGTH(JPX);
119 /* SYMBOL=*;;
120 /* IF SUBSTR(JPX,0,1)/* THEN SYMBOL=SUBSTR(JPX,0,1);
121 /* TUCN CYANII = CYANII || SYMBL;
122 /* ****

```



```

190  /* THIS PROCEDURE IS TO PROCESS "U" TYPE OPERAND. FIRST THE PROCEDURE */ 2662
191  /* INDEX IS CALLED TO SEE IF IT IS INDEXED (I.E. HAS A 'R' STER */ 2662
192  /* *AJ- ALIGNMENT). IF IT IS INDEXED, THEN THE INDEX_OP IS ASSIGNED TO THE OPND AND */ 2662
193  /* FOR IS SET TO THE OPXCT. IF IT IS NOT, CALL PROCEDURE SEARCH_TYPE TO */ 2662
194  /* EXAMINE THE DATA TYPE OF THE OPERAND AND IF THE FLAG AFT_INDEX=1 AND */ 2662
195  /* INDEX_OP=OP#*, THEN GENERATE AN INDEXED REGISTER TO THE OPERAND AND RESET */ 2662
196  /* THE FLAG TO ZERO. */ 2662
197  ****
198  IDENT_UTOPX:PROCEDURE(OP#);
199  DECLARE INDEX_OP CHARACTER, OP# BIT(8);
200  IF BYTE(OPND)=BYTE("U") THEN
201    DO;
202      INDEX_OP=SRCH_INDEX(OPND,INDEX#);
203      IF INDEX_OP=~?0 THEN
204        DO;
205          OPND=INDEX_OP;
206          OPXCT=~R#;
207          END; /* OF IF THEN DO */
208        ELSE DO;
209          OPXCT=SEARCH_TYPE(OPND);
210          IF (AFT_INDEX=1)&(INDEXD_OP#=OP#) THEN
211            DO;
212              OPND=OPND||"1"||INDEX_REG||"1";
213              AFT_INDEX=0;
214              INDEX_REG=~0;
215              END; /* OF IF THEN DO */
216              END; /* OF ELSE DO */
217              END; /* OF IF THEN DO */
218          END IDENT_UTOPX;
219        ****
220        /* PROCEDURE IDEN_OPX
221        L4
222        */
223        /* OP# IS OPERAND NUMBER 1..2..3.
224        TMP_OP(3) IS AN ARRAY OF 4 ELEMENTS WHICH ARE INITIALLY 'T0', 'T1', 'T2', */
225        /* 'T3'.
226        */
227        /* THE SYMBATYL PROCEDURE OPERATES ON EACH OPERAND FROM THE QUAD SPECIFIED */
228        /* QNUM#. NUMBER OF OPX(1,2,3) SELECTS A PARTICULAR OPERAND STORED IN OPND. */
229        /* THE THREE MAIN IF STATEMENTS DETERMINE WHETHER THE FIRST CHARACTER OF THE */
230        /* OPERAND IS 'U', 'T' OR 'W'. IF IT IS 'U', THEN PROCEDURE IDENT_UTOPX IS */
231        /* CALLED. IF IT IS 'T', OPND IS COMPARED TO TMP_OP TO SEE IF IT IS 'T0', 'T1', */
232        /* 'T2' OR 'T3'. IF IT IS, A REGISTER IS GENERATED BY USING FILE DIGIT AND THE */
233        /* LETTER 'R' IS CONCATENATED WITH OPND AND OPXCT IS SET TO 'R'. IF THE FIRST */
234        /* CHARACTER IS '#', THEN OPXCT IS SET TO '#'.
235        */
236        /* IDENT_OPX:PROCEDURE(OP#);
237        /* DECLARE (OP#,1) BIT(8),TMP_OP(3) CHARACTER INITIAL('T0','T1','T2','T3');
238        /* ATTRIBUTES TYPE IF IT IS # OR T TYPE */
239        DO CASE OP#;
240        /* TAKES OP# AND FINDS ITS TYPE FROM NAME & CTYPE TABLES OR
241        /* OPND=SYMBATYL(QOP1(QNUM)); /* OPX IS 1ST OPERAND */
242        /* OPND=SYMBATYL(QOP2(QNUM)); /* OPX IS 2ND OPERAND */
243        /* OPND=SYMBATYL(QOP3(QNUM)); /* OPX IS 3ND OPERAND */
244        END; /* OF CASE STATEMENT */
245        IF BYTE(OPND)=BYTE("U") THEN
246          CALL IDENT_UTOPX(OP#);
247          IF BYTE(OPND)=BYTE("T") THEN /* OPERAND IS AT TYPE SYMBOL */
248            DO I=0 TO 3;
249            IF OP#=TMP_OP(I) THEN GEN_REG#=SBJSTR(DIGIT,I+3,1);
250            FND: /* OF DO */
251            OP#=~?1!GEN_REG#;
252            /* PRINT-REG#;

```

```

2256 FN C IDENT_OPX;
2257 /*. PROCEDURE CONV_DATA;
2258 /*. PROCEDURE CONV_DATA
2259 /*. L4
2260 /*. THIS PROCEDURE CONVERTS DATA TYPE OF FIRST OPERAND OF A QUADRUPLE INTO
2261 /*. THE DATA TYPE OF THE 3RD OPERAND.
2262 /*. *****
2263 /*. *****
2264 CONV_DATA:PROCEDURE(DRG_DES,ORGOP,GRG#1);
2265 /*. DECLARE DRG_DES,ORGOP,GRG#1 CHARACTER;
2266 /*. VOPERAT="CVT#1DRG_DES";
2267 /*. VOPRND="ORGOP#1#I#R#I#GRG#";
2268 /*. CALL STOR_VAX_INSLVOPERAT.VOPRND.QNUM,#OF_GVINS);
2269 END C)NV_DATA;
2270 /*. *****
2271 /*. PROCEDURE GLABL
2272 /*. L4--$,1--1
2273 /*. *****
2274 /*. THIS PROCEDURE MAY GENERATE A LABEL AS OUTPUT NLBL. FIRST, CHECK TO SEE IF
2275 /*. THE LEADING CHARACTER IS "U", IF IT IS "U", SYMBOLTAYL IS CALLED AND THE
2276 /*. LETTER "L" IS PUT IN FRONT OF "NLBL". IF IT IS NOT, CHECK TO SEE IF THE
2277 /*. DESTINATION QUAD HAS BEEN PROCESSED. IF IT HAS BEEN PROCESSED, THE
2278 /*. SRCH_QNUM PROCEDURE IS CALLED. IF VINSQ#=-1, THEN PRINT OUT "REFERENCED"
2279 /*. "QUAD IS NOT FOUND". IF IT IS FOUND, CHECK TO SEE IF THE INSTRUCTION ALREADY
2280 /*. HAS A LABEL. IF IT DOESN'T HAVE A LABEL, GENERATE A LABEL. IF IT HAS A
2281 /*. /SLARL, THEN GENERATE A LABEL OPERAND FOR THE VAX BRANCH INSTRUCTION. IF THE
2282 /*. DESTINATION QUAD HAS NOT BEEN PROCESSED, SET THE FLAG "QBRELG" TO 1.
2283 /*. GENERATE A LABEL. PASS THE "NLBL" TO THE CALLING PROCEDURE.
2284 /*. *****
2285 GLABL:PROCEDURE(QNUM_OP) CHARACTER;
2286 /*. DECLARE (QNUM,VINSQ#) FIXED, (QNUM_OP,NLBL) CHARACTER;
2287 IF BYTE(QNUM_OP,1)=BYTE("U") THEN
2288 DO;
2289 NLBL=SYMBTAYL(QNUM_OP);
2290 NLBL=$L$1NLBL;
2291 /*. OF IF THEN DO /
2292 ELSE DO;
2293 QNUM=CONVERT_TO_INTEGER(QNUM_OP);
2294 IF QUADN<=QNUM THEN
2295 DO; /* DESTINATION QUAD HAS BEEN PROCESSED */
2296 VINSQ#=SRCH_QNUM(QUADN); /* FIND THE INSTRUCTION CORRESPONDING TO QUADN */
2297 IF VINSQ#=-1 THEN OUTPUT="REFERENCED QUAD NOT FOUND";
2298 /* CHECK TO SEE IF THE INSTRUCTION ALREADY HAS A LABEL */
2299 IF BYTE(VLABEL_FLD(VINSQ#))=BYTE(L) THEN
2300 DO; /* DOES NOT HAVE LABEL, PUT ONE */
2301 NLBL="LABL#1$LABL#";
2302 VLABEL_FLD(VINSQ#)=NLBL||...;
2303 /* LABL#1$LABL# */;
2304 END; /* OF IF THEY OO */
2305 ELSE VLABL=SUBSTR(VLABEL_FLD(VINSQ#),0,5); /* ALREADY HAS LABEL */
2306 END; /* OF IF THEN DO */
2307 ELSE DO;
2308 IF QIDOF(QUADN)>24 THEN
2309 DO;
2310 NLABL=$SYMBTAYL(QOP1(QUADN));
2311 NLABL=L||NLBL;
2312 END; /* OF IF THEN DO */
2313 ELSE DO;
2314 QARELG(QUADN)=1;
2315 FBREDESQ_FBRDESO_IND=QUADN;
2316 VLBL=L$LBL; /* SUBSTR(DIGIT,FBRDESQ_IND+1);
2317 FBREDESQ_IND=FBRDESQ_IND+1;
2318 END; /* OF ELSE DO */
2319 *****

```

```

321 | END GLABL;
322 |
323 /* THIS PROCEDURE IS TO CHOOSE A CORRESPONDING BRANCH INSTRUCTION BASED ON */
324 /* THE VALUE OF *BRTYP*. THE PROCEDURE GENERATES A LABEL AND SETS THE FLAG
325 /* SKIP_TO_Next TO 1. VAX INSTRUCTION IS SELECTED BASED ON TRUE COMPARISON, OR */
326 /* ELSE, THE BRANCH IS DONE ON FALSE COMPARISON.
327 |
328 /*SKIP_TO_Next TO 1. VAX INSTRUCTION IS SELECTED BASED ON TRUE COMPARISON, OR */
329 /* ELSE, THE BRANCH IS DONE ON FALSE COMPARISON.
330 |
331 /*CHOO5_BRTYP:PROCEDURE(COMP_KIND,BRTYP);
332 | DECLARE ICOMP_KIND,BRTYP; BIT(8); DLABL CHARACTER;
333 | DLABL=GLABL(QOP1(QNUM+1));
334 |
335 /*NEXT_QUAD=1;
336 | IF BRTYP=1 THEN /* BRANCH IS DONE ON TRUE COMPARISON */
337 | DO CASE COMP_KIND;
338 | CALL STOR_VAX_INSI_BGTR',DLABL,QNUM+1,#OF_GVINS';
339 | CALL STOR_VAX_INSI_BLEQ',DLABL,QNUM+1,#OF_GVINS';
340 | CALL STOR_VAX_INSI_BNEQ',DLABL,QNUM+1,#OF_GVINS';
341 | CALL STOR_VAX_INSI_BLSS',DLABL,QNUM+1,#OF_GVINS';
342 | CALL STOR_VAX_INSI_BGTR',DLABL,QNUM+1,#OF_GVINS';
343 | CALL STOR_VAX_INSI_BEQL',DLABL,QNUM+1,#OF_GVINS';
344 | END; /* OF CASE STATEMENT */
345 | ELSE DO; /* BRANCH IS DONE ON FALSE COMPARISON */
346 | DO CASE COMP_KIND;
347 | CALL STOR_VAX_INSI_BLSS',DLABL,QNUM+1,#OF_GVINS';
348 | CALL STOR_VAX_INSI_BGTR',DLABL,QNUM+1,#OF_GVINS';
349 | CALL STOR_VAX_INSI_BEQL',DLABL,QNUM+1,#OF_GVINS';
350 | CALL STOR_VAX_INSI_BGEQ',DLABL,QNUM+1,#OF_GVINS';
351 | CALL STOR_VAX_INSI_BLEQ',DLABL,QNUM+1,#OF_GVINS';
352 | CALL STOR_VAX_INSI_BNEQ',DLABL,QNUM+1,#OF_GVINS';
353 | END; /* OF CASE STATEMENT */
354 | END CHOO5_BRTYP;
355 |
356 /*PROCEDURE PROC_INDX
357 | L3---8---3
358 |
359 /* THIS PROCEDURE IS TO PROCESS *INDX* QUAD BY CHECKING TO SEE IF THE
360 /*SECOND OPERAND OF THE QUAD IS ** TYPE. IT THEN INSERTS A VAX INSTRUCTION
361 /* **MOVN**. IF IT IS ** TYPE, *IDENT_OPX* IS CALLED AND AN INDEXED REGISTER
362 /*GENERATED, IF IT IS NOT ** T, AND ** TYPE, THEN *SYMTAYL* PROCEDURE IS
363 /*CALLED AND GENERATES AN INDEXED REGISTER. THE LAST THREE IF STATEMENTS
364 /*SET A MARK TO INDICATE WHICH OPERAND IN THE NEXT QUAD IS INDEXED. FINALLY
365 /*THE FLAG *AFT_INDX* IS SET TO 1.
366 |
367 /*PROCEDURE PROC_INDX:PROCEDURE;
368 | DECLARE ISYMBOL(OP3) CHARACTER;
369 | IF RTE(QOP2(QNUM))=BYTE('0') THEN
370 | DO;
371 | CALL IDENT_OPX12';
372 | INDX_REG,OP3=OPND;
373 | VOP4IND=SYMTAYL(QOP2(QNUM))||'',''|OP3';
374 | CALL STOR_VAX_INSL(MOVN'',VOPRD,QNUM,#OF_GVINS);
375 | END; /* OF IF THEN DO */
376 | IF RTE(QOP2(QNUM))!=BYTE('0') THEN
377 | DO;
378 | CALL IDENT_OPX11';
379 | INDX_REG=OPND;
380 | END; /* OF IF THEN DO */
381 | ELSE DO;
382 | SYMBOL=SYMTAYL(QOP2(QNUM));
383 | INDX_PCF=SRCH_INDX(ISYMBOL,INDX#);
384 |
4319 nqr _ INX

```



```

454 /* INSTRUCTION FINALLY EXAMINE THE NEXT QUAD. IF THE 'QIDBUF' IS '07', THEN */ 5874
455 /* IF NEXT INSTRUCTION IS A BRANCH ON TRUE COMPARISON. IF 'QIDBUF' IS */ 5874
456 /* '08', THEN THE NEXT INSTRUCTION IS A BRANCH ON FALSE COMP. SJN. IF THE */ 5874
457 /* 'QIDBUF' IS NEITHER '07' NOR '08', THEN GENERATE A 'MOVE' STATEMENT AND */ 5874
458 /* PRINT OUT A ERROR MESSAGE. */ 5874
459 ****
460 COMP_CHKBR:PROCEDURE(OP1,OP2,COMP_TYP);
461 DECLARE (OP1,OP2) CHARACTER, (NOCONV,COMP_TYP) BIT(8);
462 NOCONV=0;
463 CALL IDENT_OPX(0); /* IDENTIFY THE 1ST OPERAND */
464 OP1=OPND;
465 OP1CT=OPXCT;
466 IF OP1CT==R; THEN NOCONV=1;
467 CALL IDENT_OPX(1); /* IDENTIFY THE 2ND OPERAND */
468 OP2=OPND;
469 OP2CT=OPXCT;
470 IF OP2CT==R; THEN NOCONV=2;
471 IF (OP1CT==OP2CT)&(OP1CT==#*) THEN
472 IF (OP2CT==#*)&(NOCONV==0) THEN
473 DO; /* CONVERT TYPE OF OP1 TO TYPE OF OP2 */
474 CALL COMPDATA(OP1CT||OP2CT,OP1,'2');
475 OP2=OPND||OP1CT;
476 END; /* OF IF THEN DO */
477 IF (OP2CT==R)||((OP2CT==#*) THEN
478 DO;
479 IF (OP1CT==R)&(OP1CT==#*) THEN OP2CT=OP1CT;
480 ELSE OP2CT='W';
481 END; /* OF IF THEN DO */
482 CALL STOR_VAX_INSI(CMP||OP2CT,OP111,0||OP2,QUAN, #OF_GVINS);
483 IF QIDBUF(QNUM+1)==07; THEN /* NEXT INSTRUCTION IS BRT */
484 CALL CHDOS_BRTYPE(COMP_TYP,1);
485 IF QIDBUF(QNUM+1)==08; THEN /* NEXT INSTRUCTION IS BRF */
486 CALL CHDOS_BRTYPE(COMP_TYP,0);
487 IF (QIDBUF(QNUM+1)==07)|(QIDBUF(QNUM+1)==08) THEN
488 DO;
489 CALL IDENT_JPX(2); /* IDENTIFY 3RD OPERAND */
490 CALL STOR_VAX_INSI(MOV||OP2CT, #1111, #11OPD, QNUM, #OF_GVINS);
491 OUTPUT=NEXT QUAD TO THIS COMPARISON MUST BE BRT OR BRF;
492 END; /* OF IF THEN DO */
493 END COMP_CHKBR;
494 ****
495 /* PROCEDURE PROC_ARITH
496 L3---S---1
497 */
498 /* THIS PROCEDURE PRODUCES THREE MAJOR ARITHMETIC OPERATIONS--ADDITION,
499 /* SUBTRACTION AND MULTIPLICATION. 'PROC THOP_ARITH' IS A SUBPROCEDURE WHICH
500 /* THIS PROCEDURE. IDENTIFY THE 1ST AND 3RD OPERANDS FIRST. IF THEY ARE NOT IN
501 /* THE SAME DATA TYPE, CONVERT THE 1ST OPERAND TO THE TYPE OF 3RD OPERAND.
502 /* THEY EXAMINE THE 2ND OPERAND. IF IT IS NOT BLANKS, THEN THE QUAD HAS THREE
503 /* OPERANDS. SUBPROCEDURE 'PROC_THOP_ARITH' IS CALLED. CALL 'STD_R_VAX_INS'.
504 /* PROCEDURE TO STORE THE CORRESPONDING VAX INSTRUCTION.
505 ****
506 PROC_ARITH:PROCEDURE(OPERAT);
507 DECLARE (OP1,OP2,OP3,OPERAT) CHARACTER, NOCONV BIT(8);
508 PROC_ARITH:PROCEDURE(DAT_TYP);
509 CALL IDENT_DAT_TMP_CHARACTER;
510 OP2=OPN3;
511 OP2CT=OPXCT;
512 IF (OP2CT==R)&(OP2CT==#*) THEN
513 DO;
514 IF (OP2CT==DAT_TYP)&(DAT_TYP==#R) THEN
515 GPN_REG#=3;
516 ****

```

```

520 IF DAT_TYP==0 THEN
521   DO;
522     IF (OP3CT=="R")||(OP2CT=="4") THEN OP3CT=="W";
523     ELSE OP3CT=OP2CT;
524     END; /* OF IF THEN DO */
525     VOPRD=OP11..11OP211..11OP3;
526     VOPERAT=OPER11OP3CT113;;
527     CALL STOR_VAX_INSVOPERAT,VOPRD,QNUM,#OF_GVINS);
528   END;
529   NOCONV=0;
530   CALL IDENT_OPX(0); /* IDENTIFY 1ST OPERAND */
531   OP1=OPND;
532   OP1C=JPXCT;
533   IF (OP1CT=="#")||(OP1CT=="R") THEN NOCONV=1;
534   CALL IDENT_OPX(2); /* IDENTIFY 3RD OPERAND */
535   OP3=OPND;
536   OP3CT=OPXCT;
537   IF OP3CT=="R" THEN NOCONV=2;
538   IF (NOCONV==0)(OP1CT==OP3CT) THEN
539     DO;
540     GEN_REG#="2";
541     CALL CONV_DATA(OP1CT,OP3CT,OP1,"2");
542     OP1="R2";
543     END; /* OF IF THEN DO */
544     IF BYTE(QOP2(QNUM),1)~=BYTE("1") THEN /* ADD HAS 3 OPERAND */
545       CALL PROC_THOP_ARITH(OP3CT);
546     ELSE
547       IF OP3CT=="R" THEN
548         DO;
549           IF (OP1CT=="R")||(OP1CT=="#") THEN OP3CT=="W";
550           ELSE OP3CT=OP1CT;
551           /* OF IF THEN DO */
552           VOPRD=OP11..11OP3;
553           VOPERAT=OPER11OP3CT112;;
554           CALL STOR_VAX_INSVOPERAT,VOPRD,QNUM,#OF_GVINS);
555           END; /* OF ELSE DO */
556         END PROC_ARITH;
557       /***** PROCEDURE LABEL_ADDR *****/
558       /* PROCEDURE LABEL_ADDR
559       /* L3---4-3
560     /* THE PROCEDURE IS TO GENERATE A TABLE FOR A VAX INSTRUCTION BY
561     /* CONCATENATING THE CHARACTER 'L' WITH THE FIRST OPERAND OF QUAD.
562     /* ***** *****
563     /* ***** *****
564     LABL_ADDR:PROCEDURE;
565     DECLARE SYMBOL CHARACTER;
566     SYMBOL=SYMBTAYL(QOP1(QNUM));
567     VLABEL_FLD(#OF_GVINS)+"L"+SYMBOL||::;;
568     QNUM#OF_GVINS)=QNUM;
569     END LABL_ADDR;
570     /***** *****
571     /* PROCEDURE SUBENT_ADDR
572     /* L3---4--2
573     /* THIS PROCEDURE INITIALIZES A VAX ASSEMBLY LANGUAGE PROGRAM. THE PROGRAM
574     /* TABLE IS GENERATED BY FIRST OPERAND OF THE FIRST QUADUPLE.
575     /* ***** *****
576     SUBENT_ADDR: PROCEDURE;
577     DECLARE SYMBOL CHARACTER;
578     QNUM#OF_GVINS)=QNUM; /* THIS QUAD WILL CORRESPOND TO TWO LINES OF VAX */
579     SYMBOL=SYMBTAYL(QOP1(QNUM));
580     VLABEL_FLD(#OF_GVINS)+SYMBOL||::;;
581     #OF_GVINS="#OF_GVINS+1;
582     /* ENTRY MASK TO SAVF R? TO R5 */
583     /* ***** *****

```

```

***** PROCEDURE ALLOCATION *****
L3---4--1                                *// 8786
                                         *// 8786
586 /* THIS PROCEDURE IS TO DEFINE A STORAGE OR A CONSTANT IN VAX ASSEMBLY *//
587 /* LANG JASF. THE LABEL IS GENERATED BY THE FIRST OPERAND OF QUAD. THE OPERATOR *//
588 /* IS GENERATED BY EITHER *TYPE* OR *STYPE*. WHICH IS A PARAMETER PASSED BY *//
589 /* THE CALLING PROCEDURE. THE OPERAND FILED IS GENERATED BY EITHER THE 2ND OR *//
590 /* 3RD OPERAND OF THE NEXT QUAD. IF IT IS PRODUCED BY *TYPE*, IT IS *//
591 /* GENERATED BY THE 2ND OPERAND IN NEXT QUAD. IF IT IS PRODUCED BY *STYPE*, IT IS *//
592 /* 3RD OPERAND OF THE NEXT QUAD. IF OPERATOR IS PRODUCED BY *TYPE*, IT IS *//
593 /* GENERATED BY THE 3RD OPERAND IN NEXT QUAD. AFTER THE CONVERSION. THE *//
594 /* LABEL AND DATA TYPE ARE STORED FOR FUTURE USE. *//
595 /* ***** ALLOCATION:PROCEDURE(BTYPE,STYPE); *//
596 /* ***** DECLARE (BTYPE,STYPE,SYMBOL,SURS) CHARACTER; *//
597 /* ***** SKIP_NEXT_QUAD=1; /* TWO QUADS ARE PROCESSED */ *//
598 /* ***** ALLOCATION:PROCEDURE(BTYPE,STYPE); *//
599 /* ***** DECLARE (BTYPE,STYPE,SYMBOL,SURS) CHARACTER;
600 /* ***** SYMBOL=SYMBTAYL(QDP1(QNUM+1));
601 /* ***** VLABEL =FLDDECL1-SYMBOL[1];
602 /* ***** IF BYTE1(QDP3(QNUM+1).1)=BYTE1(.1) THEN /* SYMBOL DOES NOT HAVE INIT VALUE*/ *
603 /* ***** DOQ: *//
604 /* ***** VOPERA1_FLDDECL1-BTYPE;
605 /* ***** VOPRND_FLDDECL1-SYMBTAYL(QDP2(QNUM+1));
606 /* ***** END; /* IF THEN DO */ *
607 /* ***** ELSE DO /* VARIABLE HAS INITIAL VALUE */ *
608 /* ***** VOPERA1_FLDDECL1-STYPE;
609 /* ***** SUBS=SUBSTR( QDP1(QNUM+1).1); /* DISCARD # */ *
610 /* ***** VOPRND_FLDDECL1-SYMBTAYL(SUBS);
611 /* ***** END; /* OF ELSE DO */ *
612 /* ***** STORE SYMBOL NAME AND ITS DATA TYPE FOR FUTURE JSE */
613 /* ***** NAME1#OF_DEF_SYMBOL=SYMBOL;
614 /* ***** CTYPE1#OF_DEF_SYMBOL=SUBSTR(STYPE,1,1);
615 /* ***** EOF_DEF_SYMBOL=EOF_DEF_SYMBOL+1;
616 /* ***** DECL1#OFCL1=1;
617 /* ***** END ALLOCATION;
618 /* ***** PROCEDURE PROC_BG
619 /* ***** L3---2--5
620 /* ***** PROCEDURE PROC_BG
621 /* ***** L3---2--5
622 /* ***** THIS PROCEDURE PROCESSES THE BRANCH ON GREATER THEN. FIRST IDENTIFY THE *//
623 /* ***** 2ND AND 3RD OPERANDS. IF THEY ARE NOT THE SAME DATA TYPE, CONVERT 2ND *//
624 /* ***** OPERAND TO THE TYPE OF 3RD OPERAND BY INSERTING A *CONVERT* INSTRUCTION. *//
625 /* ***** THEN GENERATE A *COMPARE* INSTRUCTION. FINALLY PROCEDURE *GLBL* IS CALLED *//
626 /* ***** TO ASSIGN A LABEL TO THE BRANCH ADDRESS. A *BGTR* INSTRUCTION IS GENERATED. *//
627 /* ***** END ALLOCATION;
628 /* ***** PROCEDURE:
629 /* ***** DECLARE (OP2,OP3,LBL) CHARACTER, QUADN FIXED, NOCONV BIT(8) INITIAL(0);
630 /* ***** CALL IDENT_OPX1(); /* IDENTIFY 2ND OPERAND */
631 /* ***** OP2=OPND;
632 /* ***** OP2CT=OPXCT;
633 /* ***** OP3=OPND;
634 /* ***** IF OP2CT>OPXCT; THEN NOCONV=2; /* IDENTIFY 3RD OPERAND */
635 /* ***** CALL IDENT_OPX1(); /* IDENTIFY 3RD OPERAND */
636 /* ***** OP3=OPND;
637 /* ***** OP3CT=OPXCT;
638 /* ***** IF OP3CT>OPXCT; THEN NOCONV=3;
639 /* ***** CALL CONV_DATA(OP2CT,OP3CT,OP2,*2*); THEN /* CONVERT OP1 TO TYPE OF OP3 */
640 /* ***** DO;
641 /* ***** GEN_REG#="2";
642 /* ***** CALL CONV_DATA(OP2CT,OP3CT,OP2,*2*); *//
643 /* ***** IF OP2CT>OP3CT; THEN NOCONV=3;
644 /* ***** OP2="R2";
645 /* ***** END; /* IF THEN DO */
646 /* ***** IF (OP3CT>R2) (OP3CT=>#) THEN
647 /* ***** DO;
648 /* ***** IF (NP2CT=>P) (NP2CT=>#) THEN NP3CT=OP2CT;
649 /* ***** q917 n917 n917_n917

```

```

652 VJPRND=UP211; /* JJP1;
653 .ALL STOR_VAX_INSI OPERAT_VOPRND, QNUM, #OF_GVINSI;
654 .ABL=GLBL(QDPL(QNQ1));
655 CALL STOR_VAX_INSI_BCTR,DLABL, QNUM, #OF_GVINSI;
656 END PROC_BR;
657 /*
658 */
659 /* PROCEDURE PROC_BR
   L3---2--1
660 */
661 /* PROC_BR PROCEDURE PASSES THE 1ST OPERAND OF QUAD TO PROCEDURE "GLBL".
662 /* TO PRODUCE A TABLE FOR VAX BRANCH INSTRUCTION.
663 */
664 PROC_BR:PROCEDURE;
665 DECLARE DLABL CHARACTER;
666 DLABL,GLBL(QDPL(QNUM));
667 /* FILL THE OUTPUT FILE */
668 CALL STOR_VAX_INSI_BRMW,DLABL, QNUM, #OF_GVINSI;
669 END PROC_BR;
670 */
671 /*
672 */
673 /*
674 INPUT PARAMETER "FQNUM" IS EQUAL TO "QNUM" WHICH IS EQUAL TO THE NUMBER
675 /* OF QUADS BEING PROCESSED BY PROCEDURE "DRIVER". IF THE "FQNUM" IS ONE
676 /* ELEMENT IN THE ARRAY "FBRDESQ", THEN SET "FOUND" EQUAL TO 1 AND RETURN.
677 /* IT TO CALLING PROCEDURE, OTHERWISE RETURN -1.
678 */
679 SRCH_FBRDESQ:PROCEDURE(FQNUM1 BIT(8));
680 /* SEARCHES LABEL NUMBER OF THE REFERENCED QUAD */
681 DECLARE I BIT(8),FQNUM FIXED, FOUND BIT(1);
682 I=0;
683 FOUND=0;
684 DO WHILE (FDUND=0)C1(<=FBRDESQ_IND);
685 IF FBRDESQ(I)=FQNUM THEN FOUND=1;
686 I=I+1;
687 END; /* OF DO WHILE */
688 IF FOUND THEN RETURN I-1;
689 ELSE RETURN -1;
690 END SRCH_FBRDESQ;
691 */
692 /*
693 */
694 /*
695 THIS PROCEDURE PROCESSES MISCELLANEOUS OPERATIONS.
696 */
697 Q1SC:PROCEDURE(QINGRP);
698 DECLARE QINGRP FIXED;
699 DO CASE QINGRP;
700 /* CALL PROC_NAME;
701 /* OUTPUT=0;
702 */
703 CALL PROC_PUSH; /* CASE 1 */
704 /* OUTPUT=1;
705 CALL PROC_POP; /* CASE 2 */
706 /* OUTPUT=2;
707 */
708 CALL PROC_HALF; /* CASE 3 */
709 /* OUTPUT=3;
710 CALL PROC_LINK; /* CASE 4 */
711 /* OUTPUT=4;
712 */
713 CALL STOR_VAX_INSI_REF,;,QNUM, #OF_GVINSI;
714 */

```

```

711     CALL PAUC_UNST; /* CASE ? */
712     /* OF CASE STATEMENT */
720   END MISC;
721   *****
722   /* PROCEDURE MOVE_CONV
    L2---3--8
723   */
724   /*
725   THIS PROCEDURE IS TO CHECK TO SEE IF THE Q1QBUF=60, THEN CALL PROC_MOV
726   /*TO PROCESS THE CONVERSION OF MOVE STATEMENT, IF IT IS EQUAL TO 61, PRINT
727   /*OUT •Q1QBUF IS 61, NOT IMPLEMENTED YET•
728   /*PROCEDURE.
729   *****
730   MOVE_CNV:PROCEDURE(Q1QGRP);
731   DECLARE Q1QGRP BIT(1);
732   DO CASE Q1QGRP;
733     CALL PROC_MOV;
734     OUTPUT="Q1QBUF IS 61, NOT IMPLEMENTED YET";
735     CALL PROC_INOX;
736   END MOVE_CONV;
737   /* OF CASE STATEMENT */
738   *****
739   PROCEDURE LOGIC_OP
    L2---3--7
740   *****
741   LOGIC_OP:PROCEDURE(Q1QGRP);
742   DECLARE Q1QGRP BIT(8);
743   DO CASE Q1QGRP;
744   /*
745   CALL PROC_AND;
    /* CASE 0 */
746   CALL PROC_OR;
    /* CASE 1 */
747   CALL PROC_XOR;
    /* CASE 2 */
748   CALL PROC_CMPL;
    /* CASE 3 */
749   CALL PROC_XOR;
    /* CASE 4 */
750   CALL PROC_OR;
    /* CASE 5 */
751   CALL PROC_CMPL;
    /* CASE 6 */
752   CALL PROC_XOR;
    /* CASE 7 */
753   CALL PROC_XOR;
    /* CASE 8 */
754   CALL PROC_XOR;
    /* CASE 9 */
755   END LOGIC_OP;
    /* CASE 10 */
756   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 4 */
757   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 5 */
758   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 6 */
759   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 7 */
760   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 8 */
761   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 9 */
762   CALL COMP_CHKBR(Q1QGRP-4);
    /* CASE 10 */
763   END: /* OF CASE STATEMENT */
764   END LOGIC_OP;
    /* CASE 11 */
765   *****
766   /* PROCEDURE SHIFT_OP
    L2---3--6
767   */
768   /*
769   THIS PROCEDURE IS TO CONVERT SHIFT INSTRUCTION OF QUAD INTO
770   /*MULTIPLICATION OF Vax INSTRUCTION. THE OPERATOR IS DECIDED BY THE TYPE OF
771   /*SECOND OPERAND OF QUAD. IF IT IS B-TYPE, THEN OPERATOR IS "MULB3". IF IF IS
772   /*W-TYPE, THEN THE OPERATOR IS "MULW3". IF IT IS R, #, OR L-TYPE, THEN
773   /*OPERATOR IS "NULL3".
774   *****
775   SHIFT_OP:PROCEDURE(Q1QGRP);
776   DECLARE Q1QGRP,SHIFT_SIZ,J1,BIT(8),MULTIPLIER FIXED,
    (OP1,OP2,JP3) CHARACTER;
777   MULTIPLIER=1;
778   CALL L7FNT_3Px(l); /* IDENTIFY 2ND OPERAND */
    OP2=1PNH;
780   *****

```





```

916 /*      */
917 /*  *QUADS* IS THE NUMBER OF QUADS TO BE PROCESSED.          */
918 /*  THIS PROCEDURE IS TO INDIVIDUALLY PROCESS THE QUADS.  T...RF ARE EIGHT    */
919 /*  PROCEDURES TO BE CALLED TO CONVERT EACH QUAD INTO VAX INSTRUCTION BASED ON */
920 /*  DIFFERENT TYPE OF QUADS SHOWN BY THE INDEX NNUMBER-->QIDRUF.           */
921 /****** */
922 DRIVER:PROCEDURE(SQUADS#);
923 DECLARE SQUADS# FIXED;
924 /* PROCESS QUADS STORED IN QUAD BUFFERS  */
925 DO QNUM=0 TO SQUADS#-1;
926   IF QBRFLG(QNUM)=1 THEN CALL FBRLBL_GEN(QNUM);
927   IF SKIP_NEXT_QUAD=0 THEN
928     DOJ: /* IF SKIP-NEXT-QUAD IS TRUE THEN QUAD HAS ALREADY BEEN PROCESSED */
929       NVAL_OF_QID=CONVERT_TO_INTEG(QIDBUF(QNUM));
930       QQUAD_IN_GROUP=NVAL_OF_QID MOD 10;
931       QUAD_GROUP=NVAL_OF_QID/10;
932       DO CASE QUAD_GROUP; /* DECIDE ACCORDING TO THE GROUP OF QUAD */
933         CALL DIR_BRNCH(QUAD#_IN_GROUP); /* CASE 0 */
934         OUTJP:=NC INDIRECT_BRANCH HAS BEEN IMPLEMENTED YET: /* CASE 1 */
935         CALL DECLARATION(QUAD#_IN_GROUP); /* CASE 2 */
936         CALL ARITH_OP(QUAD#_IN_GROUP); /* CASE 3 */
937         CALL SHIFT_OP(QUAD#_IN_GROUP); /* CASE 4 */
938         CALL LOGIC_OP(QUAD#_IN_GROUP); /* CASE 5 */
939         CALL MOVE_OP(QUAD#_IN_GROUP); /* CASE 6 */
940         CALL MISF(QUAD#_IN_GROUP); /* CASE 7 */
941       END; /* OF CASE STATEMENT */
942     END; /* OF IF THEN DO */
943     ELSE SKIP_NEXT_QUAD=0;
944   END; /* OF DO QNUM=0 */
945 END DRIVER;
946 /****** */
947 /****** */
948 /****** */
949 /****** */
950 /*  *QUAD_NUM* IS THE NUMBER OF QUADS TO BE READ IN.          */
951 /*  THE PROCEDURE IS TO EXAMINE EACH ENTRY IN *QIDBUF* TO FIND IF ITS VALUE */
952 /*  IS *'62*, THEN EXAMINE LEADING BYTE IN 2ND OPERAND(QOP2) AND IF IT IS =*U* */
953 /*  THEN CALL PROCEDURE *SYMBTAYL* TO GENERATE A VARIABLE SYMBOL. STORE INTO AN*/
954 /*  ARRAY *INDX_SYMBOL#*. INCREMENT THE INDX# BY ONE. */
955 /****** */
956 FIND_INDEX:PROCEDURE(QUAD_NUM);
957   DECLARE (QUAD_NUM,I) FIXED. SYMBOL CHARACTER;
958   DO I = 0 TO QUAD_NUM;
959     IF QIDBUF(I)=*'62* THEN
960       DO;
961         IF BYTE(QOP2(I),1)=BYTE('U') THEN
962           DO;
963             SYMBOL=SYMBTAYL(QOP2(I));
964             INDX_SYMB(INDX#=I)=SYMBOL;
965             INDX#=INDX#+1;
966             END; /* OF IF THEN DO */
967             END; /* OF IF THEN DO */
968           END; /* OF DO I=0 */
969         END FIND_INDEX;
970       /****** */
971       /****** */
972       /****** */
973       /****** */
974       /* THE PROCEDURE IS TO READ IN AND FCIO-PRINT THE INPUT QUADS AS WELL STORE */
975       /* THEM IN THE FOLLOWING FORMAT: */
976       /*  QUADNAME=COLUMN 1-4 */
977       /*  QUADTYPE=COLUMN 5 */
978       /*  QOP1 = COLUMN 7-17 */
979     /****** */

```

```

382  **** QUADS:PROCEDURE;
983  INF  DECLARE QRECORD CHARACTER;
984  /* READ, STORE AND ECHO PRINT QUADS. MAXIMUM 100 QUADS ARE STORED */
985  OUTPUT=INPUT QUADS; /* GET A QUAD */
986  OJTPJ,RECORD=INPUT; /* EOF-QUADS<=QBUFSIZE);
987  DO WHILE(LENGTH(QRECORD)>0) & (EOF-QUADS>=QBUFSIZE);
988  QUADNAME(EOF-QUADS)=SUBSTR(QRECORD,1,4);
989  QUADTYPE(EOF-QUADS)=SUBSTR(QRECORD,5,1);
990  QOP1(EOF-QUADS)=SUBSTR(QRECORD,7,1);
991  QOP2(EOF-QUADS)=SUBSTR(QRECORD,19,1);
992  QOP3(EOF-QUADS)=SUBSTR(QRECORD,31,1);
993  QIDRUF(EOF-QUADS)=SUBSTR(QRECORD,43,2);
994  #OF_QUADS=#OF_QUADS+1;
995  OUTPUT,QRECORD=INPUT; /* GET A NEW QUAD */
996  END; /* OF DO WHILE */
997  END INPUT_QUADS;
998  **** MAIN PROGRAM**
999  ****
1000 /* THE MAIN PROGRAM FIRST CALLS THE PROCEDURE *INPUT_QUADS* TO READ IN
1002 /* AND ECHO-PRINT THE INPUT QUADS. THEN CALLS THE PROCEDURE *FIND_INDX* AND
1003 /* PROCEDURE *DRIVER* TO PROCESS EACH QUAD AND CONVERT IT INTO VAX ASSEMBLY
1004 /* LANGUAGE.
1005 /*CALL INPUT_QUADS; /* READ AND STORE MAXIMUM HUNDRED QUADS */
1006 /* PROCESS STORED QUADS
1007 /* CALL FIND_INDX(#OF_QUADS);
1008 /* CALL DRIVER(#OF_QUADS);
1009 /* OUTPUT ASSEMBLY VERSION OF QUADS
1010 /* CALL OUTPUT_VASM(DECL#,VBUFSIZE,#OF_GVINS);
1011 /* EOF
1012 /* EOF
1013 /* EOF
1014 /* EOF
1015 /* EOF
1016 /* EOF

```

\* FILE CONTROL BLOCK 26000 13000 2 1 13000 1088 7008  
\* LOAD FILE WRITTEN.  
END OF COMPIRATION SEPTEMBER 1, 1980. CLOCK TIME = 18:50:54.91.

1016 CARDS CONTAINING 621 STATEMENTS WERE COMPILED.  
NO ERRORS WERE DETECTED.  
14088 BYTES OF PROGRAM, 3035 OF DATA, 3272 OF DESCRIPTORS, 729 OF STRINGS. TOTAL CORE REQUIREMENT 21094 BYTES.

SYMBOL TABLE DUMP

0DF\_DEFSYMB : FIXED AT 1788(11). DECLARED ON LINE 41 AND REFERENCED 5 TIMES.  
0DF\_GVINS : FIXED AT 1772(11). DECLARED ON LINE 27 AND REFERENCED 39 TIMES.  
0DF\_QUADS : FIXED AT 1400(11). DECLARED ON LINE 14 AND REFERENCED 11 TIMES.  
AFT\_INDX : BIT(8) AT 1783(11). DECLARED ON LINE 40 AND REFERENCED 3 TIMES.  
ALLOCATION : LABEL AT 8794(14). DECLARED ON LINE 598 AND REFERENCED 4 TIMES.  
PARAMETER 1 : CHARACTER AT 2984(13). DECLARED ON LINE 599 AND REFERENCED 1 TIMES.  
PARAMETER 2 : CHARACTER AT 2988(13). DECLARED ON LINE 599 AND REFERENCED 2 TIMES.  
ARITH\_OP : LABEL AT 11698(14). DECLARED ON LINE 804 AND REFERENCED 1 TIMES.  
PARAMETER 1 : BIT(8) AT 2776(11). DECLARED ON LINE 805 AND REFERENCED 1 TIMES.  
BLANK : CHARACTER PROCEDURE AT 2134(14). DECLARED ON LINE 138 AND REFERENCED 3 TIMES.  
PARAMETER 1 : CHARACTER AT 2472(13). DECLARED ON LINE 139 AND REFERENCED 3 TIMES.  
PARAMETER 2 : FIXED AT 1892(11). DECLARED ON LINE 139 AND REFERENCED 2 TIMES.  
CHOOS\_BRTP : LAREL AT 3882(14). DECLARED ON LINE 332 AND REFERENCED 2 TIMES.  
PARAMETER 1 : BIT(8) AT 2044(11). DECLARED ON LINE 333 AND REFERENCED 2 TIMES.  
PARAMETER 2 : BIT(8) AT 2045(11). DECLARED ON LINE 333 AND REFERENCED 1 TIMES.  
COMP\_CHKBR : LABEL AT 5882(14). DECLARED ON LINE 460 AND REFERENCED 6 TIMES.  
PARAMETER 1 : RIT(8) AT 2225(11). DECLARED ON LINE 461 AND REFERENCED 2 TIMES.  
CONV\_DATA : LAREL AT 3258(14). DECLARED ON LINE 264 AND REFERENCED 5 TIMES.  
PARAMETER 1 : CHARACTER AT 2544(13). DECLARED ON LINE 265 AND REFERENCED 2 TIMES.  
PARAMETER 2 : CHARACTER AT 2548(13). DECLARED ON LINE 265 AND REFERENCED 1 TIMES.  
PARAMETER 3 : CHARACTER AT 2552(13). DECLARED ON LINE 265 AND REFERENCED 1 TIMES.  
CONVERT\_TO\_INTEG : LABEL AT 2244(14). DECLARED ON LINE 156 AND REFERENCED 4 TIMES.  
PARAMETER 1 : CHARACTER AT 2480(13). DECLARED ON LINE 157 AND REFERENCED 3 TIMES.  
CTYPE : CHARACTER AT 2312(13). DECLARED ON LINE 35 AND REFERENCED 2 TIMES.  
DECL# : FIXED AT 1776(11). DECLARED ON LINE 29 AND REFERENCED 8 TIMES.  
DECLARATION : BIT(8) AT 11814(14). DECLARED ON LINE 826 AND REFERENCED 1 TIMES.  
DIR\_BRANCH : LABEL AT 2796(11). DECLARED ON LINE 827 AND REFERENCED 0 TIMES.  
PARAMETER 1 : BIT(8) AT 2824(11). DECLARED ON LINE 848 AND REFERENCED 1 TIMES.  
DRIVER : LABEL AT 12892(14). DECLARED ON LINE 922 AND REFERENCED 1 TIMES.  
PARAMETER 1 : FIXED AT 2928(11). DECLARED ON LINE 923 AND REFERENCED 1 TIMES.  
FBRDESO : FBRLBQ\_INO : FIXED AT 1404(11). DECLARED ON LINE 15 AND REFERENCED 2 TIMES.  
FBRLBQ\_INO : BIT(8) AT 1444(11). DECLARED ON LINE 16 AND REFERENCED 5 TIMES.  
FBRLBQ\_INO : LABEL AT 12262(14). DECLARED ON LINE 879 AND REFERENCED 1 TIMES.  
PARAMETER 1 : FIXED AT 2852(11). DECLARED ON LINE 880 AND REFERENCED 1 TIMES.  
FIND\_INDX : LABEL AT 13332(14). DECLARED ON LINE 956 AND REFERENCED 1 TIMES.  
PARAMETER 1 : FIXED AT 2952(11). DECLARED ON LINE 957 AND REFERENCED 1 TIMES.  
FLAGN : BIT(9) AT 1781(11). DECLARED ON LINE 36 AND REFERENCED 4 TIMES.  
GEN\_REG# : CHARACTER AT 2396(13). DECLARED ON LINE 36 AND REFERENCED 6 TIMES.  
GLABL : CHARACTER PROCFLURF AT 338(14). DECLARED ON LINE 285 AND REFERENCED 3 TIMES.  
PARAMETER 1 : CHARACTER AT 2568(13). DECLARED ON LINE 286 AND REFERENCED 14 TIMES.  
IDENT\_OPX : LAREL AT 2920(14). DECLARED ON LINE 235 AND REFERENCED 14 TIMES.  
PARAMETER 1 : RIT(8) AT 1968(11). DECLARED ON LINE 236 AND REFERENCED 2 TIMES.  
IDENT\_UTP\_X : LAREL AT 2666(14). DECLARED ON LINE 199 AND REFERENCED 1 TIMES.  
PARAMETER 1 : BIT(8) AT 1948(11). DECLARED ON LINE 199 AND REFERENCED 1 TIMES.  
INDX\_RFG : CHARACTER AT 2436(13). DECLARED ON LINE 39 AND REFERENCED 5 TIMES.  
INDX\_SY43 : CHARACTER AT 2420(13). DECLARED ON LINE 39 AND REFERENCED 2 TIMES.  
147x4 : RIT(8) AT 1784(11). DECLARED ON LINE 49 AND REFERENCED 5 TIMES.

LBL4 : BIT(4) AT 1730(111), DECLARED ON LINE 37 AND REFERENCED 3 TIMES.  
 LOGIC\_OP : LARFL AT 1071(114), DECLARED ON LINE 742 AND REFERENCED 1 TIMES.  
 PARAMETER\_1 : BIT(8) AT 2668(111), DECLARED ON LINE 743 AND REFERENCED 1 TIMES.  
 MISC : LARFL AT 10282(114), DECLARED ON LINE 697 AND REFERENCED 7 TIMES.  
 PARAMETER\_1 : FIXED AT 2608(111), DECLARED ON LINE 698 AND REFERENCED 1 TIMES.  
 MOVE\_CNV : LARFL AT 10608(114), DECLARED ON LINE 730 AND REFERENCED 1 TIMES.  
 PARAMETER\_1 : BIT(8) AT 2648(111), DECLARED ON LINE 731 AND REFERENCED 1 TIMES.  
 NAME : CHARACTER AT 2228(113), DECLARED ON LINE 35 AND REFERENCED 2 TIMES.  
 NVAL\_OF\_QID : BIT(8) AT 1398(111), DECLARED ON LINE 13 AND REFERENCED 6 TIMES.  
 QPN0 : CHARACTER AT 2416(113), DECLARED ON LINE 36 AND REFERENCED 29 TIMES.  
 OPXCT : CHARACTER AT 2412(113), DECLARED ON LINE 36 AND REFERENCED 14 TIMES.  
 OPICT : CHARACTER AT 2400(113), DECLARED ON LINE 36 AND REFERENCED 25 TIMES.  
 QPZCT : CHARACTER AT 2404(113), DECLARED ON LINE 36 AND REFERENCED 31 TIMES.  
 OP3CT : CHARACTER AT 2408(113), DECLARED ON LINE 36 AND REFERENCED 30 TIMES.  
 OUTPUT\_VASV : LABEL AT 12564(114), DECLARED ON LINE 899 AND REFERENCED 2 TIMES.  
 PARAMETER\_1 : FIXED AT 2888(111), DECLARED ON LINE 900 AND REFERENCED 1 TIMES.  
 PARAMETER\_2 : FIXED AT 2892(111), DECLARED ON LINE 900 AND REFERENCED 1 TIMES.  
 PARAMETER\_3 : FIXED AT 2896(111), DECLARED ON LINE 900 AND REFERENCED 3 TIMES.  
 PROC\_ARITH : LABEL AT 7088(114), DECLARED ON LINE 506 AND REFERENCED 3 TIMES.  
 PARAMETER\_1 : CHARACTER AT 2848(113), DECLARED ON LINE 507 AND REFERENCED 2 TIMES.  
 PROC\_BRG : LABEL AT 9134(114), DECLARED ON LINE 629 AND REFERENCED 1 TIMES.  
 PROC\_BRM : LABEL AT 10000(114), DECLARED ON LINE 664 AND REFERENCED 1 TIMES.  
 PROC\_INDX : LABEL AT 4558(114), DECLARED ON LINE 368 AND REFERENCED 1 TIMES.  
 PROC\_M40V : LABEL AT 5048(114), DECLARED ON LINE 402 AND REFERENCED 1 TIMES.  
 PROC\_UNST : LABEL AT 5700(114), DECLARED ON LINE 434 AND REFERENCED 1 TIMES.  
 QBRFLG : BIT(8) AT 1340(111), DECLARED ON LINE 7 AND REFERENCED 2 TIMES.  
 QIOBUF : CHARACTER AT 1044(113), DECLARED ON LINE 6 AND REFERENCED 10 TIMES.  
 QNJM : FIXED AT 1392(111), DECLARED ON LINE 12 AND REFERENCED 65 TIMES.  
 QQP1 : CHARACTER AT 228(113), DECLARED ON LINE 6 AND REFERENCED 14 TIMES.  
 QQP2 : CHARACTER AT 432(113), DECLARED ON LINE 6 AND REFERENCED 11 TIMES.  
 QQP3 : CHARACTER AT 636(113), DECLARED ON LINE 6 AND REFERENCED 6 TIMES.  
 QUAD\_GROUP : BIT(8) AT 1396(111), DECLARED ON LINE 13 AND REFERENCED 2 TIMES.  
 QUADNAME : CHARACTER AT 24(113), DECLARED ON LINE 6 AND REFERENCED 1 TIMES.  
 QUADTYPE : CHARACTER AT 840(113), DECLARED ON LINE 6 AND REFERENCED 1 TIMES.  
 SEARCH\_TYPE : CHARACTER PROCEDURE AT 1364(14), DECLARED ON LINE 66 AND REFERENCED 1 TIMES.  
 SHIFT\_OP : CHARACTER AT 2448(113), DECLARED ON LINE 67 AND REFERENCED 1 TIMES.  
 PARAMETER\_1 : LABEL AT 11088(114), DECLARED ON LINE 775 AND REFERENCED 1 TIMES.  
 PARAMETER\_2 : BIT(8) AT 2720(111), DECLARED ON LINE 776 AND REFERENCED 0 TIMES.  
 SKIP\_NEXT\_QUAD : BIT(8) AT 1445(111), DECLARED ON LINE 17 AND REFERENCED 6 TIMES.  
 SRCH\_FBRDSEQ : LABEL AT 10078(114), DECLARED ON LINE 679 AND REFERENCED 1 TIMES.  
 SRCH\_INDX : PARAMETER\_1 : FIXED AT 2596(111), DECLARED ON LINE 681 AND REFERENCED 1 TIMES.  
 SRCH\_INDX : CHARACTER PROCEDURE AT 2430(14), DECLARED ON LINE 175 AND REFERENCED 2 TIMES.  
 PARAMETER\_1 : CHARACTER AT 2484(113), DECLARED ON LINE 176 AND REFERENCED 1 TIMES.  
 PARAMETER\_2 : BIT(8) AT 1925(111), DECLARED ON LINE 176 AND REFERENCED 2 TIMES.  
 SRCH\_QNUM : LABEL AT 1478(114), DECLARED ON LINE 83 AND REFERENCED 1 TIMES.  
 STOR\_VAX\_JNS : PARAMETER\_1 : FIXED AT 1844(111), DECLARED ON LINE 84 AND REFERENCED 3 TIMES.  
 STOR\_VAX\_JNS : CHARACTER AT 1290(114), DECLARED ON LINE 50 AND REFERENCED 27 TIMES.  
 PARAMETER\_1 : CHARACTER AT 2640(113), DECLARED ON LINE 51 AND REFERENCED 1 TIMES.  
 PARAMETER\_2 : CHARACTER AT 2444(113), DECLARED ON LINE 51 AND REFERENCED 1 TIMES.  
 PARAMETER\_3 : FIXED AT 1796(111), DECLARED ON LINE 51 AND REFERENCED 1 TIMES.  
 PARAMETER\_4 : FIXED AT 1800(111), DECLARED ON LINE 51 AND REFERENCED 4 TIMES.  
 SUBENT\_ADDR : LABEL AT 8648(114), DECLARED ON LINE 576 AND REFERENCED 1 TIMES.  
 SYMBOLT\_ADDR : CHARACTER PROCEDURE AT 1732(14), DECLARED ON LINE 116 AND REFERENCED 15 TIMES.  
 PARAMETER\_1 : CHARACTER AT 2452(113), DECLARED ON LINE 117 AND REFERENCED 8 TIMES.  
 VLAREL\_FLD : CHARACTER AT 1248(113), DECLARED ON LINE 22 AND REFERENCED 9 TIMES.  
 VOPERAT\_FLD : CHARACTER AT 2220(113), DECLARED ON LINE 28 AND REFERENCED 14 TIMES.  
 VOPRMT\_FLD : CHARACTER AT 1572(113), DECLARED ON LINE 22 AND REFERENCED 4 TIMES.  
 VOPRND\_FLD : CHARACTER AT 2224(113), DECLARED ON LINE 28 AND REFERENCED 12 TIMES.  
 VOPRNO\_FLD : CHARACTER AT 1896(113), DECLARED ON LINE 22 AND REFERENCED 4 TIMES.  
 VQNUM : FIXED AT 1448(111), DECLARED ON LINE 23 AND REFERENCED 6 TIMES.

**MACRO DEFINITIONS:**

DIGIT	LITERALLY: 3123456789
DX_SIZE	LITERALLY: 500
QBUFSIZE	LITERALLY: 50
VBUFSIZE	LITERALLY: 80
MAX#_OF_FBR	LITERALLY: 9
MAX#_OF_SYMBOLS	LITERALLY: 20

1DCOMPARES	= 42852
SYMBOL_TABLE_SIZE	= 143
MACRO_DEFINITIONS	= 6
STACKING_DECISIONS	= 162226
SCAN	= 4834
EMITRR	= 548
EMITRX	= 3438
FORCFACTACUMULATOR	= 1356
ARITHMETIC	= 230
GENSTORE	= 243
FIXBFN	= 262
FIXDATAWORD	= 12
FIXCHN	= 435
GETDATA	= 0
GETCODE	= 3
FINDADDRESS	= 698
SHORTCFTX	= 629
LONGCFTX	= 6
SHORTRDX	= 12
LONGRDX	= 0
FREE_STRING_AREA	= 111222

**REGISTER VALUES (RELATIVE TO R11):**

R6 = 0
R5 = 0
R6 = 0
R7 = 0
R8 = 0
R9 = 0
R10 = 0
R11 = 0
R12 = 0
R13 = 3000

**INSTRUCTION FREQUENCIES:**

BALR	28
BCTR	3
BCR	56
LPR	1
LTR	8
LCR	1
NR	19
OR	12
XR	61
LR	180
CR	7
AR	?

LA	256
STC	81
IC	97
EX	62
BAL	201
BC	408
LH	6
ST	593
W	33
O	18
L	1058
C	66
A	58
S	31
H	2
D	5
AL	2
SL	2
SRL	65
SLL	94
SRA	60
SRDA	5
STM	28
TH	3
DI	1
LH	29

TOTAL TIME IN COMPILER 0:1:69.22.  
SET UP TIME 0:0:7.21.  
ACTUAL COMPILE TIME 0:1:34.99.  
POST-COMPILE TIME 0:0:7.02.  
COMPILE RATE: 641 CARDS PER MINUTE.

**Appendix A2**  
**Quadruple To VAX 11/780**  
**Microcode Translator**  
**with Example**

DAY 1 - SEPTEMBER 2, 1980 - CLOCK TIME = 10:23:30 - 07

```

57     IF QPXP=C1NST_ARRAY(1) THEN FOUND=1;
58     ELSE I=I+1;
59     FND: /* OF DO WHILE */
60     RETURN FOUND;
61   END IDENT_CONST;
62   /*
63   ****SYMBIAVL:PROCEDURE(OPX) CHARACTER, (QOPPLENG,1) FIXED;
64   ****SYMBIAVL:PROCEDURE SYMBIAVL
65   ****SYMBIAVL:PROCEDURE(QPXP) CHARACTER, (QPXP,0..1) FIXED;
66   ****SYMBIAVL:SYMBOL SYMBOL;
67   ****SYMBIAVL:SYMBOL SYMBOL;
68   ****SYMBIAVL:SYMBOL SYMBOL;
69   ****SYMBIAVL:SYMBOL SYMBOL;
70   ****SYMBIAVL:SYMBOL SYMBOL;
71   ****SYMBIAVL:SYMBOL SYMBOL;
72   ****SYMBIAVL:SYMBOL SYMBOL;
73   ****SYMBIAVL:SYMBOL SYMBOL;
74   ****SYMBIAVL:SYMBOL SYMBOL;
75   ****SYMBIAVL:SYMBOL SYMBOL;
76   ****SYMBIAVL:SYMBOL SYMBOL;
77   ****SYMBIAVL:SYMBOL SYMBOL;
78   ****SYMBIAVL:SYMBOL SYMBOL;
79   ****SYMBIAVL:SYMBOL SYMBOL;
80   /*
81   ****PROCEDURE COMMENT_LINE
82   ****COMMENT_LINE:PROCEDURE;
83   ****ADF_LINE=ADF_LINE+1;
84   ****MICRO_OPAT_FLD(MICRO_OPAT_LINE)=;-----;;
85   ****ADF_LINE=ADF_LINE+1;
86   END COMMENT_LINE;
87   /*
88   ****PROCEDURE CONVERT_TO_INTEG
89   /*
90   ****CONVERT_TO_INTEG:PROCEDURE(S) BIT(8);
91   ****DECLARE S CHARACTER, (I,I,NVAL) BIT(8);
92   ****NVAL=0;
93   ****DO I=0 TO LENGTH(S)-1;
94   ****NVAL=NVAL+BYTE(I),I-BYTE("0");
95   ****END; /* OF DO STATEMENT */
96   ****RETURN NVAL;
97   END CONVERT_TO_INTEG;
98   /*
99   ****PROCEDURE FIND_REGD
100  /*
101  ****FIND_REGD:PROCEDURE(OPX) CHARACTER;
102  ****DECLARE (REGNUM,OPX) CHARACTER, (J,BIT(8)) FOUND BIT(8);
103  ****J=0;
104  ****FOUND=0;
105  ****DO WHILE ((J<=INDEX-1)&&(FOUND=0));
106  ****IF OPX=QOPND(J) THEN
107  ****DO;
108  ****FOUND=1;
109  ****REGNUM=OPND(J);
110  ****END; /* OF IF THEN DO */
111  ****ELSE I=I+1;
112  ****END; /* OF DO WHILE */
113  ****RETURN REGNUM;
114  END FIND_REGD;
115  /*
116  /*
117  /*
118  ****PROC_MOV:PROCEDURE;
119  ****IF I'A'F (INP1,INP2,INP3,INP4) CHARACTFR, ALIN_CONST AT(1);
120  /*

```

```

121 LVAL_FLD_INSTR(QNUM1)=#U1-LINE;
122 IF (SUBSTR(OP1,0,1)="#")||(SUBSTR(OP3,0,1)="U") THEN
123   DO;
124     MOP3=FIND_REG#(OP3);
125     BLIN_CONST=DECODE_CONST(SUBSTR(OP1,1,1));
126     IF BLIN_CONST==1 THEN
127       DU;
128     ELSE MICRO_OPRT_FLD#(OP3);
129     IF OP1=="0" THEN MICRO_OPRT_FLD#(OP3,Q,0,1)="U";
130     ELSE MICRO_OPRT_FLD#(OP3)=R(.)(MOP3);
131     ELSE MICRO_OPRT_FLD#(OP3)=R(.)(K(.).ZERO);
132     SUBSTR(OP1,1,1);
133   CALL COMENT_LINE;
134   END; /* OF IF THEN DO */
135   ELSE OUTPUT="NON-BLIN-CONSTANT NOT IMPLEMENTED YET";
136   END; /* OF IF THEN DO */
137   ELSE DO;
138     IF (SUBSTR(OP1,0,1)=="U")||(SUBSTR(OP3,0,1)=="U") THEN
139       DO;
140         MOP1=FIND_REG#(OP1);
141         MOP3=FIND_REG#(OP3);
142         MICRO_OPRT_FLD#(OP3)=LAB_R(.)(MOP1);
143         CALL COMENT_LINE;
144         MICRO_OPRT_FLD#(OP3)=R(.)(MOP3);
145         CALL COMENT_LINE;
146         END; /* OF IF THEN DO */
147         ELSE OUTPUT="THIS TYPE OF MOVE HAS NOT BEEN IMPLEMENTED YET";
148       END; /* OF ELSE QO */
149     END PROC_MOV;
150   /* **** */
151   /* **** */
152   /* **** */
153   /* **** */
154   /* **** */
155   /* **** */
156   /* **** */
157   /* **** */
158   /* **** */
159   /* **** */
160   /* **** */
161   /* **** */
162   /* **** */
163   /* **** */
164   /* **** */
165   /* **** */
166   /* **** */
167   /* **** */
168   /* **** */
169   /* **** */
170   /* **** */
171   /* **** */
172   /* **** */
173   /* **** */
174   /* **** */
175   /* **** */
176   /* **** */
177   /* **** */
178   /* **** */
179   /* **** */
180   /* **** */
181   /* **** */
182   /* **** */
183   /* **** */
184   /* **** */
185   /* **** */
186   /* **** */

 2484 PRUC_NIV
 2498 PROC_MOV
 2504 PROC_MOV
 2512 PROC_MOV
 2528 PROC_MOV
 2554 PROC_MOV C13 = 16777215.
 2576 PROC_MOV
 2588 PROC_MOV
 2594 PROC_MOV
 2596 PROC_MOV
 2626 PROC_MOV
 2654 PROC_MOV
 2676 PROC_MOV
 2688 PROC_MOV
 2734 PROC_MOV
 2766 PROC_MOV
 2826 PROC_MOV
 2892 PROC_MOV
 2896 PROC_MOV
 2898 PROC_MOV
 2920 PROC_MOV
 2922 PROC_MOV
 2924 PROC_MOV
 3030 PROC_MOV
 3038 PROC_MOV
 3054 PROC_MOV
 3070 PROC_MOV
 3134 PROC_MOV
 3138 PROC_MOV
 3202 PROC_MOV
 3206 PROC_MOV
 3208 PROC_MOV
 3230 PROC_MOV
 3236 PROC_MOV
 3238 PROC_INDEX
 3244 PROC_INDEX
 3250 PROC_INDEX
 3256 PROC_INDEX
 3262 PROC_INDEX
 3270 PROC_INDEX
 3276 MOV_CONV
 3278 MOV_CONV
 3300 MOV_CONV
 3304 MOV_CONV CASE 0.
 3328 MOV_CONV CASE 1.
 3336 MOV_CONV CASE 2.
 3340 MOV_CONV
 3346
 3346
 3346 ARITH_OP
 3354 ARITH_OP
 3354 ARITH_OP
 3360 ARITH_OP
 3406 ARITH_OP
 3432 ARITH_OP
 3446 ARITH_OP
 3468 ARITH_OP
 3566 ARITH_OP
 3622 ARITH_OP
 3630 ARITH_OP
 3646 ARITH_OP
 3662 ARITH_OP
 3678 ARITH_OP
 3742 ARITH_OP
 3746 ARITH_OP

LVAL_FLD_INSTR(QNUM1)=#U1-LINE;
IF (SUBSTR(OP1,0,1)=="U")||(SUBSTR(OP3,0,1)=="U") THEN
  DO;
    MOP1=FIND_REG#(OP1);
    MOP2=FIND_REG#(OP2);
    MOP3=FIND_REG#(OP3);
    MICRO_OPRT_FLD#(OP3)=Q_R(.)(MOP1);
    CALL COMENT_LINE;
  END;

```





```

321 FLDI #415C; /* IF DO CASE */
322 FLDI #0; /* IF DO CASE */
323 *****
324 *****
325 FBRLABL_GEN:PROCEDURE FBRLABL_GEN
326 FBRLABL_GEN:PROCEDURE(FBRLABL);
327 DEFCLARE (FQUAD,11) BIT(11); FOUND BIT(11);
328 i=0;
329 FOUND=0;
330 DO WHILE (FOUND=0) {I<INDW-1;};
331 IF FBREQS(I)=FQUAD THEN FOUND=1;
332 ELSE I=I+1;
333 END; /* OF DO WHILE */
334 IF FOUND=1 THEN
335   MICRO_LABEL_FLDI(ME_LINE)=SUBSTR(ALPHA,I,11);*
336   ELSE OUTPUT=FORWARD_BRANCH DESTINATION QUD NOT FOUND;;
337 END FBRLABL_GEN;
338 *****
339 PROCEDURE MEM_LABL_GEN
340 MEM_LABL_GEN:PROCEDURE;
341 OUTPUT=MEM_LABL_GEN NOT BEEN IMPLEMENTED YET;;
342 END MEM_LABL_GEN;
343 *****
344 *****
345 PROCEDURE SHIFT_OP
346 *****
347 SHIFT_OP:PROCEDURE(QINGRP);
348 DECLARE QINGRP BIT(16);
349 OUTPUT=NOT IMPLEMENTED YET;;
350 END SHIFT_OP;
351 *****
352 *****
353 LOGIC_OP:PROCEDURE(QINGRP);
354 LOGIC_OP:PROCEDURE(QINGRP);
355 DECLARE QINGRP BIT(8);
356 OUTPUT=NOT IMPLEMENTED YET;;
357 END LOGIC_OP;
358 *****
359 *****
360 PROCEDURE DECLARATION
361 DECLARATION:PROCEDURE(QINGRP);
362 DECLARE (NOGRP,NQINGRP,QINGRP) BIT(8), IND# BIT(8) INITIAL(0),
363 (REG#,SYMBOL) CHARACTER;
364 NVAL_OF_QID IDENT_QNAME(QUADNAME|QNUM+1));
365 NOGRP=NVAL_OF_QID/10;
366 IF NOGRP=2 THEN
367   QD;
368   NOINGRP=NVAL_OF_QID MOD 10;
369 IF NQINGRP=4 THEN
370   DO;
371   OUTPUT=**;
372   MICRO_OPRT_FLDI(ME_LINE)=TOC **;
373   MICRO_OPRT_FLDI(ME_LINE+1)=REGION /1400,17FF/;
374   MICRO_LABL_FLDI(ME_LINE+2)=INPUT **;
375   ME_LINE=ME_LINE+3;
376 END; /* OF IF THEN DO */
377 ELSE DO;
378   SKIP_NEXT_QUAO=1;
379   REG#=R#11SUBSTR(DIGIT,IND#,11);
380   IND=IND#+1;
381   IF REG#=R#8 THEN CALL MEM_LABL_GEN;
382   FALSE DO;
383   SYMBOL=SYMBTA(YIQUADOPD1(QNUM));
384   QICRD_LABL_FLDI(ME_LINE)=**;

```

```

337  OPEN(I,INDEX)=REFC!;
38H  QOPEN((INDEX)-SYMBOLQ);
389  INDEX=INDEX+1;
390  END; /* OF ELSE DO */
391  NVAL_OF_QID=IDENT_QNAME(QUADNAME(IQNUM+2));
392  NQGRP=NVAL_OF_QID/10;
393  IF NQGRP==2 THEN
394    DO;
395      MICRO_LABL_FLDN#OF_LINE)=0;-----*;;
396      MICRO_OPRI_FLDN#OF_LINE)=0;-----*;;
397      #OF_LINE=#OF_LINE+1;
398      END; /* OF IF THEN DO */
399      END; /* OF ELSE DO */
400      END; /* OF IF THEN DO */
401  END DECLARATION;
402 /* **** */
403 /* **** PROCEDURE BLANK
404 /* ****
405 BLANK:PROCEDURE(STRING,WIDTH) CHARACTER;
406 DECLARE (WIDTH,L) FIXED, STRING CHARACTER;
407 L=LENGTH(STRING);
408 IF L>WIDTH THEN RETURN STRING;
409 ELSE RETURN STRING||SUBSTR(STRING,0,WIDTH-L);
410 END BLANK;
411 /* ****
412 /* **** PROCEDURE INPUT_QUADS
413 /* ****
414 INPUT_QUADS:PROCEDURE;
415 DECLARE QRECORD CHARACTER;
416 OUTPUT=INPUT QUADS*:;
417 OUTPUT,QRECORD=INPUT;
418 DO WHILE LENGTH(QRECORD)>0 IF #OF_QUADS<=99;
419 /* MAXIMUM OF INPUT QUADS IS 99 */
420 QUADNAME1#OF_QUADS1=SUBSTR(QRECORD,15,4);
421 QUADPO1(#OF_QUADS1)=SUBSTR(QRECORD,26,11);
422 QUADPO2(#OF_QUADS2)=SUBSTR(QRECORD,39,11);
423 QUADPO3(#OF_QUADS3)=SUBSTR(QRECORD,52,11);
424 #OF QUADS=#OF QUADS+1;
425 OUTPUT,QRECORD=INPUT;
426 END; /* OF DO WHILE */
427 END INPUT_QUADS;
428 /* **** */
429 /* **** PROCEDURE DRIVER
430 /* ****
431 DRIVER:PROCEDURE(QUADS$);
432 DECLARE (QUADS$,QUADN_IN_GROUP,QUAD_GROUP) BIT(8);
433 DO QNUM=0 TO QUADS$-1;
434 IF QBRLG(QNUM)=1 THEN CALL FBRABL_GENIQNUM;
435 IF SKIP_NEXT_QUAD=0 THEN
436   DO;
437     NVAL_OF_QID=IDENT_QNAME(QUADNAME(IQNUM));
438     QUADN_IN_GROUP=NVAL_OF_QID MOD 10;
439     QUAD_GROUP=NVAL_OF_QID/10;
440     CASE QUAD_GROUP;
441       CALL DIR_BRANCH(QUADN_IN_GROUP);
442       OUTPUT=NO INDIRECT BRANCH HAS BEEN IMPLEMENTED YET;
443       CALL DECLARATION(QUADN_IN_GROUP);
444       CALL ARITH_OP(QUADN_IN_GROUP);
445       CALL SHIFT_OP(QUADN_IN_GROUP);
446       CALL LOGIC_OP(QUADN_IN_GROUP);
447       CALL MOV_CONV(QUADN_IN_GROUP);
448       CALL MISCIQUAD_IN_GROUP;
449     END; /* OF DO CASE */
450     FNDO; /* OF IF THEN NO */
451 /* **** */

```

```

454 ORIGIN 1;
455 /****** PROCEDURE OUTPUT_MICRO *****/
456 /****** */
457 OUTPUT_MICRO:PROCEDURE;
458   DECLARE (S1,S2) CHARACTER, N FIXED;
459   DO N=0 TO NDF_LINE;
460     S1=BLANK(MICRO_LABL_FLD(N),13);
461     S2=BLANK(MICRO_OPR_FLD(N),13);
462     OUTPUT=S1||S2;
463   END; /* OF DO STATEMENT */
464 END OUTPUT_MICRO;
465 /****** */
466 /****** MAIN PROGRAM *****/
467 /****** */
468 ALPHA='ABCDEFGHIJKLMNPQRSTUVWXYZ';
469 DIGIT='0123456789';
470 CALL INPUT_QUADS;
471 CALL DRIVER(#OF_QUADS);
472 OUTPUT(1)=1;
473 CALL OUTPUT_MICRO;
474 EOF EOF EOF

```

\* FILE CONTROL BLOCK 11000 13000 I I 13000 8244 5968  
 \* LOAD FILE WRITTEN.  
 END OF COMPIRATION SEPTEMBER 2, 1980. CLOCK TIME = 10:25:46.47.

474 CARDS CONTAINING 260 STATEMENTS WERE COMPILED.

NO ERRORS WERE DETECTED.  
 8242 BYTES OF PROGRAM, 2133 OF DATA, 2356 OF DESCRIPTORS, 1476 OF STRINGS. TOTAL CORE REQUIREMENT 14207 BYTES.

**SYMBOL TABLE DUMP**

#OF_LINE	:	FIXED	AT 1340(11)	DECLARED ON LINE 7 AND REFERENCED 57 TIMES.
#OF_QUADS	:	FIXED	AT 1352(11)	DECLARED ON LINE 8 AND REFERENCED 8 TIMES.
ALPHA	:	CHARACTER AT	1306(13)	DECLARED ON LINE 15 AND REFERENCED 5 TIMES.
ARITH_OP	:	LABEL	13350(14)	DECLARED ON LINE 171 AND REFERENCED 1 TIMES.
PARAMETER 1	:	BIT(8)	AT 1676(11)	DECLARED ON LINE 172 AND REFERENCED 2 TIMES.
BLANK	:	CHARACTER PROCEDURE AT	701011*	DECLARED ON LINE 405 AND REFERENCED 2 TIMES.
PARAMETER 1	:	CHARACTER AT	2312(13)	DECLARED ON LINE 406 AND REFERENCED 3 TIMES.
PARAMETER 2	:	FIXED	AT 2040(11)	DECLARED ON LINE 406 AND REFERENCED 2 TIMES.
PARAMETER	:	LABEL	AT 2062(14)	DECLARED ON LINE 83 AND REFERENCED 12 TIMES.
CONST_LINE	:	CHARACTER AT	1624(13)	DECLARED ON LINE 29 AND REFERENCED 1 TIMES.
CONST_ARRAY	:	LABEL	AT 2116(14)	DECLARED ON LINE 91 AND REFERENCED 1 TIMES.
CONVERT_TO_INTEG	:	CHARACTER AT	1888(13)	DECLARED ON LINE 92 AND REFERENCED 2 TIMES.
PARAMETER 1	:	CHARACTER AT	1888(13)	DECLARED ON LINE 361 AND REFERENCED 1 TIMES.
DECLARATION	:	LABEL	AT 6404(14)	DECLARED ON LINE 362 AND REFERENCED 0 TIMES.
PARAMETER 1	:	BIT(8)	AT 2010(11)	DECLARED ON LINE 15 AND REFERENCED 2 TIMES.
DIGIT	:	CHARACTER AT	1308(13)	DECLARED ON LINE 276 AND REFERENCED 1 TIMES.
DIR_BRANCH	:	LABEL	AT 5398(14)	DECLARED ON LINE 277 AND REFERENCED 1 TIMES.
PARAMETER 1	:	BIT(8)	AT 1892(11)	DECLARED ON LINE 431 AND REFERENCED 1 TIMES.
DRIVER	:	LABEL	AT 7534(14)	DECLARED ON LINE 432 AND REFERENCED 1 TIMES.
PARAMETER 1	:	BIT(8)	AT 2076(11)	DECLARED ON LINE 11 AND REFERENCED 2 TIMES.
FBRDSEQ	:	LABEL	AT 1392(11)	DECLARED ON LINE 326 AND REFERENCED 1 TIMES.
FRLABL_GEN	:	LABEL	AT 5996(14)	DECLARED ON LINE 327 AND REFERENCED 1 TIMES.
PARAMETER 1	:	BIT(8)	AT 1972(11)	DECLARED ON LINE 102 AND REFERENCED 9 TIMES.
FIND_REC#	:	CHARACTER PROCEDURE AT	2240114*	DECLARED ON LINE 103 AND REFERENCED 1 TIMES.
PARAMETER 1	:	CHARACTER AT	1896(13)	DECLARED ON LINE 216 AND REFERENCED 2 TIMES.
GLBL	:	LABEL	AT 4390(14)	DECLARED ON LINE 217 AND REFERENCED 1 TIMES.
PARAMETER 1	:	CHARACTER AT	2092(13)	DECLARED ON LINE 52 AND REFERENCED 2 TIMES.
IDENT_CONST	:	LABEL	AT 1494(14)	DECLARED ON LINE 53 AND REFERENCED 1 TIMES.
PARAMETER 1	:	CHARACTER AT	1860(13)	DECLARED ON LINE 38 AND REFERENCED 6 TIMES.
IDENT_QNAME	:	LABEL	AT 1290(14)	DECLARED ON LINE 39 AND REFERENCED 1 TIMES.
INB	:	CHARACTER AT	1852(13)	DECLARED ON LINE 7 AND REFERENCED 4 TIMES.
INDUM	:	BIT(8)	AT 1346(11)	DECLARED ON LINE 13 AND REFERENCED 5 TIMES.
INDX	:	FIXED	AT 1348(11)	DECLARED ON LINE 8 AND REFERENCED 5 TIMES.
INPUT_QUADS	:	LABEL	AT 7136(14)	DECLARED ON LINE 414 AND REFERENCED 1 TIMES.
LABL_FLD_INDX	:	BIT(8)	AT 1358(11)	DECLARED ON LINE 10 AND REFERENCED 8 TIMES.
LOGIC_IP	:	LABEL	AT 6366(14)	DECLARED ON LINE 354 AND REFERENCED 1 TIMES.
PARAMETER 1	:	BIT(8)	AT 2000(11)	DECLARED ON LINE 355 AND REFERENCED 0 TIMES.
MEM_LAHL_GEN	:	LABEL	AT 6290(14)	DECLARED ON LINE 341 AND REFERENCED 1 TIMES.
MICRO_LABL_FLD	:	CHARACTER AT	568(13)	DECLARED ON LINE 5 AND REFERENCED 9 TIMES.
MICRO_OPRT_FLD	:	CHARACTER AT	852(13)	DECLARED ON LINE 5 AND REFERENCED 27 TIMES.
MISC	:	LABEL	AT 5754(14)	DECLARED ON LINE 310 AND REFERENCED 1 TIMES.
MUV_CDRV	:	FIXED	AT 1932(11)	DECLARED ON LINE 311 AND REFERENCED 1 TIMES.
PARAMETER 1	:	LABEL	AT 3274(14)	DECLARED ON LINE 160 AND REFERENCED 1 TIMES.
NVAL_OF_Q10	:	HIT(8)	AT 1656(11)	DECLARED ON LINE 161 AND REFERENCED 1 TIMES.
OPND	:	CHARACTER AT	1136(13)	DECLARED ON LINE 9 AND REFERENCED 8 TIMES.
OUTPUT_MICRO	:	LABEL	AT 7976(14)	DECLARED ON LINE 6 AND REFERENCED 2 TIMES.
PR1C_16	:	CHAR	AT 494(14)	DECLARED ON LINE 251 AND PFFRNFC0 1 TIMES.

```

PROCEDURE : LABEL      AT 2424(14),
             AT 5716(14),
             AT 5716(14),
             DECLARED ON LINE 304 AND REFERENCED 1 TIMES.
PROCEDURE : LABEL      AT 5558(14),
             DECLARED ON LINE 289 AND REFERENCED 1 TIMES.
PROCEDURE : BIT(1)    AT 1402(11),
             DECLARED ON LINE 12 AND REFERENCED 2 TIMES.
PROCEDURE : BIT(8)    AT 1356(11),
             DECLARED ON LINE 9 AND REFERENCED 23 TIMES.
PROCEDURE : QNUM      AT 120(13),
             DECLARED ON LINE 6 AND REFERENCED 2 TIMES.
PROCEDURE : QOPND     AT 120(13),
             DECLARED ON LINE 20 AND REFERENCED 1 TIMES.
PROCEDURE : QUAD_TAB   CHARACTER AT 1312(13),
             DECLARED ON LINE 4 AND REFERENCED 5 TIMES.
PROCEDURE : QUADNAME  CHARACTER AT 24(13),
             DECLARED ON LINE 4 AND REFERENCED 6 TIMES.
PROCEDURE : QUADUPD1  CHARACTER AT 160(13),
             DECLARED ON LINE 4 AND REFERENCED 3 TIMES.
PROCEDURE : QUADUPD2  CHARACTER AT 296(13),
             DECLARED ON LINE 4 AND REFERENCED 4 TIMES.
PROCEDURE : QUADUPD3  CHARACTER AT 432(13),
             DECLARED ON LINE 347 AND REFERENCED 1 TIMES.
PROCEDURE : SHIFT_OP   LABEL      AT 6328(14),
             DECLARED ON LINE 348 AND REFERENCED 0 TIMES.
PARAMETER 1 : BIT(8)    AT 1992(11),
             DECLARED ON LINE 14 AND REFERENCED 4 TIMES.
SKIP_NEXT_QUAD : BIT(8)    AT 1437(11),
             DECLARED ON LINE 65 AND REFERENCED 10 TIMES.
SYMB_JAYL  : CHARACTER PROCEDURE AT 1660(14),
             DECLARED ON LINE 66 AND REFERENCED 8 TIMES.
PARAMETER 1 : CHARACTER AT 1864(13),
             DECLARED ON LINE 66 AND REFERENCED 8 TIMES.

```

## MACRO DEFINITIONS:

DX\_SIZE LITERALLY: 500

```

IDCMPARES      = 16966
SYMBOL_TABLE_SIZE = 99
MACRO_DEFINITIONS = 1
STACKING_DECISIONS = 11886
SCAN           = 3316
EMITRR         = 361
EMITRX         = 1977
FORCEACCUMULATOR = 778
ARITHMETIC     = 133
GENSTORE       = 188
FIX8FM         = 149
FIXDATAWORD    = 12
FIXCHW         = 209
GETDATA        = 0
GETCODE         = 0
FINDADDRESS     = 472
SHORTCFFIX     = 209
LONGCFFIX      = 0
SHORTDFIX      = 12
LONGDFIX        = 0
FREE_STRING_AREA = 111222

```

## REGISTER VALUES (RELATIVE TO R11):

```

R4 = 0
R5 = 0
R6 = 0
R7 = 0
R8 = 0
R9 = 0
R10 = 0
R11 = 0
R12 = 0
R13 = 2128

```

## INSTRUCTION FREQUENCIES:

BALR	36
BCTR	3
BCR	40
LPR	1
LTR	8
NR	12
OR	4
XR	17
LR	53
CR	7
AR	22
SR	157
DR	1
STH	3
LA	156
SIC	56
IC	99

BC	224
LH	3
ST	18
N	23
O	18
L	529
C	48
A	42
S	19
H	1
D	5
AL	2
SL	4
SRL	22
SLL	73
SRA	17
SROA	5
STM	36
TH	1
DI	1
LH	37

TOTAL TIME IN COMPILER 0:2:30±53.  
SET UP TIME 0:0:14.65.  
ACTUAL COMPILE TIME 0:1:44.17.  
POST-COMPILE TIME 0:0:31.71.  
COMPILE RATE: 273 CARDS PER MINUTE.

INPUT QUADRUPLET		
	ADDR	DATA
0	1 ADDR	0000000000000000
1	1 ADDR	0000000000000002
2	1 RYTE	0000000000000001
3	1 ADDR	0000000000000004
4	1 BYTE	0000000000000001
5	1 ADDR	0000000000000006
6	1 BYTE	0000000000000000
7	1 ADDR	0000000000000008
8	1 BYTE	0000000000000001
9	1 ADDR	0000000000000010
10	1 BYTE	0000000000000001
11	1 ADDR	0000000000000011
12	1 BYTE	0000000000000001
13	1 MOV	#0000000000000000
14	1 MOV	#0000000000000001
15	1 MOV	#0000000000000010
16	1 MOV	#0000000000000001
17	1 BG	0000000000000024
18	1 MOV	U0000000000000012
19	1 MOV	U0000000000000013
20	1 ADD	U0000000000000014
21	1 MOV	U0000000000000016
22	1 ADD	U0000000000000015
23	1 BR	U0000000000000017
24	1 UNST	
25	1 RETN	#0000000000000004

```

!TOC !
.REGION /1600,17FF

!INPUT
    R0 == U11
    R1 == U12
    R2 == U13
    R3 == U14
    R4 == U15
    R5 == U16

    R1.R1.I_KI==ZERO.I;
    R1.R2.I_K(==1.)I;
    R1.R3.I_K(==10.)I;
    R1.R4.I_K(==1.)I;
    Q.R1.R4.I;

    ALU_LA_Q,
    LAB_R1.R3.I,
    CLK.UBCC;

    ALU7;
    JLBLF-A;

    LAB_R1.R1.I;
    R1.R0.I_LA;
    LAB_R1.R2.I;
    R1.R1.I_LA;
    Q.R1.R0.I;
    LAB_R1.R1.I;
    R1.R5.I_ALU, ALU_LA+Q;
    LAB_R1.R5.I;
    R1.R2.I_LA;
    LAB_R1.R4.I;
    ALU_LA+KI==1.I,
    R1.R4.I_ALU;
    JLABL-A;

    PC_PC+1, CLR.IB.DPC,
    J/062;

```

## APPENDIX B

### "USER" MICROPORGRAMMING MANUAL FOR THE DEC VAX 11/780

Teh-Hsin Yang

#### CONTENTS

- 1) Basic Architecture Features of VAX 11/780
- 2) MICRO2 - Microprogramming Assembler
- 3) How to load and execute a microprogram.
- 4) Using Control Command to debug the User Microprogram.

1) Basic Architecture Features of VAX 11/780

The VAX 11/780 is a general purpose microprogrammed computer. It features a 32 bit word, virtual storage which provides addressing of 2<sup>38</sup> Bytes, an 8K cache storage unit, a 200 NS basic CPU cycle, and a powerful instruction set. This system includes 1024 words(96 bits) of "user" microprogrammable control store. Support software for microprogramming includes an assembler and debugger which permits the user to design their own microcode. It has been demonstrated that an algorithm expressed directly in microcode will execute faster than routines programmed in assembly or a high level language (HLL). Before describing this procedure for preparing microprograms for the VAX 11/780, a brief overview of the architecture of the CPU will be given. Special attention will be given to those parts which most profoundly affect the preparation of microprograms. Figure D1, which is a block diagram of the VAX 11/780 CPU, will support the ensuing discussion.

The VAX 11/780 CPU has two sets of sixteen 32 bit general purpose registers. A number of these registers have preassigned functions (R<sub>12</sub> = Argument list pointer, R<sub>13</sub> = Stack frame pointer, R<sub>14</sub> = Stack pointer, R<sub>15</sub> = PC. Registers R0 thru R7 are available to programmers. The output of the A registers passes through latch LA to the A side of the ALU while the output of the B registers passes through latch LB to the B side of the ALU. An additional set of 16 working 32 Bit Registers, RC, output thru an LC latch to the left side of the ALU. The RC registers are only available at the microcode level.

Two other 32 bit registers are named D and Q. They can be gated to either side of the ALU. The content of D register can be delivered to the Q Register directly without passing through the ALU. A rotation unit accepts the 64 bits from the Q and D registers and rotates it by the amount specified by a user instruction and deposits 32 bits of the shifted result back in the D register. The D register also acts as the memory data register and data read from and into storage must pass through this register.

The memory address register, VA, can be loaded from ALU or can be incremented by 4 which advances the address by one word (32 bits). There




Figure D1  
CPU Data Path Block Diagram

is an auxiliary 10-bit exponent ALU (EALU) for handling floating point exponent computations. Its data path contains a register named SC which is used for shift operations and masking the data entering the left side of the ALU. Another feature of the VAX CPU is the constant generator. A ROM, called SK, provides 64 16 bit constants available to the left side of ALU.

The VAX machine is controlled by a horizontal micro control word which is 96 bits wide and divided into 30 control fields. This represents a horizontal control word format and presents a complicated microprogram design problem. Many operations may be carried out in parallel. A detailed description of the micro control word is not given here since it is described in other manuals. But it will be useful to give a brief overview of branch micro-operations for each control word. Thirteen bits are used to form the address of next micro instruction. These can be assigned directly by the microprogram which corresponds to an unconditional branch at the microcode level. When a conditional branch is required other micro control words are involved in establishing the branch conditions required. The BEN (Branch Enable) micro control field contains 5 bits which are used to specify twenty-six branch conditions. From this control field it is possible to select different program status words (PSWs), including the N, Z, V, C and other flags as Branch conditions. These conditions are ORed with the low-order bits of the micro address field (JMP) to form the address of the successor microword. In order to make a conditional branch occur, it is necessary to make sure the potential branch address has certain bits equal to zero so that the OR operation produces the appropriate branch address. The Micro-2 Assembler, to be described later, has the ability to make appropriate bits of a branch address equal to zero to satisfy the OR requirements.

## 2) Micro 2 - Microprogram Assembler

The process of writing, loading, and executing a microprogram in the VAX 11/780 "User" control storage area is described here. Figure D2 is a Flowchart which shows these steps. The first step in microprogramming the VAX 11/780 is generation of the microcode source load module. To do this, use is made of the VAX SOS Editor system which is initiated thru use of the edit command. The individual microprogram statements are entered along with comments as shown by example in Figure D3. While not required, certain formating procedures are recommended to improve readability of this microcode. The formating procedures are:

### MICROCODE GENERATION PROTOCOLS

1. Precede Micro instruction by any general comments
2. If Micro instruction has explicit address--give that address at the left margin--put no info on that line.
3. If Micro instruction has a label--give label at left margin and put no other information on that line.
4. Include as many Micro instruction--parts separated by commas as will fit in columns starting at the second tab (col 17) and going to column 38.
5. Place line specific comments starting at 5th tab Col 41.




FIGURE D2 GENERATION  
OF MICROCODE  
FOR VAX 11/780

```

TYPE BUBBLE.MIC;8
.TITLE "BUBBLE SORT"
.TOC "ATTACHED MACRO DEFINITIONS"
ALU_Q+LB-1  "RAMX/Q,AMX/RAMX,BMX/LB,ALU/A+B"
.REGION /1400,17FF

; INPUTS
; ASSUMPTION
; R1-I
; R2-J
; R3-K
; R4-TEMPORARY STORAGE
; R6-N
; R7-START ADDRESS OF ARRAY
;-----;
Q_RCR7J      ; ARRAY START ADDRESS-Q
;-----;

START:      ALU_LA-KC.1J,
LA_RCR3J     ; K-1 TO K
;-----;
RCR3J_ALU   ;
;-----;
RCR1J_ALU,
ALU_KC.1J    ; I=1
;-----;
LOOP:       D_LA,
LA_RCR3J    ; K--D
;-----;
ALU_D-LB,
LAB_RCR1J,CLK,UBCC ;K-I IN ALU
;-----;
ALU_NT      ; K>I?
;-----;
=0111        ;K>I
D_ALU.LEFT2,
ALU_RCR1J    ; I#4 TO D
VA_ALU,
ALU_QC+JD,J/PP ;GET ARRAY(I) ADDRESS
;-----;
; K<I
ALU_LA-KC.6J,
LA_RCR3J,CLK,UBCC;K-0
;-----;
C31?        ; K>0?
;-----;
=0          ; C31=0 K>0
J/START      ; BACK TO START
;-----;
; C31=1 K<=0
PC_PC+1,CLR.IB,OPC,J/062 ; STOP
;-----;
PP:         DCLONGJ_CACHE ; READ FROM MEMORY
;-----;
RCR4J_DJ    ;
;-----;
LAB_RCR4J   ; ARRAY(I) TO LA
;-----;
VA_VA+4,LAB_RCR4J; GET ARRAY(I+1) ADDRESS
;-----;
DCLONGJ_CACHE ; READ ARRAY(I+1) TO D
;-----;
ALU_LA-D,CLK,UBCC ; ARRAY(I)-ARRAY(I+1)
;-----;
LAB_RCR1J,ALU_NT ;I TO LB
;-----;
=0111      ;ALU.N=0,ARRAY(I)>ARRAY(I+1)
;-----;
;ALU.N=1,ARRAY(I+1)<=ARRAY(I)
VA_ALU,
ALU_Q+LB    ;ARRAY(I+1) ADDRESS TO VA
;-----;
CACHE_DCLONGJ,
ALU_Q+LB-1   ;WRITE (ARRAY(I)) TO ARRAY(I+1)
;-----;
VA_ALU      ;ARRAY(I) ADDRESS TO VA
;-----;
D_RCR4J ;ARRAY(I+1) TO D
;-----;
CACHE_DCLONGJ,
J/LOOP       ;WRITE (ARRAY(I+1)) TO ARRAY(I)
;-----;
;END BUBBLE SORT

```

Figure 3- Microcode Source  
Program for MICRO 2 Assembler

Initially a source file name followed by ,MIC is entered which notifies the VAX/VMS operating system that the editor is creating source microcode modules. By using the command \$MICRO 2, "file name", the operating system is notified that the MICRO 2 assembler is to be used to create a microcode load module which will be identified as ,MCR and will be file ,MCR; N where N is the number of Micro Assemblies executed. The MICRO 2 language lets the microprogrammers express the actions

of a microprogram symbolically. The MICRO 2 assembler translates this symbolic representation into micro control words. MICRO 2 also allocates control storage space to any microwords for which it isn't specifically identified. In allocating control storage address, the microprogrammer has three choices:

- Allocating control storage location for a microword absolutely.
- Specifying a constraint on its control storage allocation of a microword e.g. making the lowest order bits of the address equal zero.
- Letting MICRO 2 determine the microword allocation.

MICRO 2 detects syntax errors in the source microprogram. The syntax checking is based on two parts:

- First, it checks whether the statements are recognizable by MICRO 2. Unrecognizable statements create an error message.
- Second, a check of data path conflicts is made. If the data paths overlap for a particular microinstruction, an error message is generated.

The MICRO 2 source language also contains some "pseudo-operations" which don't generate microcode but give commands to the assembler. This is done by either specifying a command to the assembler, or by influencing the output of the assembler. In order to simplify the writing of a microprogram, the VAX 11/780 "user" microprogram support offers a group of MACRO definitions expressed in a language recognized by MICRO 2. These MACRO definitions are presented in the VAX 11/780 microprogramming tools user's guide.

They are categorized as described below:

.ALU\_O . . . thru ALU\_D. AND . . .  
.ALU\_O(B) . . . thru ALU\_D.XOR

```
;ALU_K . . . thru ALU_PC . . .
;ALU_Q . . . thru CACHE . . .
;D_O . . . thru D_CACHE
;D_DAL . . . thru D_D . . .
;D_INT.SUM . . . thru D_PC . . .
;D_Q . . .
;D_R . . . thru D & VA . . .
;EALU . . . thru FE . . .
;ID . . . thru LC . . .
;PC . . . thru PC & VA . . .
;Q_O . . . thru Q_D . . .
;Q_IB . . . thru Q_PC
;Q_Q . . . thru Q & VA . . .
;R[ ]_O . . . thru R[ ] _PACK.FP
;RCI [ ]_O . . . thru RC [ ] _D . . .
;SC_O(A)
;SD . . . thru VA . . .
;MATCH States
;Non transfer functions
;Branch enable Macro definitions
```

If the microprogrammer doesn't find a MACRO which satisfies a requirement, two steps can be taken. One is to specify the data path and microoperations directly which is time consuming and difficult. The second is to define a new Macro which accomplishes the desired CPU action.

3) How to load and execute a microprogram.

Upon completion of the generation of a source microprogram in the MICRO 2 assembly language including corrections to all errors detected, the next step is to load the microprogram into "user" control storage. This is accomplished by first assembling the source microprogram by issuing the command:

\$MICRO 2 file name and depressing the return key.

The MICRO 2 assembler assembles the source program and produces a listing file (.MCR). To obtain a copy of the assembled program, issue the command:

\$TYPE or PRINT file name .MCR and depress the return key.

Depending on the type of terminal being used the response will be a listing either on the CRT display, a keyboard printer (TYPE) or on a line printer (PRINT). The listing shows the source program and the corresponding microcode. It also indicates syntax errors if any exist. When all errors are corrected, use the command:

\$MICLD

The assembled program is loaded into writable control storage (WCS). The accomplishment of this load is specified at a CRT terminal by the appearance of the prompt symbol indicating that the VMS control program is awaiting the next command. In order to execute the assembled microprogram it is necessary to transfer control of the VAX 11/780 CPU over to the microcode now resident in the WCS. This requires a command to the Virtual Machine System (VMS). To do this an invoking program written in VAX MACRO assembler language is required. The VAX 11/780 MACRO assembly language has an extended function call, (XFC), instruction which transfers control from VMS to the microcode in WCS. The invoking program must also set up any parameters to be passed to the microcode either by inserting values in registers or through a parameter list in main memory. A pointer to this parameter list must be stored in a register. Also to be able to check the result of running a microprogram a labeled NOP instruction serves as a breakpoint which can be used to check the result of executing microcode by using the MACRO Debug facility. The sample invoking program which in addition to executing the microcode in WCS also measures microcode execution time is shown in figure D5.

```

TYPE SORTTEST.MAR
.TITLE      SORTTEST
.ENTRY      SORTTEST,TM<>
$CMKRNL_S   ROUTIN=SAVEC    ;SAVE AND CHANGE XFC VECTOR IN SCB.
$CREATE     FAB=OUTFAB
$CONNECT    RAB=OUTRAB
$ASCTIM_S   ,TIMBUF=ATIMENOW,,,
MOVC3       $32,ATIMENOW,TIMOUT
$PUT        RAB=OUTRAB
            MOVAL  AR,RO  ;STARTING ADDR OF ARRAY
;-----;
XFC
;-----;
$CMKRNL_S   ROUTIN=RSVEC
$EXIT_S
$ASCTIM_S   ,TIMBUF=ATIMENOW,,,
MOVC3       $32,ATIMENOW,TIMOUT
$PUT        RAB=OUTRAB
$CLOSE      FAB=OUTFAB
;-----;
SAVEC:      .WORD  0
            MOVL   SCB$AL_BASE+20,RIVEC
            MOVL   $2,SCB$AL_BASE+20
            RET
;-----;
RSVEC:      .WORD  0
            MOVL   RIVEC,SCB$AL_BASE+20
            RET
;-----;
.PSECT  VECTOR,LONG
RIVEC:      .LONG  0
            .LONG  0
;-----;
OUTFAB:     SFAB   FNM=TIMBF,RFM=FIX,MRS=TIMSIZ,RAT=CR
OUTRAB:     SRAB   FAB=OUTFAB,RBF=TIMOUT,RSZ=TIMSIZ
TIMOUT:     .BLKB  32
            TIMSIZ=-TIMOUT
ATIMENOW:   .LONG  20$-10$
            .LONG  10$
10$:        .BLKB  32
20$:        .BLKB  0
AR:         .BLKL  255
.END      SORTTEST
$
```

Figure 5 Microcode Invoking Program in VAX 11/780  
MACRO Language

The steps to use the VMS commands to execute the MACRO invoking program assuming the microprogram is loaded in WCS are:

\$ MACRO invoking file name  
\$ LINK invoking file name + SYS \$ System:SYS.STB/SEL  
\$ RUN invoking file name

Execution begins under VMS of the MACRO invoking program and when the XFC instruction is encountered, the microcode is executed. Control is returned to VMS and the balance of the assembly language program is executed.

4) Control Command to Debug the "User" Microprogram.

It is Very important to have a debug facility to check the MICRO Code when it is running in WCS. MICRO 2 includes commands that can cause the microprogram to be executed step by step or to execute up to any microinstruction in the microprograms in WCS. A list of user's commands and terminal reaction is shown below:

USER	COMMAND	TERMINAL INFORMATION	COMMENTS
Prompt	Command		
\$	MACRO File Name	Nothing, if nothing is wrong	Assemble the invoking program
\$	LINK File Name SYSTEM:SYS. STB/SEL	Nothing, if nothing is wrong	Link the invoking program
\$	MICRO 2 File Name	Nothing, if nothing is wrong	Assemble the microcode
\$	MICLD File Name	WCS Load Complete	Loads microcode into WCS
\$	CTRL	Show >>>	Turn to microprogram
\$	RUN File Name	>>> WCS	Start Execution of invoking Program & invokes WCS Debugger
>>>	SE SOMM	Show >>>	Set-Stop on Micro Match SOMM
>>>	H	Halted at XXX	Halt
>>>	C	Nothing	Continue
WCS >	C	Message as appropriate when execution stops	Continue to execute next instruction
WCS >	E RA [ ]	Show content of register RA (HEX)	Exam the content of RA [ ]
WCS >	E DR	Show content of D register	
WCS >	RET	>>> Information on CPU status	Return to MACRO Control
>>>	Show	Shows CPU status	
>>>	E/ID 21	E: Examine ID: Internal Register 21: SOMM Register	

APPENDIX C  
QUADRUPLE DEFINITIONS

The following quadruple definitions are to be considered standard for the interface between the PASCAL and XPL to quadruple compilers and the Quadruple to VAX MACRO (Assembly Language) and MICRO 2 (Microcode) translators.

Two formats are described below. One is for the complete quadruple while the second is for operands 1, 2 and 3:

Quadruple Format:	Operation	Data Type	Operand 1	Operand 2	Operand 3
	<u>14      17</u>	22	<u>25      35</u>	<u>38      48</u>	<u>51      61</u>
	xxxxxxxxxx	I R b			

Operand Format

Operand 1	25	26	27	35
Operand 2	38	39	40	48
Operand 3	51	52	53	61
	#	U	N	N
	@	T		
		N		

R  
I  
#  
@  
\$  
T  
U  
N

Operands are real values  
Operands are integer values

Operand is a numeric value  
Operand is an address of a data item

Operand is temporary location in storage on a register  
Operand is a storage address assigned to a data item  
Numeric value

OPERATOR	OPRND 1	OPRND 2	OPRND 3	FUNCTIONAL DEFINITION
MOV	# N UNNNNNNN T @	UNNNNNNNNN T @	UNNNNNNNNN T @	Move numeric, storage location, temporary storage location or indirect address value specified in operand 1 to the storage or temporary storage location or as an indirect address in operand 3.
ADD/SUB	# N UNNNNNNN T	UNNNNNNNNN T	UNNNNNNNNN T	Add/Sub, storage location, or temporary storage location value to/from the numeric, storage location, or temporary storage location value specified in operand 1 and place the storage or temporary storage location of the result and value in operand 3.
SHLA/SHRA	UNNNNNNNNN T	# NNNNNNNNN T	UNNNNNNNNN T	Shift storage location or temporary storage location value specified in Operand 1 by an amount specified by the numeric value specified in operand 2 and place the shifted resultant value in the storage or temporary storage location specified in operand 3.

OPERATOR	OPRND 1	OPRND 2	OPRND 3	FUNCTIONAL DEFINITION
INDEX	UNNNNNNN T	UNNNNNNN T	UNNNNNNN T	Add the storage or temporary storage value specified in operand 2 to the storage or temporary storage value specified in operand 1 and place the resultant and value in the storage or temporary storage location specified by operand 3.
LT/GT/ET	# N UNNNNNNN T	# N UNNNNNNN T	TNNNNNNN T	Subtract the numeric, storage or temporary storage location value specified in operand 2 from the numeric, storage or temporary storage location value specified in operand 1 and check the sign and zero output flags. For LT and sign + store 1 for True in temporary storage location specified by Oprnd 3. For GT and sign - store 1 for true in temporary storage location specified by Oprnd 3. For ET and zero flag set store 1 for true in temporary storage location specified by Oprnd 3.
BRT/BRF	NNNNNNNN	NNNNNNNN	UNNNNNNN T	Branch to the storage address specified in operand 1 which is either a label or an absolute address if the value stored in the storage or temporary storage location specified in operand 2 is 1 for true (T) or 0 for False (F).
BR	TNNNNNNN U			Branch to the storage address specified in operand 1

**FUNCTIONAL DEFINITION****OPRND 1****OPRND 2****OPRND 1****OPRND 1****BE/BG/BL****UNNNNNNNNN****NNNNNNNNNN****BE/BG/BL**

Branch to the storage address specified in operand one if the result of subtracting the storage or temporary storage location value specified in operand 3 from the storage or temporary storage location value specified in operand 2 is = 0 (E); >0 (G); <0 (L);

**Byte/Half/Full****NNNNNNNNNN**

The number of bytes/half words/full words/ of storage space to be allocated to a variable specified in a immediately preceding ADDR quadruple is specified by the numeric value in operand 2.

**ADDR****UNNNNNNNNN**

The storage location is specified in operand 1 and the quadruple number of the corresponding Byte/Half/Full quadruple is specified by operand 3.

**END**

Indicates end of quadruples for a procedure

**RET**

Indicate a return to a calling procedure

**UNST**

Indicates that certain variables associated with this procedure should be removed from the compiler stacks.

APPENDIX - D  
QUADRUPLES TO MICRO CODE SPECIFICATION

ASSUMPTIONS:

- 1) The constant which does not exist in Fk, Sk would be stored in Reg C
- 2) ① Micro Routine if constant is in Sk  
    ② Micro Routine if constant is not in Sk
- 3) #-Numerical Value
- 4) S - Storage Address
- 5) T - Temporary Storage Address
- 6) S(R) - Storage Address in Register
- 7) RA [ ] - A Register value  
    RB [ ] - B Register value  
    RC [ ] - C Register value
- 8) D [ ] - D Register value  
    Q [ ] - Q Register value
- 9) @R - Indirect address of variable in storage stored in a register  
    @T - Indirect address of variable in storage stored in a temporary storage location
- 10) ADDR - Branch Address

QUAD OPERATOR	QUAD OPERAND	MICRO 2
MOV	#, ,S(R.)	<p>① R[x]_K[#]; If the const exist in K</p> <p>② LC RC[ ]; If the const did not exist in K R[RX]_LC ;</p>
MOV	#, ,S	<p>① D_K[#]; VA_RC[ ]; Cache_D[ ];</p> <p>② D_RC[ ]; VA_RC[ ]; Cache_D[ ];</p>
MOV	S, ,S(R)	<p>VA_RC[ ]; D[ ]_Cache; R[ ]_D;</p>
MOV	S, ,S	<p>VA_RC[ ]; D[ ]_Cache; VA_RC[ ]; Cache_D[ ];</p>
MOV	@T <sub>1</sub> , ,@T <sub>2</sub>	<p>VA_R[T<sub>1</sub>]; D[ ]_Cache; VA_R[T<sub>2</sub>]; Cache_D[ ];</p>
MOV	@T, ,S	<p>VA_R[T]; D[ ]_Cache; VA_R[T<sub>2</sub>]; Cache_D[ ];</p>
MOV	#, ,@T	<p>① D[ ]_K[#]; VA_R[ ]; Cache_D[ ];</p> <p>② D[ ]_RC[ ]; VA_R[ ]; Cache_D[ ];</p>
INDX	R,# ,T	<p>① LAB_R[R]; ALU_LA + K[#], R[ ]_ALU;</p> <p>② D_RC[ ]; ALU_D + K[#], R[ ]_ALU;</p>
GT	S,# ,T	<p>① Q_K[#]; ALU_LA_Q, LAB_R[ ], CLK.UBCC; ALU ? ;</p> <p>-1110 J/ADDR;</p>

QUAD OPERATOR	QUAD OPERAND	MICRO 2
		(2) Q_RC[ ]; ALU_LA_Q, LAB_R[ ], CLK.UBCC; ALU ? ; = 1110 J/ADDR;
GT BRT	S <sub>1</sub> , S <sub>2</sub> , T ADDR,	Q_R[S <sub>2</sub> ]; ALU_LA_Q, LAB_R[S <sub>1</sub> ], CLK.UBCC; ALU ? ; = 1110 J/ADDR;
ADD	# , S(R), S(R)	(1) LAB_R[S], ALU_LA + K[ ], R[S]_ALU;  (2) Q_RC[ ]; LAB_R[S]; ALU_LA + Q, R[S]_ALU;
ADD	S <sub>1</sub> (R), S <sub>2</sub> (R), S <sub>3</sub>	VA_RC[ ], LAB_R[S <sub>1</sub> ]; { LA_R[S <sub>2</sub> ], ALU_LA[+]LB, D_ALU; Cache_D[Long];
SUB	S(R), # , S(R)	(1) LAB_R[S]; ALU_LA_K[ ]; R[S]_ALU;  (2) Q_RC[ ]; LAB_R[S]; ALU_LA_Q, R[S]_ALU;
SUB	S <sub>1</sub> (R), S <sub>2</sub> (R), S <sub>3</sub>	VA_RC[ ], LAB_R[S <sub>2</sub> ]; { LA_R[S <sub>1</sub> ], ALU_LA[-]LB, D_ALU; Cache_D[Long];
END	,	PC PC + 1, CLR.IB.OPC, J/062;

