Unclassified RITY CLASSIFICATION OF THIS PAGE (When Date Entered) READ INSTRUCTIONS REPORT DOCUMENTATION PAGE LEFORE COMPLETING FORM ORTNUMBER 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER ESD-TR-80-130 TITLE (and Sublice) 7-TYPE OF REPORT RIOD BOVERED DESIGN OF A PROTOTYPE MICROCOMPUTER Thesis. Final Pop7 DRIVEN TRAINING DEVICE FOR AN AIR Jan 🗱 - Nov 78 -FORCE MAINTENANCE SCHOOL 6. PERFORMING ORG. REPORT NUMBER AUTHOR(+) 8. CONTRACT OR GRANT NUMBER(S) Michael F./Winthrop/ Capt, USAF PERFORMING ORGANIZATION NAME AND ADDRESS 10 -Hq Électronic Systems Division (TOI) UNIT NUMBERS Hanscom AFB 7.000 Massachusetts 01731 3 CONTROLLING OFFICE NAME AND ADDRESS Hq Electronic Systems Division (TOI) REPORT DAT A 089 Aug<del>ust 19</del>79 Hanscom AFB NUMBER OF-PAGES Massachusetts 01731 187 14. MONITORING AGENCY NAME & ADDRESS(II dillerent from Controlling Office) 15. SECURITY CLASS, (of this report) Unclassified DECLASSIF CATION DOWNGRADING AD 16. DISTRIBUTION STATEMENT (of this Approved for public release; distribution unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) 18. SUPPLEMENTARY NOTES Patents Pending on devices shown as Air Force Invention No. 13632. Work accomplished under funding and auspices of Keesler Technical Training Center (KTTC/TTVET), Keesler AFB, Mississippi, 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Simulator Line Replaceable Unit (LRU) Signal Generator Maintenance Built in Test (BIT) TPS-43E Radar Built in Test Equipment (BITE) Trainer Commercial Microcomputer Programmable Off the Shelf Radar Waveform Generator ABSTRACT (Continue on reverse side if necessary and identify by block number) **k**2 Microcomputers are no longer toys, they are cheap computers. This FILE COPY project proved that a commercial, "off the shelf" microcomputer could run a simulator used in an Air Force Technical Training school. Research through the Defense Documentation Center (now the Defense Technical Information Center) showed nothing comparable in DoD. Commercial producers of trainers were also unable to show equivalent capability. A reproducible method to evaluate microcomputers is shown and used. Circuits are shown and discussed which provide control of the trainer DD 1 JAN 73 1473 Unclassified ECURITY CLASSIFICATION OF THIS PAGE (When Det

CLASSIFICATION OF THIS PAGE (When Date Entered)		
waveshapes for oscilloscope under program control. Softwar provided, with full documentation, that generates waveshape for the invention (above) which can then run independent of c	uces are is es	۳۰ ۲ . ۱
inputs	omputer	•
Accession For	4	•
NTIS, GRA&I DDC TAB		
Justification		4
Distribution Avollabilit	V Codes	\$ * }
Avail Dist spec	and/or	·
Ŕ		• •
	· · · · · ·	
		ì
. <b>●</b>		
		• •
_		
	/	
٠ سوري مان المان ا		

Ę

and some a

ALL DE ALL DE

ころうち ちょうちょう ちょうちょう あいろう

۰.

1

ŧ

# University of Southern Mississippi

THE TAR AND THE A

تو د ۳

# DESIGN OF A PROTOTYPE MICROCOMPUTER DRIVEN TRAINING DEVICE

FOR AN AIR FORCE MAINTENANCE SCHOOL

BY

Michael F. Winthrop

A Thesis Submitted to the Graduate School of the University of Southern Mississippi in Partial Fulfillment of the Requirements for the Degree of Master of Science

Approved:

Director

Dean of the Graduate School

August, 1979

COPYRIGHT BY MICHAEL F. WINTHROP

and the second second

C

§ 9.

尘

(

ĉ C

تىت <del>پەت</del>ېيت ∶ىكى · · · ·

-1

#### ACKNOWLEDGEMENTS

The author wishes to acknowledge that this work was supported by the United States Air Force, Keesler Air Force Base, in Biloxi, Mississippi. Final typing was provided by the Main Plant, Second Floor, Correspondence Center at the Martin Marietta Corporation of Orlando, Florida, with whom the author is serving an extended temporary duty assignment for the Air Force.

100 Barran Maria Barran Bar

£15

The writer is deeply indebted to Professor Cecil D. Burge, Ph.D., P.E., major advisor, for his valuable assistance and direction. Also, the author would like to express appreciation to the people in the chain of command of Air Training Command for their confidence in this project as expressed in money, facilities and personnel. The author wishes to make special note of Lt. Col. selectee James R. Bridges, Jr., Chief of Training Service Division, and prime mover in this project; Mr. Buddy L. Holmes, master technician; and especially the entire group of craftsmen and artisans with whom he had the privilege of working.

I wish also to use this space to thank my wife, Jeanne Elizabeth, and my two sons, Michael Francis and Daniel Scott, for their support and understanding during the many months of 16 hour days and family separation they have endured during this study and its final preparation.

**ii** 

# TABLE OF CONTENTS

, ÷ ;

1.5

27

~, *?*\*

Service States

14 <u>1</u>2.277

C

t

Ĭ

いいたいないのようたい

Stan Lanes

C

LIST OF	LEDGEMENTS
CHAPTE	R
1.	INTRODUCTION
	Background of the Project Purpose Objective Scope
II.	PERFORMANCE SPECIFICATIONS
	General
	Training Level To Be Achieved Method of Instruction Length of Course
	Hardware
	Organizational Overview Commercially Available
	Computer Instruments
	Specially Fabricated
	Training Cabinet Faceplate Trainer Specific Electronics Programmable Waveform Generator Control Circuits
	Software
	Organizational Overview Vendor Supplied

FORTRAN Compiler Assembler Link Loader Editor Disk Operating System Power On Monitor Project Developed Control Module Data Acquisition Module Evaluation Module Data Display Module Error Simultion Module 29 III. Technical Criteria Speed Cost Effectiveness Plug Compatibility Reliability Vendor Capability Power USAF Institutional Constraints Funding Purchasing System Decision Matrix Collection of Data Evaluation of Data Procurement Decision Parameters IV. DESIGN IMPLEMENTATION 49 . . . Hardware Programmable Waveform Generator (General) The System Input/Output Interface Card The Simulator System Front Panel Data Select Cards The Phase Shift Analog/Digital Converter

5

~ +

1

-// // /

1. 51

C

4

C

ġł,

Ç

and the second

Trainer Turn-On and Turn-Off Procedures Cautions Trainer Power Requirements Programmable Waveshape Generator PC Card

Clock Control Circuitry Power Port Addressing PWG Timing Frequencies Program Control Decoder Memory Address Latches Memory Address Counters Memory Load Control Write Delay One Sheet Multivibrator (OSMV)

. A. A. A.

Memory Loading Oscilloscope Monitoring Run Mode

Software Locally Developed

a and an and the state of the s

(

ĩ

Ċr

Modular Design . Cascade LOGIC Evaluation Waveform Generation Error Simulation

Performance Evaluation

Testing Procedures Results Observations

General

Institutional

Engineering

Directions For Future Work

 BIBLIOGRAPHY
 97

 APPENDIX A.
 TRAINING DOCUMENT FORMATS
 98

 APPENDIX B.
 LETTER OF TECHNICAL RECOMMENDATIONS TO STAFF STUDY
 107

 APPENDIX C.
 LETTER OF INQUIRY TO VENDORS
 112

 APPENDIX D. DECISION MATRIX - COMPANIES QUERIED AND RESPONDENTS . . . . . . 115 APPENDIX E. FIGURE OF MERIT PROGRAM . 131 APPLICATION PROGRAM BITE APPENDIX F. . 136 . . APPENDIX G. STUDENT ERROR FILE PROGRAM . . . . . . . 172 APPENDIX H. PICTURE CODE GENERATOR . . . 174 . . . . . . .

Ċ

192 J. D. J. T.

5

Vamp. Aller

l

110

ale and the second second

# LIST OF TABLES

ALC: NO.

Ō

ł,

C

C

COLORING CONTRACTOR CONTRACTOR CONTRACTOR

#### Table Page 44 1. 44 2. S-100 Companies . . . . . . . . . . . . . . 3. 8080 Sets . . . . . . . . . 46 • . . . . • . . • 46 4. Z-80 Sets . . . . . . • . ٠ 5 ٠ .

# LIST OF DRAWINGS

\*\*\*\*\*\* \*\*\*\*\* • • • • • • and the second second

;

A AN AN A

wave about where we are made and show a

1

i

к -

\$

1

Drawing	5	Page
1.	AN/TPS-43E Simulator Programmable Waveshape Generator - Control Circuits	50
2.	AN/TPS-43E Simulator Programmable Waveshape Generator - Memory Circuits	51
3.	AN/TPS-43E Simulator Programmable Waveshape Generator - D/A Converter	52
4.	AN/TPS-43E Simulator System I/O Interface - Control Circuits and S-100 Port	53
5.	AN/TPE-43E Simulator System I/O Interface - Light and Meter Display Circuit	54
6.	AN/TPS-43E Simulator Card #1 Data Select	57
7.	AN/TPS-43E Simulator Card #2 Data Select	58
8.	AN/TPS-43E Simulator Card #3 Data Select	59
9.	AN/TPS-43E Simulator A/D Converter	61
10.	AN/TPS-43E Simulator System Front Panel	62

U

ł

E

t je spectra ing

C

¢

500

viii

# LIST OF FIGURES

Ξ.

14

Ċ

1

0

¢

\$

j,

7,

 Å ...

5.2

\* ~

5. .

Figure		Page
1.	TPS-43E Radar Set	4
2.	TPS-43E BITE Maintenance Trainer	5
3.	Hardware Overview • • • • • • • • • • • • • • • • • • •	10
4.	Computer With Disk Drives	12
5.	Oscilloscope in Trainer	13
6.	New Circuits in Computer	
	<ul><li>a. Programmable Waveform Generator on Extender Card</li><li>b. Input/Output Controller on Extender Card</li></ul>	14 15
7.	Cabinet Electronics	
	<ul><li>a. Faceplate</li></ul>	17 18 19
8.	Rear View of Trainer Cabinet	20
9.	Exposed External Computer Circuits	
,	a. Rear View Trainer/Input Card Cage	22 23
10.	Milestone Chart	33
11.	TPSPGM Flowchart	81
12.	Block Diagram of I/O Controller	83
13.	DECIDE Flowchart	85
14	PICTIR Flowbart	88

# CHAPTER I

### INTRODUCTION

# Background of the project

4

Maintenance training traditionally has been considered an area that requires the actual equipment (end item). The reasons usually advanced are (a) the "realism" of the equipment, (b) user acceptance, and (c) the availability of such devices.<sup>1</sup> Problems that have been encountered are (a) the end item is costly, (b) the end item is frequently more sophisticated than training needs dictate, and (c) the end item if not specifically designed to be "student proof" for training.

Simulation of end items is a method to reduce the costs of training equipment. The object is to design training equipment which will respond to a student the way the real equipment would insofar as training is concerned, but cost less initially and not have the overhead of maintenance and operation of the original equipment. In this document, maintenance simulation is the application of simulation techniques to the area of maintenance training.

The nature of simulation is applicable to operational training because designers are limited to mimicing the outward functions of the original equipment. Of importance today is maintenance simulation which requires mimicing the inner functions of the original equipment.

General purpose computers were used in maintenance simulators as early as the mid-50's.<sup>2</sup> Unfortunately the costs exceeded the benefits of maintenance simulation because of the dedicated computer

requirement. Lately, the price of computers has dropped to the point where maintenance simulation is practical. Cost and the current state of the art are reasons this problem has been attacked.

Much of the Department of Defense work in simulation has been in the operations area, such as pilot and communication operator training. The maintenance training area has been largely ignored because of the belief that a maintenance simulator needs to be a 100 percent duplication of the end item to be effective. Kargo and Steffen<sup>3</sup> have designed and built a computer assisted performance training carrel, and their conclusion was "The system as developed has proven to be feasible for use in performance training and could be expanded to simulate larger and more complex circuits used in higher level courses."

のため、「「ないない」というである。

A United States Navy study<sup>4</sup> in 1978 advocated "providing an alternative to the use of operational equipment for intermediate level maintenance training." Literature<sup>5</sup> indicates that no further work has been undertaken on this project. Maintenance simulation as an end item alternative can potentially save large amounts of money when applied to high cost systems, such as radar sets, weapon control systems and power systems.

Electronic maintenance simulation is desirable, and has been for some time.<sup>6</sup> Lack of capability to cheaply produce circuit waveforms for electronics training (i.e., dynamically-controllable, highspeed complex outputs) has prevented maintenance simulation from achieving widespread use. Industrial system control concepts - using large scale integration (LSI) devices such as: eight bit microprocessors  $^{6,7}$  and cheap transistor memory devices - have changed the picture drastically in favor of maintenance simulation.

# Purpose

States attended

The specific purpose of this project was to develop a microcomputer-controlled trainer. The vehicle chosen was the AN/TPS-43E radar set. (See Figure 1.)


# Objective


The objective is to perform a design study to demonstrate the feasibility of using maintenance simulation for electronic maintenance training.

# Scope

The scope of this project will be limited to designing and constructing a maintenance simulator covering the tasks of the Built-In-Test Equipment (BITE). This is illustrated to the right of the operators in Figure 1 and shown, as actually constructed, in Figure 2. The particular training area that is being investigated is major component replacement maintenance; however, the investigation is not limited to just major component problems. Point-by-point circuit tracing can be easi1, simulated. This simulator not only reads analog inputs but also is able to create analog outputs which heretofore have only been possible using a mini or a full scale computer.

Documentation specifications of the BITE which the computer driven trainer must mimic came from the documentation available from Westinghouse through 3395 TCHTG/TTEOR on the AN/TPS-43E radar set. The work done was specifically in coordination with the training division at Keesler Technical Training Center, Biloxi, Mississippi, where the E3ABR30332 000 course is in preparation to be taught. The beginning date for the course to use this trainer will be April of 1979.





In brief, the rest of this document is composed of four main divisions: (1) Performance specifications in Chapter 2, (2) Selection of Equipment in Chapter 3, (3) Design Implementation in Chapter 4, and (4) Conclusions in Chapter 5.

Chapter 2 deals with the performance specifications that the maintenance simulator must meet. Methods of instruction, derived by the instructional systems development (ISD) process of course construction, are implemented using a judicious choice of commercial and locally manufactured hardware and software. The tradeoffs of "cost to develop" vs "cost to purchase" are examined and explain the early decision to develop only a limited group of electronic equipment: capable of interfacing the greatest number of trainers to the greatest number of microcomputer vendors at the lowest prices and with the greatest ease. As a consequence of the constraints noted above, detailed specifications of hardware and software essential for the design and development of this project are presented in conjunction with the performance specification in Chapter 2 rather than with the selection of equipment in Chapter 3.

Chapter 3 develops the selection of equipment from commercial sources. Technical criteria are evaluated in light of the performance specifications of Chapter 2. Institutional constraints imposed by the Department of Defense (DOD) and the United States Air Force (USAF) are described. Due to the number of criteria and commerical vendors, a decision matrix is used to give each vendor's wares a figure of merit (FOM) useful in the final procurement decision.

Chapter 4 is an annotated operations and maintenance manual of the hardware and software locally developed for this project. Careful

6

a the second and the second and

consideration is given to the interface of each to the commercially selected equipment.

and a state of the state of the

1. S. C. Stranger and Stranger and Stranger

T,

and the set of the set

Chapter 5 states the conclusions of this work. A review of the institutional and engineering decision factors point to the actions required to provide electronic maintenance simulators in the future. Possible application of the products of this project are enumerated wherein the investment of effort is either largely or exclusively software.

A major effort of this thesis concerns the design and implementation of a programmable waveform generator (PWG) to provide one and two MHz data display rates. This PWG was essential because no single commercially available microprocessor can perform such output rates continuously and direct a microcomputer system at the same time. The PWG is therefore a self-contained output device slaved to the host microcomputer which gives the microcomputer the ability to output unlimited iterations of arbitrary waveforms.

Appendix A provides works accessible to the general public if specifically requested under the Freedom of Information Act. These attachments are volatile in nature and yet represented the grounds for the ISD process at the time of this work. Technological advances continuously redefine a military training system's effectiveness, or lack of it; therefore, the elements of the attaciments provided may be obsolete when this work is published. Further information concerning the currency and availability of documents used as attachements to this work may be obtained by written request to Community College of the Air Force, Keesler Technical Training Center, Keesler Air Force Base, Mississippi 39530.

#### END NOTES

- 1. Keesler AFB Study, TTVET. <u>Staff Study on the Feasibility of Using</u> Simulation in Maintenance Training, 3 Oct 77
- Boyle, E.B. Aircraft Armaments, Inc. <u>Trends in Digital Simulation</u> NAVTRADEVCEN IH-1B (1967), pg 39

a server i livin e mar e e e

"Digital simulation, as used in simulation and trainers we know today, has followed directly from the larger analog simulators of the 1950s.

"What was probably the first digital simulation system built for training purposes was the UDOFT, Universal Digital Operational Flight Trainer. This system, which was primarily an experimental device, was built by Sylvania under contract to NIDC. It provided much of the experience and education which led to the development of other digital system."

- Kargo, Donald W. and Steffen, Dale A. <u>Performance Training Carrel</u> for Electronics Principles Course, Sept 76, AFHRL-TR 76-62(1), pg 1, Air Force Puman Relations Laboratory
- 4. King, William J. <u>Performance Specification for a Maintenance</u> <u>Simulator for the AN/ALQ 126 Transceiver</u>, June 74, Technical Report NAVTRADEVCEN 74-C-0128-1 by Honeywell, Inc., ADA020588
- 5. Defense Documentation Center. <u>Simulation and Training</u>, 2 Feb 78, A Report Biblioghraphy prepared by Defense Documentation Center Defense Supply Agency, Cameron Station, Alexandria, Virginia
- 6. Boyle, E.B. op. cit, on citing "Simulation Computer Specifications", notes that MIL-STD-876, which USAF is responsible for, permits only second generation medium and large main frame computers to meet requirements. He noted, "While these requirements will be met for all systems of medium and larger sizes, there seems to be some possiblity that some simplification ..." will be required for "...systems of very small size in the next decades." Ironically most mini and a few microcomputer systems meet MIL-STD-876, 11 years later. Pg 39
- 7. Boyle, E.B. op. cit. pg. 40

him a house the sind the new prover and the second states of the second

ł

ĊĹ,

# CHAPTER II

### PERFORMANCE SPECIFICATIONS

#### General


and the second house of the second second

The maintenance simulator is to be used to provide training to the U.S. Air Force 3-skill level. The "3-skill level" training required in the Air Force constitutes an apprentice level, a person capable of working under the direction of another more skilled person and not expected to work on his (or her) own.

Circuit card replacement is the highest level of maintenance required of the student and will be the student's capability at the end of this course. The student will learn to identify any given circuit which is not working within the radar set covered by the BITE. The student will then be required to identify, remove and replace any particular circuit card within a satisfactory time period and with a minimum of mistakes. Methods of training used during instruction are laboratory performance and class demonstration. The student will be placed in a BITE maintenance situation with a predetermined dysfunction within the equipment. The student will determine what the dysfunction is using standardized Air Force Technical Orders. Satisfactory identification is shown by removing and replacing the dysfunctional circuit card. Length of the course is 12 weeks.

#### Hardware

The hardware is organized into four major areas: (Figure 3) the microcomputer, the associated test equipment, the output circuitry, and the input circuitry.



The first major area is the microcomputer (Figure 4). The computer's power supply should have the ability to power all the associated external digital equipment as well as its own set of internal digital equipment. The operational clock of the computer should be switch selectable at 2 or 4 MHz to accept slower memories. Faceplate access and rack mountable design are desired to simplify cabinet engineering design. The computer should be one of several commercially available and should be capable of directing all the functions necessary within the trainer to achieve the general performance specifications previously outlined.

a state of the second second

教護のため 物理 こうせんしん たたれ なたれ ななな ひかかい しょうけ


12


γĺ

The second major area is the associated test equipment (Figure 5). Associated test equipment consists of a Tektronix Triservice 100 MHz Dual-Trace Oscilloscope and two faceplate meters. The oscilloscope is the actual radar maintenance oscilloscope. Considerable training results by using this instrument; therefore, the maintenance simulator emphasizes using the actual test equipment where economically feasible.

The third group of equipment is the output circuitry (Figures 6a and 6b) which creates the necessary displays on the oscilloscope and faceplate devices. The output devices have been designed at Keesler Training Services Branch, Keesler Technical Training Center (KTTC), since it was not cost effective to purchase comparable equipment.

Fixed pattern waveform generators have been available for some time, and nonfixed pattern programmable waveform generators have become available recently.<sup>1</sup> The former are unsuitable to the dynamicallycontrollable complex waveform application and the latter cost between \$3,000 and \$25,000 per unit. The 3AZR30352 003 course requires two (or









Figure 6a. Programmable Waveform Generator on Extender Card




more) extra simulators necessitating at least three of these instruments. The cost to develop the display hardware is approximately the same as it would be to purchase two ;ess capable commercial instruments. Training Services expects to make more than two waveform generators which justifies the local design effort.

等于这个事。 计算行分类

The devices that output to the faceplate are simple to design and do not justify purchasing. Simple addressable latching devices enabled from the input device, described below, provide controlled value inputs to two digital-to-analog (D/A) converter input meters and 15 indicator lights.


The fourth major group of equipment needed must be able to input those things that the student is investigating via the BITE simulator switches. For the computer to be able to recognize these actions, it is essential to have an input-output (I/O) device utilizing the trainer's faceplate and card cages as if they were the computer's keyboard and display (Figures 7a, 7b and 7c). Instead of using a terminal, the functional training equipment concept shall be implemented by designing the I/O device to sequencially scan the switches and senseing their states. Devices, to input data shall include various kinds of switches and an A/D converter. There will be over 105 inputs available between the faceplate and the card  $ca_b$ es. This gives the possibility of 105! combinations and permutations.


The training cabinet shall be a locally fabricated box (Figure 8) containing the rest of the equipment. The faceplate shall be a duplication of the face plate on the actual radar set. Instead of purchasing the radar faceplate from Westinghouse, Training Services



D S

Figure 7a. Faceplate







Ĩ.

•

£,

Figure 7c. Faceplate MUX input Circuits





Division shall design and photoprint one using metal photometal techniques that are available at that facility.

The Cabinet Electronics (Figures 9a and 9b) shall be defined as the electronics to which the computer I/O hardware is attached. These include various kinds of lights, relays and connective wiring. These electronics should also be able to read a potentiometer's analog data and convert it to digital data compatable to the computer. The faceplate in the cabinet shall be used as a chassis to hold an A/D converter.

# Software


The software falls into two classes - that which is commercially available and that which shall be developed by this project. By selecting a fairly comprehensive microcomputer system, software available should include an ANSI Standard FORTRAN<sup>2</sup> compiler, a Relocatable Assembler, an Extended Basic, a Link Loader, an Editor, a Disk Operating System, a Disk Loaded Monitor (with a disassembler and in-line assembler), and a Power-on Monitor in read only memory (ROM). The latter will allow the user to be able to start a user program without intervention on a terminal. Developed software shall consist of the program BITE and some hardware and software maintenance programs.

Of all the software needed for this project, the most useful will be a high level compiler. FORTRAN IV should meet this requirement better than other options and should prove an essential vehicle for timely completion of this project. The reasons FORTRAN should prove so valuable are (1) the trainer architecture should lend itself particularly well to a word (byte) oriented language, (2) execution time should be close to real time (subjective), (3) no assembler learning

21

ちょうしい ちょう

New Second



1,

ţ

Ĺ

1

.

Rear View Train.r/Input Card Cage Figure 9a. 1.1




Figure 9b. Rear View of Faceplate

curve should be encountered, and (4) 32K memory will hold the object code.

Hopefully, the assembler, which must be conditional, relocatable, and macrocapable will prove unneeded in this project if the compiler is adequate. Various hardware test routines can be assembled by hand with the ROM monitor, or with the disk monitor, which does in-line mnemonic assembly as well as disassembly.

The Link-Loader should aid use of the FORTRAN compiler. One of its most desired features is the listing of undefined variables. This feature will identify all library subroutines used prior to the use of the FORTRAN library (FORLIB), and locate all undefined calls.

The Editor should be similar to on-line editors on Honeywell 6060 systems and the ZEROX Sigma 9. The full range of internal commands must be available within EDIT. External system commands are also desirable. Unile lack of external EDIT commands is a serious liability because there is no recovery from a bad disk write, careful consideration to this drawback can prevent the unintentional loss of large amounts of completed EDIT work.<sup>3</sup>

The Disk Operating System (CDOS) shall be a complete I/O system for many common peripherals. CDOS shall be designed to interface with 5-1/4 inch and 8 inch floppy disks as well as hard disks. RS-232 and parallel outputs must be provided to interface both a printer and a terminal. A single byte modification to CDOS should permit RS-232 signals to the keyboard-terminal to also go to a dot matrix printer with sufficient time delay to allow for a carriage return. This feature is to provide screen records.<sup>4</sup> CDOS must also contain a load-and-go capability once the system has been booted.

24

and the second se

The ROM Disk Operating System (RDOS) must actually be a Poweron Monitor, activated by the reset function when the system is first turned on or when the reset is entered manually to the computer. Such an RDOS will wait for the keyboard to enter up to four RETURNS and use them as data to derive the baud rate of the terminal. Without the returns the cold boot mentioned above shall not occur. When a modified ROM<sup>5</sup> is used for RDOS with the baud rate already established, the entire system shall be cold booted to a user program from power on, or a reset. This particular feature will eliminate the use of a terminal in the trainer.

#### Project Developed

C

4

ł

Among the project developed software, a variety of types of programming will be needed. The required programs will be a program control module, an input device control module, a tree search identify and decide module, an error insertion module and an oscilloscope picture output display/device module.

The program control module shall be a loop which centralizes the activities of the software. The various functions shall be called, as needed, and the student activities will be noted. Improper solutions, or unsafe (simulated) equipment operations, shall cause the oscilloscope to display the word NO, with no student recovery.

The input control module shall be a hardware control subroutine which selects the inputs from the training cabinet electronics. This module shall scan the multiplexed inputs, of the faceplate and card cages, sequentially and shall store the information, as found, for later evaluation. Evaluated input scans shall occur at a rate of no less than 30 times a second.

The tree search identify and decide module shall be a cascade search. Each of more than six switches, when taken in several possible orders shall provide up to 26 different pictures. Sixteen switches must be evaluated wherein each each switch has from two to ten possible positions. The natural order and multiple choices available at each switch are similar to telephone switching systems, which shall provide the model. Each switch shall be evaluated on a "DO CASE" basis which should progress very rapidly to picture selection.

The error insertion module shall be a subroutine which applies selected dysfunctions to the displays. The error conditions shall be dependent and/or independent. Error types are to include: changing correct pictures, and replacing one display with another.

(

()

z

The picture display program shall actually be a point display graphics subroutine. It must calculate enough points to produce vectors. Data will be passed encoded and PICTUR will decode it during picture generation.

Maintenance training requires that dysfunctions must be put into the equipment (real or simulated) so that the student has something to repair. In the past, designers were precluded from doing this with the real equipment because the malfunctions they wished to show could have done some harm to the actual equipment. With microprocessor controlled programmable errors, there is no particular reason to avoid catastrophic dysfunctions, making an error simulation module feasible. Project-developed software shall be able to handle a number of trainers. Requirements should be additional LBUF, MESUP and IPUT buffers, plus independent cabinet electronics.

26

「「「「「「」」」

END NOTES

1. Programmable Waveform Digitizers are now available, such as the Tektronix (7912AD) that connects to the IEEE-488 bus, as noted in <u>Digital Design</u>, Sep 77, Products Review. Cost is \$22,000. Horizontal resolution (HR) is 512 points. Another is the HP 8170A available from Hewett-Packard (HP) with an HR of up to 4096 and speed up to 1 MHz; however delivery was not before late September 1978. Price is \$5,430 for 1024X8 memory where each 1024X8 extra costs \$545 as noted in <u>Electronic Design</u>, Vol 18, Sep 78, pg 149. While both test units are programmable, only the HP8170A is programmable to 4096 words; and it was not even announced until after the author's programmable Waveform Generator (PWG) was built and working in final form. Another problem with the T7912AD and HP817A is that both are only IEEE-488 bus compatible. Only the low production PET microcomputer is IEEE-488 compatable as of this writing other than HP computers of the miniclass.

2. ANSI document X3.9 - 1966

É 1

3. To prevent loss of a program, all editing work is done on an empty disk and transferred to a master disk on completion. Frequent down loading of the current file keeps mcdification re-edits to a minimum. The CDOS automatically maintains a backup file which is actually the old file, so the above procedures work reasonably well.

4. CDOS has a timing loop constant at location 7C7F (Hex) which normally contains  $\emptyset\emptyset$  (Hex). Replacing this with C5 (Hex) causes a pause of about one second which allows for a carriage return. This can be accomplished by typing in BYE at the CDOS level and then SM7C7F at the RDOS level. SM means substitute memory. When done, encer RETURN and

27

mand a write of the same a reference of the

Not all a set

Ð

()

C

Ł

1

()

28

1

7

then GØ and another RETURN. This jumps directly to the already booted CDOS just modified.

5. The ROM modification is accomplished by replacing 5 bytes of the RDOS. Modification is done by loading DEBUG, then M (move) CØØØ S4ØØ (to) 1ØØØ. At location 1ØEE insert via SM 1ØEE: 3E 88 D3 ØØ C9. With the BYTESAVER TM on, make a new ROM at E4ØØ using slot 1 and the command P 1ØØØ S4ØØ E4ØØ. The code shown tells the computer it has a 12ØØ baud I/O device.

# CHAPTER III

## SELECTION OF EQUIPMENT

Two major areas of concern during the equipment selection phase were technical criteria and USAF constraints. Among the most prominent technical criteria were speed, cost, effectiveness, plug compatibility, reliability, vendor capability, and power. Among the USAF constraints were budget, submission procedures, device designation, engineering procedures, and maintenance after delivery.

# Technical Criteria

፞ዾ

and a start of the start of t

The student expects a real time response. Therefore, speed of response is first in significance among criteria. Equipment is needed that will allow presentation of a display, or some other response, quickly enough to maintain comparability of the trainer's fidelity to the actual BITE. In Nov. 1977, the fastest complete microcomputer system available operated at 250 nanoseconds (ns) per clock pulse (using a 4 MHz clock) and using 12 clocks per instruction yields about 333,333 instructions per second. In the microcomputer area, this was approximotely the best that could be purchased without considerable expense. A 2 MHz operation was acceptable.

The second criterion is cost. This project could not consider a computer in the minicomputer or the main frame class primarily because of the \$20,000 total hardware cost ceiling imposed. The relatively low cost of microcomputers provided the only acceptable option for the project. Virtually all the microcomputer systems considered were within a \$2,000 to \$10,000 price range. The cost of the hardware

to be locally fabricated was initially estimated to be \$5,000. The computer system selected had to be best in its class and still leave a reserve equal to its own cost in case of unforseen complications. This method of optimizing financial resources, and good luck, eventually resulted in \$6,500 of hardware funds being saved.

The third criterion is user effectiveness. This is determined by whether or not the equipment is going to serve the training purpose and work well in the training environment. In the training situation simplicity of use is a major asset. Neither student nor instructor are expected to be computer qualified in any sense of the word; therefore, the software-hardware mix must function with the case of a television game to be effective.

Ľ?

A MAG

and the state of the

£.

Ť

**(** )

The fourth criterion is plug compatibility. Plug compatibility is used here to mean that a computer will take add-on equipment from a variety of vendors. It would be impractical to purchase a computer supported by one, or at the most, only a few vendors. Such vendors represent a single source market and could consider their prices from the captive market point of view. Even worse is the possibility that a sole source vendor could go out of business; i.e., vendor capability.

The fifth question is vendor capability. Is the USAF dealing with a vendor that has a relatively safe future? Some companies have closed their doors within a short time after opening for business. USAF could not afford to have a single business bankruptcy obsolete a considerable investment in training hardware. At any rate, the cost of development would have to be borne all over again when the next training simulator is made.

The sixth criterion is reliaiblity. If the equipment is going to be in use constantly in a student situation, it is expected to be on line almost continuously. Therefore a high mean time between failures is a virtual necessity.

The seventh and final important area is power. Economy of design makes it desirable to have a piece of equipment planned in such a way that there is only one power supply for all the computer related units. Looking at the computer's power supply and the amount of power that is required for the entire trainer, exclusive of the oscilloscope, it becomes possible to consider letting the computer provide all the power required. Meeting the entire trainer's power requirements implies a large and reliabile power supply.

#### USAF Institutional Constraints

C.

( :

X

Ł

and a start a set on an and the set of the set

Air Training Command Regulation (ATCR) 50-221 provides that educational centers, such as Keesler Technical Training Center (KTTC), construct training devices as required, provided that they are "not available elsewhere." "Elsewhere" implies a series of concentric circles of search beginning with a check of existing and/or older modifiable devices. The circle of search then widens to the resources of other training centers and finally to all DOD training resources. When no satisfactory device is available from these sources, feasibility studies are instituted to look at the viability of alternatives.

The feasibility study is a staff report intended as an in-house evaluation of capability to produce and/or procure. In certain special cases, protctypes are authorized as an extension of the feasibility study. Such prototypes become design studies.

The feasibility study, if it has sufficient promise (Appendix B), can be considered for funding. If funding is approved, a schedule is submitted, along with milestones to be met (Figure 10). Personnel are assigned and reports are provided periodically by the project officer to the approving authority until completion, or curtailment, of the project. At completion, a final report is tendered. This document may also become an annex to that final report.

Ý


Usually the design study is undertaken to provide a statement of work (SOW) which defines the criterion the trainer must meet when subsequent copies are made. ATCR 52-332 requires that KTTC Training Services Division (KTTC/TTVET) meet the "functional statement of the requirement, specifications and statement of work. . ." of the requestor. In this case the requestor was Headquarters Air Training Command, TTYR. The request was based on the continuing drive of DOD to reduce costs. A design study, where resources permit, provides SOW guidelines for the whole class of devices within its scope.

Device designation and purchase procedures run parallel in training device design. AFR 300-22, paragraph 3e, requires "computers" be purchased through channels designed to control office data processing equipment and/or communications equipment. This project does neither. Instead the computer is designated as a training device component and falls outside those regulations and under Military Standard 876A, Digital Computing System for Real-Time Training Simulators.<sup>4</sup>

By virtue of the designation selected, the computer chosen cannot be used in any capacity outside of the trainer, but may be used as a module component in any number of different types of trainers. To

32

1 A 1






Figure 10. Milestone Chart

47 119

\$

Ł

۱

je Martine Mar

The second s

٤

•

推行法的

17

. ~ °

۶. · •• • .--÷ . ۲ · '4

<u>\_\_\_\_</u>

~,

٠.

.

33

بعد میرد. برا میر

and an istration with a state of

\* \* \* \* \* \*

シオー キッ

\*

exploit the "trainer only" constraint, the system chosen needed to be easily moved from one type trainer to another and, when properly plugged in and the appropriate program loaded, be able to take control of the new trainer with no internal hardware modifications at all. Rack-mountable, totally enclosed front access equipment was indicated in this situation as well as "Power On" loading of software.

Series and the series of the s

Engineering procedures require that the training device be reproducible from drawings and other documents. This could provide a "statement of work" if a large number of such trainers were to be made and contracts were advertised for bid. Simultaneously the engineering documents serve the maintenance personnel well in the event of a breakdown.

Commonly available components with many sources are used to prevent parts obsolescence. Competition among microcomputer and LSI-MSI component manufacturers provides a wide selection of circuits, application notes, technical articles and (surprisingly) personal computing source magazines, from which were extracted many of the solutions to the precise use of the elementary components used in the final design. Frequently the Government procurement system returns military standard substitutes for generically named parts, because they are already in the system. It is actually cheaper to use the more expensive part than to special order cheaper ones not in the system. When a part type is not in the system, and normal procurement channels prove to severely impede work, project acquisition priority is increased to permit ten day buy cycles. The ten day buy cycle starts with a three day computer aided search of resources DOD wide. Undeliverable parts from within resources are purchased on a competetive basis among supply

34

and the second second

houses within 100 miles distance of Keesler. Due to the steady drop in the cost of LSI-MS1 components an occasional windfall savings may be realized over the standard military inventory priced item. A good purchasing rule is to buy in lots of  $10^+$ ,  $20^+$ ,  $50^+$ , and  $100^+$  wherever possible to get the volume discount. All basic components worked as advertised, whereas every major preassemoled unit failed due to poor assembly.

The major institutional problems encountered in this project were uncertainties caused by project funding and DOD reductions in force (RIF). The problem of funding revolved around budget planning. An error at headquarters level deleted the project money by forgetting to ask for it. Keesler Technical Training Center decided to use unsure local funding resources rather than drop the project thus causing continuous uncertainty. DOD reductions in force were two-fold: first was an impending potential for mass civilian lay offs caused by a study of methods to convert TTV into a contracted service. Second was a directive to reduce manning using attrition as a tool. The attrition positions were first allowed to absorb tenured civil servents RIFed for other causes. The positions were redesignated with a one pay grade reduction. A ranked list of applicants was to be sent to TTV from which a selection had to be made. Internal informal discussions led to the conclusion that by dropping and/or stalling lower priority projects TTV could accomplish more without training old substandard personnel than it could otherwise. Unsure money and insufficient people presented a formidable management challenge.

Ş

Maintenance is provided by the 2052 Communications Group who assure that during acceptance procedures the trainer is debugged of 35

and a reaction of section and a section of the sect

conditions which could cause premature failure. Training Services Division, the designer/fabricator, provides maintenance procedures which are used by 2052 personnel to detect and correct problems that arise.

#### The Decision Matrix

 $\square$ 

Frank Menter in 1995

In order to determine the relative merits of microcomputers to the task at hand, an extensive evaluation was needed. Both purchased and self-generated data sources were used.

Datapro's "All About Microcomputer Specifications"<sup>5</sup> was purchased. This source, while quite extensive, was disappointing in that many companies considered significant in the market were ignored, including the one chosen for this project. Since some of the technical information needed was also not included in the report, all the companies on the Datapro list were contacted. At the same time a canvas of the trade journals, such as BYTE, provided the names of about a dozen other companies.

Over 80 letters of inquiry were sent (Appendix C) asking for information considered needed to build the trainer. Fourty-four companies (Appendix D) responded with everything from tearsheets on future products to the complete instruction set of a new language supported by the vendor.

A program was devised (see Appendix E) which developed a figure of merit (FOM) for each of the 44 companies that responded to this author's inquiry. The equation used was:

$$Y = (I.B+K+N+L+D+P+W+C+S+N).R.A.O.T$$
(1)

Where:

Y = Figure of merit (decision value)

36

I = Number instructions available (Basic Instruction set count) B = Bus used by several companies (10 = yes, 5 = no)K = Kit or preassembled (Yes = 5, No = 10) N = Industrial use? (Yes = 10, No = 5, ? =  $\emptyset$ ) L = Logistical Support? (Yes = 10, No = 5, ? =  $\emptyset$ ) D = Documentation? (Yes = 10, No = 5, ? =  $\emptyset$ ) P = Sufficient power (Yes = 10, No = 5, ? =  $\emptyset$ ) W = Number of bits in a word (Actual Count) C = Number of parallel ports up to 4 (Actual Count) S = Number of serial ports up to 2 (Actual Count) M = Nonvolatile memory? (Yes = 10, No = 3, ? = 0) R = Total usefulness of software (Yes = 1, No =  $\emptyset$ : Boolean) A = Total usefulness of peripherals (Yes = 1, No =  $\emptyset$ : Boolean) O = Total usefulness of off-line memory (Disk = 5, M Tape = 3,

M. C.S. 7 C. C.

P. Tape = 1: Boolean)

and an a shirt has not set of the set of the

٤

ł

T = Software at all? (1 = yes,  $\beta$  = no: Boolean)

The rationale behind equation (1) is as follows: The number of instructions (I) a microprocessor has in its hardware is a count of the number of options available to a programmer without resorting to algorithms. All other things equal, each extra instruction that microprocessor A has that B lacks is equivalent to a custom-wired macro assembly subroutine in A. Given an upwardly compatible series of microprocessors, it is a virtual certainty that the more primitive members of the series will take both more instructions and more time to execute macros equivalent to instructions defined only on the more current members of the same series.

Different architectures do not compare easily, but comparison of clock cycle times shows that the smaller the number of instructions a microprocessor has (such as the MS 6502 vs the Z80), the smaller the clock cycle count, as a measure of time, needed to execute them. Yet, the smaller the working set, the greater the count of low order instructions needed to accomplish a high order function. Another place for comparison is where clock cycle times of two to one are found in competitive units, such as the 8080 vs the MC 6800. The fact not immediately evident is that the 8080 uses a 500 ns clock while the MC 6800 uses a one microsecond (us) clock, which causes equivalent indivídual instruction execution times to actually be comparable (being 2-12us and 2-9us, respectively).

Given equivalence in speed of instruction execution and instruction sets adequate to perform the tasks demanded, the greater the instruction repertory a micrprocessor possesses, the stronger a position it commands in terms of processing power.

いたいというないであるというということではないできょうというという

Bits per word (B/W, encoded W) is both important and complex. The importance of B/W revolves around instructions and data formats. The complexity of B/W comes from the ingenuity of bit employment within the B/W CPU architectural constraint.

The importance of B/W is illustrated by the generalization that, for a given processor, instruction formats that are single word oriented usually execute much faster than those which use multiple word formats. The primary cause of this speed differential is the presence, or absence, of extra memory fetches. Short bit length words constrain the CPU architect to use a limited number of simple primitive operation codes (POC) and this in turn forces choice of either selected simple

38

派子し

Concerts the second and a concertaint

POCs without a full number of register (or memory) variants, or multiple word POCs. The same argument applies to data formats. Each bit added to B/W increases the possible number of POCs, and/or registermemory variants, by a power of two thereby increasing speed of instruction execution.

State of the second second

 $\bigcirc$ 

6

The importance of B/W to ingenuity in CPU design becomes apparent when software is being developed. The ultimate POC system, i.e.; a Turing machine, theoretically could generate any conceivable software macro-primitive operation code, but the number of instruction steps would be prohibitive. The critical questions is: which of the macroprimitive operation codes, directly encodable in multi-bit CPU hardware, represent an optimum set to map onto the universe of user sets such that the number of instruction steps, per software macroprimitive, is minimal. The answer to this question is currently empirical and is best answered by matching the architecture to its employment. Within this constraint it is clearly evident that B/W are again a measure of the spectrum available of hardware macro peration codes.

B/W and the bus were multiplied together to give great weight to the software-hardware mix of the system. It is believed that the initial choice is critical '. a system's potential and thus is internalized whence it may be brought to bear on other components effectiveness later on.

The Bus (B) assumes the S-100 as the defacto available standard versus the poorly accepted IEEE-488, as an engineering consideration that enhances the power of an instruction set whenever unusual interface requirements can be satisfied with "off the snelf code" rather than by special "in-house design."

39

ŝ. (

Kit (K) verses pre-built deals with parts reliability. Experience indicates that kits contain component parts that were only checked during production (maybe) and may have an unacceptable failure rate. Preassembled systems have been (or should have been) tested for system operation. A system is not considered preassembled unless it has been run (burnt in) continuously for 72 hours.

C

Industrial use (N) is a measure of confidence, research, reliability and many other intangibles. Industrial use is difficult to measure; thus, a minor role was assigned to it. If a better measure could be had, the role of N would have been expanded to a major one.

Logistic support (L) is an estimate of deliverability of initial and support equipment on demand. The rule elected in this project was to look at the numbers and locations of authorized outlets for sales and/or repairs along with warranty procedures. If logistic support did not indicate a 14 day repair cycle, or a seven day acquisition cycle, from identification of a defective board to its replacement, then the support was considered weak. Weak logistic support, in the technical training school environment, amounts to loss of training due to lack of facilities.

Documentation (D) includes the data provided on both hardware and software. Any system will fail repeatedly until its operators and programmers understand its capabilities and limitations.

Power sufficiency (P) is a useful and desirable feature that provides expansion capability. A system cannot grow easily when constant consideration to new power design must be made. If power is adequate for growth the system may be put to multiple uses such that when one trainer no longer uses it another may be built that can.

Number of parallel (C) and serial (S) ports are related to the numbers and kinds of peripherals a system can support. Assuming controllers are available for each type of equipment in hardware compatible to the system, a minimum configuration, exclusive of keyboard and monitor, is:

- Four general purpose parallel I/O ports

- One port for magnetic bulk storage media (disk or tape)

- Two serial I/O ports for

7

Market Market and States of the States of th

a. One RS-232 port for terr al and/or printer

b. One TTL port, general purpose

Mass storage (M) is critical to the system, and was considered partially above under parallel and serial ports. In the present case, some form must exist, and its form is a multiple against the whole system's power. The ability to process data is wholly dependent upon access to the data. Therefore, mass storage is not only necessary for a small system to operate, indeed the amount (and type) are a measure of its sufficiency as well.

From the arguments above it is seen that all the elements other than the Boolian values RAO and T simply inflate the final value. With the elements B and I inside the parenthesis there is no likelihood that a value of zero could be generated there, thus the deciding variables are R, A, O and T.

Total usefulness of software (R) is a summation of the various types of software available (Appendix E, lines 145 to 180) commercially. The software must run without any modification requirement to the rest of the system. and the second s

dan i .

2014

11/1/1

The total value of peripherals (A) looks at company supplied peripherals, or plug-in support from peripheral vendors. The particular peripherals examined are: monitor, keyboard and printer. Lack of a clear ability to use any of these immediately precludes a decision value other than zero.

C

٢

7

11

Total value of Off Line Memory (0) looks at which storable memory media are available. Disk ranks highest and paper tape ranks lowest. Since these values are additive, the more, the better because each medium available becomes a source of software input other than that which the vendor supplies.

The variable (T) is another Boolian factor concerned with any available software. The requirement of meeting completion dates precludes developing the development software of the vendor's system.

Equation (1) states that a system's effectiveness, i.e., its usefulness, is equal to the sum of its features and directly proportional to the number of ways and ease with which these features may be manipulated to perform useful tasks for the system's owner.

For the small system user who has immediate engineering and/or industrial controlling in mind, the above evaluation should prove useful. It is not supposed that this is an ultimate or even a reasonable algorithm. Rather this is a convenient and reproducible method to evaluate many systems using an arbitrary yardstick.

The problem of discrimination became simpler as the simulator requirements became better defined. The ISD process, during course construction, identified the requirements of classroom usage. In the classroom the trainer needed to be quickly and easily loadable with the trainer program, have close physical and operational fidelity to the

BITE, have simple power requirements, and be easily moved from one room to another.

Ć,

6

The ISD requirements led to the idea of a box on wheels that used a single 120 volt AC supply. The box should be completely front loadable and controlled. Program loading could be either cassette tape or 5 inch floppy disk using an automatic cold boot system from power on or reset condition.

Discrimination from the design point of view required well documented, well known hardwares and softwares with proven good performance. If possible, software portability should be incorporated. These design views led to the 8080 and Z-80 microprocessors utilizing an S-100 bus. Acceptable languages would be FORTRAN, APL, Compiler BASIC and PASCAL.

The companies identified in Appendix D are, for the most part, producers of viable equipment for a variety of projects; however, only a few could meet the needs of the TPS-43E project. Table 1 is a list of the companies with a FOM of 100,000 or more.

At the time the decision was to be made, only companies with deliverable products were considered. Deliverability was determined by the written advertisements asked for in the letter of inquiry. Presumably those companies choosing to deal with the USAF answered the inquiry, those not answering were considered de facto, undeliverable.

At this point it should be interjected that purchase procedures require competitive bidding for items such as a microcomputer, unless justification is available for a sole source purchase. Such justification was the result, not the object, of the decision matrix.

Companies	FOM	8080-280	<u>s-100</u>
Control Logic	133224	Yes	No
Cromemco	355104	Yes	Yes
Digital Equip	447768	No	No
EL Mem & Magnet Co.	182448	Yes	Yes
IMSAI	136640	Yes	Yes
MICRO KIT	162048	Yes	NO
MITS	184464	Yes	Yes
Processor Tech	157626	Yes	Yes
Radio Shack	192124	Yes	No
Zilog	262854	Yes	No

and the second second was a second with the

are and the second stand of the second standing to the second state of the second state of

1072 A.

,

C

3

1 Table 1. Computer Companies Over 100,000

Companies	Processor	Software	Off Line Mem	FOM
Cromemco	Z80	34	6	355104
MITS	280-8080	24	9	184464
El Mem & Mgnet Co	Z80	14	8	182448
Processor Tech	8080	21	9	157626
IMSAI	8080	20	8	136640
TEI, Inc.	Z80	11	5	90145
E & L Instruments	8080	3	3	7551

1 Table 2. S-100 Companies

44

いたいで、いいい、いい、いいで、いいなるに、またいたまりとない、そろう、いいないになったまで、このではないないで、このではないないで、このではないないで、このではないないで、このではないないで、

and the second

1. V.

こう ちち いいちちちいちまう

in the second

The only anomaly of Table 2 is Digital Equipment Corporation (DEC). This company offers the LSI-11/03 micro-processor which uses 16 B/W, and has over 400 instructions. The first problem this company presented was cost. DECs prices then were twice anyone else's and their bus is also nonstandard. More important than price, however, was the large number of competitive 8030/Z-80/S-100 companies. The latter was the deciding factor in not selecting DEC.

Tables 2, 3, and 4 clearly indicate that as of early 1978 the only standard bus was the S-100. The Z-80 and 8080 processors were the primary users of that bus. Since the Z-80 is upward compatible from the 8080, it is a logical choice of the two if all other factors are equal. The wealth of 8080 software available in print, from trade journals, and from vendors, virtually assured suitable software tools for either processor.

Of the other companies in Table 1, only Cromemco was in the same class as DEC. MITS had not begun sale of their announced FORTRAN compiler, and no one else had even announced one. BASIC, however sophisticated, is simply too slow for the application, and a BASIC compiler was not yet available. APL appears only in IBM equipment on SYSTEM-1, and, as yet, this system is beyond the acceptable price range. A FORTH interpreter was available, however when the author requested access to a demonstration given locally at NASA none was given. FOCAL and C were not available, nor was PASCAL.

The final decision was thus one based on computer bus, instruction set, and software tool standardization. The question of cost only concerned a few companies which were eliminated for the reasons mentioned above. As a result of the decision matrix, via the figure of

45

Companies	<u>S-100</u>
Applied Systems	No
E & L Instruments	Yes
IMSAI	Yes
INTEL	No
Micro Comp	No
NEC Micro Comp	No
Process Comp System	No
Process Tech	Yes
Pro-Log Corp	No
Wyle Comp Prod	No
MITS	Yes
Table 3. 8080 Sets	

\* .\*\*\* \* \* \*

C

4

Þ

Ú

Station of the

and the state

C

-----

Companies	<u>s-100</u>
Control Logic	No
Cromemco, Inc.	Yes
EL Mem & Magnet Co	Yes
Martin Research	No
Micro Kit, Inc.	No
Monolithic System	No
Nostec Corp	No
TEI, Inc	Yes
Zilog	No
Radio Shack	No
Wave Mate	No

C Table 4. Z-80 Sets

46

and the second s

الالالا المكمان

And a state

100 H - 101

ł

A share a second

atten and lo a

merit, a sole source purchase was justified to USAF Procurement Division.

in the second second second

Start and the start of the

9

275.0

C

ç

ż

Ċ

#### END NOTES

C

æ

- ATCR 50-22 Training Services, 15 Apr 77, Change 1, 29 Jul 77, KTTC Sup, 29 Sept 77
- ATCR 52-33 Operation of Training Services Activities and UPT Visual Services and Functions, 1 Apr 77, Change 29 Jul 77, KTTC Sup, 27 Sept 76
- 3. AFR 300-2 Management of the USAF Automatic Data Processing Program, 19 Aug 77, Change 1 (No date available)
- MILITARY STANDARD DIGITAL COMPUTING SYSTEMS FOR REAL-TIME TRAINING SIMULATORS MIL-STD-876A (USAF), 8 July 1971, SUPERSEDING MIL-STD-876 (USAF), 21 February 1967.
- 5. <u>All About Microcomputer Specifications</u>, Datapro Research Corporation, 1805 Underwood Blvd, Delran, N.J. 08075, June 1977
- 6. Osborne, Adam, <u>An Introduction to Microcomputers</u>, Vol. II, Some Real Products. Osborne & Associates, Inc, Berkeley, CA. C. 1976

and the second the second second

#### CHAPTER IV

# DESIGN IMPLEMENTATION

. T'An area


# Hardware

The main piece of hardware is the Cromemco Model Z2-D Microcomputer (Figure 4) which acts as a switching center for this Simulator/Trainer. Virtually all simulator activity is directed by the Microcomputer. All of the Trainer switches are read by the computer and all of the visual outputs are controlled by the computer. The Programmable Waveshape Generator P.C. Board

# The Programmable Waveshape Generator (PWG) Card is located inside the Microcomputer. Refer to the three schematic drawings (Drawings 1, 2, and 3) of this circuit card. The PWG circuitry is portaddressed. It is capable of generating 64 analog voltages, from 0 to 5 volts in amplitude, in groups from one to 4096 pulses in length, and at rates of either one MHz, or two MHz. It is S-100 bus-compatible (a standard pin out configuration) and may be loaded, under computer program control, at continuous transfer rates of up to two MHz. The PWG, when Loaded and Enabled to run, operates independently of the computer unless action is taken to cause the computer to regain control.

#### The System Input/Output Interface Card

The System Input/Output (I/O) Interface Card (refer to schematic drawings 4 and 5) is a special purpose memory-mapped I/O controller, located inside the microcomputer. Four memory addresses are used to select the operation of the Data-Out-Port (U-7) and Data-In-Port (U-6) integrated circuits. The 8255 (U-7) uses Port A for



. چ

5.

Alter a strategic state

C

£

5

comprised on a state of the second state

15 % /.


THIS PAGE IS BEEN QUALITY PRACTICABLE FROM COLLECTION AND AVELC 50

A REAL

÷

 $\gamma_i^{\prime}$ 

`.**`**+`.



C

ŝ

( ]


S. 1974

. مر<sup>ا</sup> ÷

Ł



51



' « ....

1

**'**73

5 - 2

£


,


ŧ

š....

•

NOTE 2 ALL RESISTORS ARE 1/4 W UNLESS OTHER WISE SPECIFIED






52

- .

÷, c

ì

*.*...



Ð

ì

1. a. .......................

and the second second

**۱**'

٢.

Ó

The sumpliment

Sarahan Sarahan

5

( ;

٠.

- . . . .


• •

\*\*



53

17



78

(°,

¢

1

stern and State

C

-'?

1.7

.

· · · · ·

a. 3 -

. .

54

computer data output. Ports B and C are control lines to the data select circuits. This integrated circuit (IC) also controls the meters and the display light circuits. The 8212 (U-6) is the computer input IC from the data select circuits.

The I/O interface card uses addresses FFFØ through FFFF to acquire control of four input/output states. In a future modification, pin 13 of U-3 will be connected to pin 4 of U-4 with the output of pin 6 of U-3 going to pin 15 of U-5. The Al input from pin 80 of the PC card edge connector will be connected to pin 8 of U-7. These changes will cause the memory addresses to be FFFO through FFF3 resulting in better memory management.

The outputs of pins 14-17 of U-7 are used as latch enables (Drawing 5) for U-10 through U-17, in groups of two, respectively. Whatever values are at port A of U-7 (Drawing 4) are fed directly through the enabled latches to the meters and/or lights. When pins 14-17 of U-7 go low, those values in the latches remain, resulting in a continuous display.

#### The Simulator System Front Panel

1

This front panel is identical in appearance to the BITE section control panel of the AN/TPS-43E Radar Set. Refer to the schematic drawing of the panel, Drawing 10. The outputs of the I/O interface card, described in the preceding paragraph, are wired directly to the panel lights and panel meters. The outputs from the switches (highs or lows) are routed through the data select card circuits to the I/O interface card.

# Data Select Cards

A Star Star Star

A DESCRIPTION OF THE OWNER OF THE

3


The two data select cards (DSC), (Cards #1 and #2), mounted on the simulator front panel are identical. Refer to the schematic (Drawings 6 and 7). The circuitry for each card includes five integrated circuits 16 to 1 multiplexers (16 to 1 MUX). When a simulator front panel switch is in an ON position, +5 volts is applied through the switch contacts, providing a logical one (high), as a multiplexer input. Multiplexer input is grounded through a 330 ohm resistor (logical zero) when +5 volts is not applied (switch OFF position).

The 16 to 1 MUXs select the line to be read by means of pins 11, 13, 14 and 15 which are controlled by lines 22-25 of port B on U-7 of Drawing 4. When pin 13 of port C goes high, the 16 to 1 MUXs are enabled and pass the logic level of the line selected. Connections from the computer to the DSCs is by way of J-4. Connections from the front panel to the DSCs is by way of J-7 and J-8 on Drawing 11.

The third data select card (Card #3) is located in the PC board card rack. The circuitry is similar to that of the data select cards described in the preceding paragraph. (Refer to Drawing 8 for the schematic drawing of this card.) Logical ones and zeros to this card result from the ON or OFF (open or closed) condition of 52 reed switches in the card racks. The trainer card rack simulation is composed of four card racks, (Figure 7b), into which 52 dummy AN/TPS-43E circuit cards are inserted. Magnets, which are attached to the socket ends of the dummy circuit cards, magnetically close the reed switches when the cards are properly seated. A closed switch applies ground (Logical Zero) to a multiplexer input. If a card is not properly seated, or is not inserted, the reed switch remains open and +5 volts

56

in the second of the second of the second



()

۲

7

ĺ

ŀ

( \ \ \

1

Drawing -6. AN/TPS-43E Simulator Card #1 Data Select

57

2

ł

Ĵ

. 1


\*\*\*\*

÷

2

.

こうちょうちんちょ



いたい

<u>م</u>

and the state of the second

المراجع المراجع المراجعة المراجعة المحافظة المحافظة المحافظة المحافظة المحافظة المحافظة المحافظة والمحافظة الم

four should be at ...

Ō,

2

5. 2

\$

\$

Í,

L

¢

¥

C



\*\* \* \*

į

\$

ۍ ۲.

ł


2


ìţ

١,

;

----





**(**,

t

1

1.

 $\bigcirc$ 

----

187. 5

- if the state ;

-

1. 10

which have been a state of the second s

and the state of the

(Logical One) is applied as a multiplexer input. The +5 volts is applied through 2.2K ohm resistors to 80 input lines of the five multiplexers on the data select circuit card.

## The Phase Shift Analog/Digital Converter

and the second beautiful and

will in

an instruction and the second of the second seco

- **C** 

()

Ć,

£

\$

The phase shift A/D converter PC card is mounted on the simulator front panel. Refer to Drawing 9 for the schematic drawing of this card. This circuit converis positive voltages of from zero to +5 volts into binary values from 0 to 63. These binary values are read by the microcomputer by way of the data select cards on the simulator front panel.

The microcomputer program in use at this time does not utilize the data acquired from the phase shift A/D converter. The utilization of this data may be incorporated into a different microcomputer program at some time in the future.

The oscilloscope used during the operation/maintenance of the simulator/trainer is a Tektronix 465M, or equivalent, equipped with a ten-to-one probe. An adapter, probe tip to BNC, Tektronix P/N 013-0084-01, is used to connect the oscilloscope input jack to the programmable waveshape generator analog output jack (J-1) inside the microcomputer.

The terminal, TV monitor and keyboard is used for maintenance only. This terminal, Lear-Siegler Model ADM-3A, is equipped with an RS-232 connector, which is connected through a cable to the microcomputer during maintenance for floppy disk loading operations. Traimer Turn-On and Turn-Off Procedures

The following procedures should be followed each time the trainer is operated:

F **•** • • • = = ξ 3 4 0 415B 의 ┋┋╴╝ 8 3 S CB. đ 0-0 7475 U-6 7475 ן <sup>ג</sup>ר TEST INDS 1-1 THRU 1-8 H-11 THRU R-18 330 TEST IND DRIVERS 7404 A /D CONV. 2 R-6 COMPARATOR FULL SCALE ADJ 6 2 X +5 8-2 6 2 x ZN 425E 5 12 12 4-1 2 5 X ANLG. = 1 1 1 1 1 1 1 1 CONVER / COMMAND ņ ō 1001 10402 1040 12 0140 ۳ŧ STATIS LATCH STATUS 100 100 OHNS 8-2 CLK GATE 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1-02-2-VO-

C


ł

Shine N. Shaney and Anthe Strategy Strategy and

ſ


١

()



61

シーンをやくていたのですが、「ひょう」、していたい、ない、「ちょう」、「ひょう」、「ひょう」、「ひょう」、「ひょう」、「しょう」、「ちょうをしたので、



April 1

Ľ

í.

Drawing-10. AN/TPS-43E Simulator System Front Panel

62

うちちいろう

1. Open the hinged front panel of the trainer.

2. Open the disk drive door on the microcomputer front panel.

3. Connect the AC power plug (P-1) to a 120 VAC, 60 Hz source.

4. Turn on CB-1, the switch/circuit breaker marked POWER. This switch is located on the right front side of the trainer cabinet. A red indicator light on the disk drive inside the microcomputer, and all the indicator lights on the trainer front panel will turn on. Both meters (M-1 and M-2) on the trainer front panel will read full scale.

5. Place the floppy disk (BITE program) into the disk drive with the silver tab down to the ground and towards the operator. Close the disk drive door. A series of clicking sounds from the disk drive, lasting approximately 45 seconds, indicates that the BITE program is being loaded into the microcomputer. At the end of the loading cycle, all of the indicators will turn off and meters M-1 and M-2 will read less than full scale.

6. Open the disk drive door and remove the BITE program disk. Place the BITE program disk in a storage container. Close the disk drive door and the trainer front panel.

7. The trainer is ready for use.

8. The trainer is turned off by placing circuit breaker CB-1 in the OFF position and disconnecting power plug P-1 from the 120 VAC source.

### Caution

こうかんちょう いちかい ちゃうちょう しんない

If an indication described in this procedure does not occur at the designated time, there is a malfunction within the trainer which must be corrected before continuing with the procedure. Power plug P-1 should be disconnected from the 120 VAC source before troubleshooting

63

And the second converse

State-

the trainer. If circuit breaker CB-l trips, do not reset it without determining the cause. If any fuse blows, do not replace the fuse without determing the cause.

#### Additional Precautions

1. Power plug P-1 should always be disconnected from the power source when the trainer is not in use and during electrical storms.

2. The trainer should not be rolled on soft surfaces such as grass or sand.

3. The microcomputer inside the trainer cabinet should be secured before moving the trainer.

4. The oscilloscope, terminal (TV monitor and keyboard) and all unsecured cabinet drawers should be removed from the cabinet before the trainer is moved.

5. Precautions should be taken to prevent overturning the trainer while rolling or fork-lifting.

6. Only narrow skids should be used when fork-lifting the trainer.

### Trainer Power Requirements

The trainer power requirements are as follows:

110 VAC, 60 Hz at 15 amps

+8 VDC at 30 amps\*

+18 VDC at 15 amps\*

-18 VCD at 15 amps\*

\*output by the microcomputer's power supply.

## Programmable Waveshape Generator PC Card

Refer to the three programmable waveshape generator (PWG) schematic drawings, Drawings 1, 2, and 3 during the following descriptions. the second second second

Drawing 2 shows the memory section of the card (U-1 through U-6). Each of these integrated circuits consists of 4 each RAM memories (TMS 4033 integrated circuits) stacked vertically and wired in parallel. The enable control decoder (U-7) is also shown on the Drawing 2. Drawing 1 shows the circuits from which U-1 through U-7 receive their inputs (write lines, address lines and data lines). Drawing 3 shows the D/A converter (U-22), which received data from the data port latches (U-8 and U-9) during the data load mode and reads (senses) the data in the IC memories during the run mode. The 6 outputs of U-22 are applied to the summing network (R-1 through R-19). The analog voltage output from the summing network is applied to the input of Op Amp U-21. The output of the Op Amp is connected to J-1, which is the analog output jack for the PWG.

## Clock Control Circuitry

and the second second second second

. Balance

The circuitry for the 2 MHz clock, which is used as the timing source for the PWG during the run mode of operation, is located in the lower left section of drawing 1. The clock circuitry is discussed at this time since the clock output pulses from the clock or wri<sup>+</sup>e gate (pin 3 of U-30) will be referred to many times in the body of this manual. The frequency of these pulses will be 2 MHz or less and their polarity will be plus at any frequency.

The microcomputer operates at 4 MHz; therefore, the PWG must be able to load at a 4 MHz rate during the MSD, LSD and data load modes. The microcomputer clock and write gate output pulses are both 250 nanoseconds (ns) long. During the run mode, the frequency of these pulses

comes from a 2 MHz crystal and is controlled by the  $\div$  by 2 clock circuit to be 1 MHz or 2 MHz. The microcomputer in this trainer is programmed to send trigger pulses to the  $\div$  by 2 clock circuit to change the running frequency of the PWG clock pulses from 2 MHz to 1 MHz and vice versa. These clock frequency changes are caused by the design limitations of the trainer. The  $\div$  by 2 clock circuit is used during the run mode of operation to control the frequency at which the memory is read (1 MHz to 2 MHz). The waveshape pulse width seen on the oscilloscope connected to analog output jack J-1 is an indication of the frequency which is being used.

The state (set or clear) in which the  $\div$  by 2 control FF (U-11A) is operating determines the frequency of the clock pulses from clock or write gate pin 8 of U-30. The state of this FF can be changed by triggers from the microcomputer on edge-connector pin 83. These triggers are applied to pin 1 of the  $\div$  by 2 clock port NAND gate U-11B.

The input to pin 2 of  $\div$  by 2 clock port is the latch strobe, from latch strobe gate U-20 (pin 1), which will be described later in this discussion. When these two inputs to the  $\div$  by 2 clock port are Hi, the output at pin 3 goes Lo. This Lo is applied to pin 12 of the  $\div$ by 2 control FF at the same time a Lo from U-7 (pin 4) occurs which enables Q' of UllA for a 1 MHz operation. Each input pulse triggers the  $\div$  by 2 control FF to change states (set to clear, or clear to set).

and the second second

At the beginning of the turn-on/turn-off procedures, the output of latch strobe gate U-20 (pin 1) is a steady-state Lo, which is applied to pin 2 of the  $\div$  by 2 clock port and also to the set input (pin 10) of the  $\div$  by 2 control FF. This Lo keeps it in the set state until the first trigger from the  $\div$  by 2 clock port is applied to pin 12

66

m · .../. alt.

of the  $\div$  by 2 control FF. Thus, Q is enabled on initialization to provide 2 MHz operation until a trigger pulse make Q' go Hi.

Marine Westerner

The run  $(00_2)$  output transition from Hi to Lo causes the  $\div$  by 2 control FF to change states when pin 12 is Lo also. Pin 4 of U-7 is high during the run state; therefore, when a new waveshape begins loading it goes low and clears U-11A for 2 MHz operation. The clear mechanism insures a baseline starting value in U-11A for each new data load. When a load is completed, a run mode  $(00_2)$  signal, sent to port 7F (Hex), leaves the 2 MHz controls as is while an identical signal sent to FF (Hex) puts the  $\div$  by 2 control to 1 MHz operation. Each of the inputs described above triggers the  $\div$  by 2 control FF to change states and each change causes the output pulses from the clock or write gate to change frequency.

The PWG does not change frequency during the run mode. The state (set or clear) of the ÷ by 2 control FF at the beginning of the run mode will determine the timing pulse frequency (2 MHz or 1 MHz) during the run mode. The 2 MHz clock oscillator is crystal-controlled by crystal Y-1.

The 2 MHz clock pulses from pin 2 output of U-23 are applied to pin 10 of the clock gate (U-11B) and to pin 3 of the  $\div$  by 2 clock divider FF (U-11A). The other input to clock gate pin 9 (U-11B) is the Q' output from pin 9 of the  $\div$  by 2 control FF (U-11A). The Q' output from the  $\div$  by 2 control FF (pin 8) is one input to the  $\div$  by 2 clock gate (pin 4) and the other input (to pin 5) is the Q output (pin 5) of the  $\div$  by 2 clock divider FF, which changes states at the 1/2 PWG clock oscillator frequency (1 MHz). When the  $\div$  by 2 control FF is set, the Q output from pin 9 (U11A) is Hi and the Q' output from pin 8 is Lo. The

67

clock gate is enabled by the Hi to pin 9 (U11B) while the ÷ by 2 clock gate is inhibited by the Lo to pin 4. Thus, the Hi 2 MHz clock pulses to pin 10 are passed through the clock gate at the original frequency.

The FF (Hex) input trigger to the  $\div$  by 2 control FF causes it to change from set to clear (Q goes Lo and Q' goes Hi). The clock gate is inhibited by the Lo Q input to pin 9 while the  $\div$  by 2 clock gate is enabled by the Hi Q' input to pin 4. Since the  $\div$  by 2 clock divider FF changes states at the 1 MHz clock frequency, the Q output (pin 5) is Hi on alternate clock input pulses. Thus, the input to pin 5 of the  $\div$  by 2 clock gate is at 1 MHz.

The 1 MHz or 2 MHz clock gate (U-11B) passes either frequency that is applied as an input because one of the unselected clock gates is always outputing a steady state Hi. The clock pulses at output pin 11 are applied to input pin 9 of NAND gates U-30. The other input to this NAND gate (pin 10) is a steady-state Hi from the output (pin 11) of another NAND gate of U-30, which has its inputs (pins 12 and 13) tied together and grounded through the reset line. The clock pulses at the output of U-30 (pin 8) are the timing pulses for the PWG.

# Power

Ľ

At the top of Drawing -1 are shown the DC power circuits for the PWG circuits. Voltage regulator U-31 has +8 VDC input from edge connector pin 1. The output of U-31 is +5 regulated. Resistors R-30 and R-31, and Zener diodes CR-1 and CR-2, are used to reduce and regulate +18 VDC and -18 VDC inputs to +12 VDC and -12 VDC respectively. The 18 volt inputs are from edge connector pins 2 and 52. These three voltages (+8 VDC, +18 VDC and -18 VDC) are supplied by power supplies

68

and the second sec

in the microcomputer. All of the other inputs to the programmable waveshape generator (PWG) are also from the microcomputer.

# Port Addressing

C

3

The eight inputs (D-O through D-7) to data port latches U-8 and U-9 are sources of the data loaded into the memories. When these two latches are enabled by the latch strobe from pin 1 of latch strobe gate U-20, data and/or address instructions can be brought into the PWG and loaded into the PWG memory. The first six of the inputs to U-8 and U-9 (D-0 through D-5) are data input lines and the last two (D-6 and D-7)are used as mode control lines to program control decoder U-7. The inputs from the microcomputer are TTL logic levels (+5V highs or OV lows). The value "7C" hexadecimal ("7C" Hex), used to address port address detector U-10, along with SOUT from the S-100 buss, causes highs at all eight U-10 inputs. The output at pin 8 goes Lo and is applied to input pin 2 of latch strobe gate U-20. The PWR write strobe from edge connector pin 77 is the second input to U-20 (at pin 3). These two Lo inputs cause pin 1 of this NOR gate to go Hi. This is the latch strobe and is used in three places in the PWG. Lo inputs A-O and A-1 of the "7C" hex address are inverted by two sections of inverter U-26 and applied as Hi inputs to NAND gate U-10. The other "7C" hex address inputs to U-10 are Hi. The PWR write strobe (Lo) and SOUT (Hi) occur at the same time as the "7C" hex address. The latch strobe from pin 1 of U-20 goes to pins 4 and 13 of both data port latches U-8 and U-O. These latches are then enabled to bring data from the microcomputer into the PWG.

69

ちょうちょう ないできょうろう あ

### PWG Timing Frequencies

Ø,

3.

Ł

£

The microcomputer operates at a 4 MHz clock rate while the PWG, due to the slower speed of its own memories, must operate at a 2 MHz (or less) clock rate. However, due to the time intervals during nonoutput instructions in the microcomputer, there is sufficient time for the slower PWG memories to be loaded. The memory address latches and memory address counters must be enabled for longer periods of time (after the port address latches are no longer enabled). This is accomplished by using the latch strobe gate, described above, to generate a 500 ns pulse which is used to keep the memory address latches and counters enabled after the termination of a legal port address of "7C" or "FC" (Hex). The Hi latch strobe is applied to pin 5 of U-25 in the write pulse widening one shot multivibrator (OSMV) circuit, shown on the top left section of the referenced schematic. The OSMV is triggered by the trailing edge of the latch strobe. The OSMV is part of the control logic circuit which is made up of one NAND gate of U-25 and three inverters of U-24. Resistors R-26 and R-25 and capacitor C-7 comprise the RC time constant circuit. Rheostat R-25 is adjusted so that the output pulse from the OSMV is approximately 500 ns in duration. The Hi output of U-25 (pin 6) is inverted through three inverter stages of U-24 in succession. Pin 10 output is a Hi 500 ns pulse and pin 8 is a Lo 500 ns pulse. The Hi at pin 10 is the write strobe which is applied to input pin 9 of write gate U-25. The other input to the write gate is the data line  $(10_2)$  from pin 6 of the program control decoder (1/2 of U-7) which is Lo during the data load mode. The data line input is inverted by one inverter of U-23 and pin 8 output of U-23 is applied to pin 10 of the write gate as a Hi.

70

A State of the second stat

ゆれい

#### Program Control Decoder

(

5

Lines D-6 and D-7 from the microcomputer to data port latch U-8 are mode control lines to the PWG. When U-8 is enabled by the latch strobe, the outputs (pins 9 and 10) will be in one of four possible combinations of highs and lows,  $(11_2, 01_2, 10_2 \text{ or } 00_2)$ , which are applied as inputs to pins 2 and 3 of program control decoder U-7. The outputs of U-7 are used to select one of the four modes in which the PWG operates. The PWG can be in the run mode  $(00_2)$ ; it can be in the data accepting mode  $(10_2)$ ; it can be accepting an address load of the least significant digit  $(^{0}1_2)$ ; or it can be accepting an address load of the most significant digit  $(11_2)$ . The outputs of U-7 are Hi until selected. The mode selected will cause that mode output line to go Lo. The four modes are selected in the following sequences: MSD  $(11_2)$ , LSD  $(01_2)$ , Data  $(10_2)$  and Run  $(00_2)$ .

# Memory Address Latches

Since only six data lines from the data port latches are used to load 12 bits of address into the MSD and LSD memory address latches, the 12 bits are loaded in two groups of six each. This is done by enabling the MSD memory address latches (U-27 and 1/2 of U-28) during the MSD mode (11<sub>2</sub>), and the LSD memory address latches (U-29 and the other 1/2 of U-28) during the LSD mode. When the input combination from U-8 (11<sub>2</sub>) causes the MSD load output of the program control decoder to go Lo, this Lo is applied as an input to Pin 11 of MSD load gate U-20. The inverted write strobe (1.0) from pin 8 of inverter U-24 is the other input (pin 12). These two Lo inputs cause the output of the NOR gate (pin 13) to go Hi. This Hi is applied to pins 4 and 13 of U-27 and to pin 4 only of U-28 (memory address latches). U-27 and 1/2 of U-28 are

then enabled to load six MSD address bits from the six output of the data port latches.

()

1

**(** )

0

and the second second

When the program control decoder is sequenced to the LSD load mode  $(01_2)$  by the microcomputer the MSD load output goes Hi and pin 13 of MSD load gate U-2 goes Lo, so that the previously loaded memory address latches (U-27 and 1/2 of U-28) are no longer enabled. The LSD load output goes Lo. This Lo LSD output  $(01_2)$  is applied to Pin 8 of the LSD load gate U-20. The reinverted write strobe (Lo) from pin 8 of inverter U-24 is used as the second input to this NOR gate (at pin 9) also. The resultant Hi output at pin 10 is applied to pins 4 and 13 of U-29 and to pin 13 only of U-28. The second half of U-28 and all of U-20 are then enabled to load six LSD address bits from the same six outputs of the data port latches. The 12 output lines of the three memory address latches are connected to 12 inputs of the memory address counters (U-17, U-18, and U-19). These counters are inhibited from receiving the 12 address bits from the latches by the Lo input from pin 4 of NOR gate U-20 (load or last count gate). When the output of the LSD load gate transitions from Ni to Lo, after approximately 500 ns, this Lo inhibits the LSD memory addres, latches (U-29 and 1/2 of U-28) and is also applied to input pin 5 of the load or last count gate (U-20). The input to pin 6 is normally Lo from pin 12 of the last count inverter (U-23). These two Lo inputs cause a transition from Lo to Hi at output pin 4. This Hi is applied to pins 11 of the three memory address counters as an enabling pulse and the 12 address bits from the memory address latches are loaded into the three memory address count-The address numbers from the three counters will determine the ers,

72

And a second sec

· \* \* \* \*

Ş

duration of the waveshapes observed on the oscilloscope at analog output jack J-1 when the PWG is in the run mode.

## Memory Address Counters

Sales Sales Sa

è

Z

3

1

Į

¢

\*\*\*\*

. .

The three counters are wired in series so that, when downcounting, the outputs form a series of 12 bit numbers, starting with the maximum binary address value and downcounting to zero. The Hi clock pulses from pin 3 of U-30 (clock or write gate) are applied to pin 4 of U-19. (Refer to paragraph on clock control circuitry for the description of the generation and control of the clock pulses.) Each pulse downclocks the three counters to a different binary address value. The SM74193 counters are designed to be used in multidecade operations, without additional logic, by using the borrow output of one counter as the downclock input to the following counter. When U-19 has counted to 00, a Hi from U-19 (pin 13) to U-18 (pin 4) starts the countdown of U-18. When U-18 counts down to 00, a Hi from U-18 (pin 13) to U-17 (pin 4) starts the countdown of U-17. When U-17 counts down to 00, all of the 12 outputs of the counters are Lo. These outputs are inverted by U-14 and U-15 and applied as Hi inputs to multiple NAND gate U-16, the last count detector. The Lo output at pin 9 of U-16 is inverted by last count inverter U-23 and is applied as a Hi to U-20, pin 6, the load or last count gate. The resultant Lo output at pin 4 of U-20 is applied to pins 11 of the three memory address counters. This Lo inhibits the counters from being loaded from the three memory address latches, as described in paragraph 2-13, until the LSD load gate output (U-20, pin 10) transitions to Lo.

The output of the last count inverter is also applied to sync output jack J-2 and is used to synchronize the oscilloscope. The countdown pulses used to downcount the memory address counters are Hi outputs of clock or write gate U-30 at pin 3.

### Memory Load Control

1,

It was stated earlier in this chapter that the PWG, when loaded and in the run mode, could operate independently of the microcomputer. During the data load mode, the data line  $(10_2)$  from the program control decoder is Lo. This Lo is applied to input pin 9 of inverter U-23. The Hi output of U-23 at pin 8 is one input (pin 10) to write gate U-25. The write strobe (alternately Hi or Lo) from pin 10 of U-24 is the other input (to pin 9) of the write gate. Pin 8 output of the write gate is therefore alternately Lo or Hi. It goes Lo in coincidence with the leading edge of the 500 nanosecond write strobe. Clock gate U-25 is inhibited by the Lo at pin 13 from inverter U-23 (pin 10). The input to this inverter (pin 11) is the Hi run (00<sub>2</sub>) output of the program control decoder.

The PWG clock pulses at input pin 12 of the clock gate, from U-30 pin 8, are not passed through the clock gate. The output of the clock gate at pin 11 is the input to pin 2 of clock or write gate U-30 and remains Hi during the data mode. The input to pin 1 of the clock or write gate is the output of the write gate (pin 8). When this input goes Lo, the output at pin 3 goes Hi, in coincidence with the leading edge of the write strobe. The output pulses at pin 3 of the clock or write gate are the pulses used to downclock the memory address counters, and are generated and controlled by the microcomputer program. However, during the run mode there are no inputs, other than the three power supply voltages, from the microcomputer.

The write gate (U-25) is inhibited by a steady state Lo at pin 9 from pin 10 of U-24 (there are no write strobes during the run mode). The data line  $(10_2)$  input to pin 9 of inverter U-23 is Hi in the run mode. The Lo output of the inverter (pin 8) is applied to input pin 10 of write gate U-25 resulting in a steady state Hi at output pin 8. This Hi is applied as an input to pin 1 of clock or write gate U-30, and also to input pins 4 and 5 of NAND gate U-30 in the write delay OSMV circuit. Since this is a steady state voltage, there are no write pulses generated in the write delay OSMV circuitry during the run mode. Clock gate U-25 is enabled by the Lo output of the run  $(00_2)$  line from program control decoder U-7 during the run mode. This Lo output is inverted to a Hi by inverter U-23. The Hi output at pin 10 is applied to pin 13 of clock gate U-25. The Hi PWG clock pulses (1 MHz or 2 MHz) from pin 8 of U-30 are applied to pin 12 of the clock gate. The clock gate output (pin 11) goes Lo with each pulse. These Lo pulses are applied to pin 2 of clock or write gate U-30. The Hi output pulses at pin 3 are the same frequency as the PWG clock pulses (1 MHz or 2 MHz). These are the downclock pulses used to downclock the memory address counters. They are generated and controlled without inputs from the microcomputer. During the data mode, the downclocking of the memory address counters assures that each data bit is loaded into a different address in the memory. During the run mode, the downloading assures that the data bits in the memory are correctly addressed for reading.

# Write Delay One Shot Multivibrator (OSMV)

C

A STATE OF A

During the data mode, the output pulses from pin 8 of write gate U-25, described in paragraph 2-15, are also used to trigger the

write delay OSMV. This output is applied to input pins 4 and 5 and NAND gate U-30 which acts as an inverter. The output at pin 6 (Hi) is applied to pin 2 of U-25, the OSMV NAND gate. The OSMV is triggered by the trailing edge of the pulse (negative-going), so the OSMV output pulse is delayed approximately 500 ns after the leading edge of the input pulse.

The OSMV circuit is made up of NAND gate U-25 and two inverters of U-24. The RC time constant circuitry is identical to that of the pulse widening OSMV described above. Rheostat R-22 is adjusted so that the output pulse is approximately 500 ns in duration. The Hi output at pin 4 of the second inverter is applied to the inputs of three inverters (U-26) in parallel. These three inverter/buffers are needed to supply the driving power to the write lines to the 24 random access memories (RAMs).

Each inverter/buffer output is applied to the write (pin 3) input of eight RAMs in parallel. The inputs occur after the RAMs are addressed and enable all 24 RAMs to be loaded with data from the data port latches (U-8 and U-9). Lo write input pulses occur 500 ns after the down clock pulses to the memory address counters described earlier. The write delay OSNV is used to compensate for transit time losses in the memory address latches and counters, and to assure that there is sufficient time for the RAMs to be correctly addressed for incoming data and for that data to be correctly loaded into the memory. Memory Loading

It was explained that the memory address latches (U-27, U-28) and U-29) were enabled to accept address data by the Hi outputs from the MSD and LSD load gates, pins 13 and 10 respectively of the two NOR

76

a the second second

gates of U-20. Both of these outputs are Lo during the data mode since the MSD  $(11_2)$  and the LSD  $(01_2)$  outputs from program control decoder U-7 are Hi. Therefore, the memory address latches are inhibited from receiving data of any kind. Any data in the data port latches (U-8 and U-9) will go directly to the RAMs.

The second s

Ĩ,

and the second se

Data from U-8 and U-9 is routed to the RAMS on data lines D-0 through D-5, with each of the six data lines connected to the pins 11 (DIN) of one IC (four each TMS4033 RAMS stacked and wired in parallel). The 12 outputs of the memory address counters (U-17, U-18, and U-19), after being inverted by 12 inverters of U-14 and U-15, are each applied to both inputs of one of the 12 NAND gates of memory address drivers U-11, U-12 and U-13. Address lines 0 through 9 from the memory address drivers are wired so that each address line goes to the same input pin of each of the 24 RAMs in parallel. The other two outputs from the memory address drivers (U-11, pins 3 and 6) on lines 10 and 11, are applied as control inputs to enable control decoder U-7 (pins 13 and 14).

One half of U-7 was described in paragraph 2-10 as the program control decoder. This half of U-7 operates in the same manner. The inputs to pins 13 and 14 are four possible combinations of highs and lows  $(00_2, 01_2, 10_2 \text{ and } 11_2)$ . The four outputs at pins 9 through 12 are Hi until selected by one of the binary inputs. At that time, the selected output goes Lo. The four outputs are the Row-Addressing Strobes, with each output connected to pins 13 (CE) of the six RAMs in each of the four rows. The selected Lo output enables six RAMs in one row to load data. Six data bits on the six data line (D-0 through D-5) are loaded into six RAMs in the selecteu row. Since all 24 RAMs are

77

A R. L. Martin Martin Bart

4-4

L.

addressed identically from the address lines at each address, the electrical locations of the six memory cells in six selected RAMs is also identical. A data bit on any one of the six data input lines can be loaded into only one specific RAM, as determined by the enable control decoder configuration. Each of the 1024 memory cells in each RAM is individually addressed and selected for loading by the combinations of address line inputs from the memory address drivers. The delayed write strobe assures that there is sufficient time for the selected/addressed memories to be loaded.

# Oscilloscope Monitoring

÷.,

As the data from the data port latches (U-8 and U-9) is being loaded into the RAMs, it is also applied to the input of six inverters of U-22 in the D/A converter. The outputs of the six inverters are applied to the summing network, composed of resistors R-1 through R-19.

This network is provided with +5 VDC from voltage regulator U-22, which is supplied with +8 VDC from the microcomputer through the PWG circuit board edge connector. The output of the summing network is applied to input pin 8 of operational amplifier (Op Amp) U-21. The output of the Op Amp at pin 4 is connected to analog output jack J-1 which is the monitor point (oscilloscope display) for the trainer/ simulator.

The D/A circuit is identical to that in the AN/TPS-43E radar system and has the same response time. The waveshapes seen on the oscilloscope are made up of 64 analog voltages of from 0 volts to 5 volts in amplitude. During the run mode of operation, data loaded into the memory is read sensed by the D/A circuit and applied to the oscilloscope through the same circuitry. As in the AN/TPS-43E radar system,

the oscilloscope display is an indication of the positions of all of the switches in the system, as read by the microcomputer.

# Run Mode

C

No.

\$. \$ The binary inputs to program control decoder U-7 from the microcomputer  $(11_2, 01_2, 10_2 \text{ and } 00_2)$  determine the mode in which the PWG is operating at all times. After the data has been loaded into the memories, inputs to the program control decoder  $(00_2)$  from the microcomputer switch the PWG to the run mode. The run  $(00_2)$  output from U-7 goes Lo and the other U-7 outputs are hi.

The three memory address latches (U-27, U-28 and U-29) continue to be inhibited from receiving additional address and the address already in these latches is controlled by the PWG clock (1 MHz or 2 MHz). This frequency (1 MHz or 2 MHz) is controlled by the  $\div$  by 2 clock circuitry. There are no microcomputer inputs so the PWG is operating independently of the microcomputer.

The clock pulses from clock or write (U-30, pin 3) count down the memory address counters (U-17, U-18 and U-19), as described in paragraph 2-14, but the clock pulses are generated in the PWG clock oscillator circuit and the frequency (1 MHz or 2 MHz) of the pulses is controlled by the  $\div$  by 2 clock circuitry. The counters count down one digit on each clock pulse, from the maximum binary address value down to zero. The combination of Hi and Lo outputs on the 12 output lines changes at each down count and each different combination becomes a different address; to selected memory cells; in selected RAMs; in selected rows of RAMs.

Since there are no inputs from the microcomputer during the run mode, there are no outputs from the write pulse widening OSMV circuit

79

1.2

and consequently, no input to pin 9 of write gate U-25 which is therefore inoperative. The output of the write gate (pin 8) was used to trigger the write delay OSMV during the data load mode, to generate the delayed write strobes to the memory. The write strobes are not required during the run mode. The Lo write strobes enabled the addressed locations to be loaded with data during the data mode. The write lines inputs to the RAMs remain Hi during the run mode. This enables the RAMs to be read (sensed) so that data already loaded into the addressed locations is read as each location is addressed during the run mode. This data is routed through the output lines (D-0 through D-5) to the D/A converter circuitry, which was described above. As in the data read mode, the D/A converter output goes to analog output jack J-1 for oscilloscope monitoring. On the last output all the counter values are zero. At this time a pulse from U-16 reloads the counters and also strobes J-2, the sync line of the oscilloscope.

# Software Locally Developed

¢


ť,

The software created for this project were: the application program in FCRTRAN, the support programs in FORTRAN and BASIC and the maintenance programs in BASIC and direct machine code. The application program (Appendix F) is a structured design which easily accommodates testing of program modules. The other programs are very simple and did not require the elaborate planning afforded to the application program.

First consider the control (TPSPGM) module (Figure 11). This particular module has the purposes of bringing the program on line and controlling all other modules, i.e., to provide a central source of control over the other modules. Without this, the structuring of the

80

The second second



\* \* \_\_\_\*\*

Second and the second sec

ľ

an in the second second and the second se

1

ŀ

ĺ.

ŧ

ĥ

Í

Ţ,

¥.

4

100 -

Figure 11. TPSPGM Flowchart

81

*.*``

• .

ſ

4

ſ

ť,

ķ

Ļ

program would have been impossible. The software design is intended to have a structure that is not ambiguous to the user. Since software maintenance consumes manpower, and the user expects that the maintenance of the maintenance simulator should be low, a modular design provides "to the module" problem identification.

san hat a shadon to share a share a


The input module (INPUT) is a relatively simple subprogram. Its purpose is to go to the necessary ports and memory addresses to acquire information from the trainer itself. Information acquisition actually is broken into two parts. First is the acquisition of data from the faceplate and second, from the equipment of the card cage.

From the faceplate, the computer selects information about the settings of the various switches so that it can determine what particular display needs to be output to the oscilloscope. From the card cages, the computer i ust determine which card, if any, has been replaced to simulate fault repair. The computer will then respond by presenting a corrected picture. The data acquisition module must distinguish between the faceplate and the card cages in order to be able to get data from these two groups in the correct order.

Due to hardware constraints, it is necessary for the acquisition module to make two searches, one search of the faceplate and one search of the card gages. (See Figure 12.) Each search consists of reading a set of 16 eight-bit bytes representing 128 bit positons controlled by eight 1 of 16 multiplexers (MUX) in parallel. A search is initiated by enabling a data set with a bit in port C and addressing that set via port B. Two sets of data are currently searchable, where the first data set uses all 128 bits and the second data set contains only 55 bits used out of 80 possible wired positions. Once a data set

82

the set for marked and a set of the



**C** 

۲

\$

ŧ

Ś

Figure 12. Block Diagram of I/O Controiler

83

è

.\*

1

1

ļ

ş

;

2

. . . . . .

•

ç

2

is enabled and a byte within it addressed, it is read from the 8212 at port C.

The ports described thus far are memory mapped rather than actual port addresses. Memory addresses serve to activate the 3255, which is a software programmable I/O device. In systems which do not have large memory requirements, and do have extensive I/O requirements, this procedure is very convenient. For the purpose of this project, both memory map and port addressing are used in the hardware. The reason for using memory map addressing for I/O and regular port addressing elsewhere for the output of the oscilloscope is that the project desired to demonstrate that it can be done both ways. The data acquisition module serves as a method of getting information into the computer. The next thing that is necessary is evaluation modules.

The evaluation module(s) (DECIDE and ADMEN) is (are) designed to look through all the information that has been collected by the data acquisition module. Decisions are made by cascade logic evaluation. This equates to a tree search wherein the keys to the branching are taken from the faceplate switch positions. The general flow, shown in Figure 13, is a series of, at most, ten decisions leading to correct picture determination. Of those ten decisions, five were 'Do Case' decisions, which represent the cascade concept utilized. Most of the pre-decision evaluation is done in terms of polean logic programming as opposed to arithmetic programming. The reason for using LOGICAL code is speed.

The computer uses an eight-bit data word. If arithmetic means of dealing with these words are chosen, the lead bit is reserved for a sign bit. If that one bit happens to be turned on, automatic two's


84

1. A. B.

A. 1. 1. 4.

3

man alter in a sure .



complement arithmetic takes place making it very difficult to control using simple code. By making everytning single-bit LOGICAL, the computer effectively converts every LOGICAL word manipulation in the computer to eight-bit paralleled gating, such as an eight-bit AND, OR, or NOT gate. By performing logical AND, logical ORs, exclusive ORs, and inversions, each point is testable using relatively fast straightforward logic. Another good feature of LOGICAL code is that it is very easily followed by electronic maintenance people who, presumably, are going to be the ones who will look at this program and see whether it is functioning. Boolean logic then is the basis of the evaluation module.

C.

÷.

÷.

DECIDE and ADMEN conserve memory by examining 32 eight-bit words which form a 328 array of switch conditions on the trainer. Determination that a particular word bit is turned on is accomplished by doing a logical AND with a word that contains only that bit turned on a true return means that the bit tested is turned on. Conserving memory space is essential since the trainer has a 32,000 word computer and a training program space of approximately 25,000 words. There is not much space for extensive arrays when the 7000 word disk operating system and a 22,000 to 24,000 word program must co-exist there. The evaluation module determines which picture will be displayed by looking at all the switches and then supplying the necessary information to the display module PICTUR. Prior to picture display TPSPGM calls ERROR.

ERROR is called to determine 'f the student should be given a malfunction dependent on the current settings of the BITE. If such an error should be required, it is inserted into the text of the picture buffer (10DAT) or is passed directly to PICTUR as a systemic error.

86

and a second to the second second

おうしょう しゅぎにいったるいとうあたい しまち しつうう


The data display module (PICTUR) is a subprogram which functions to create pictures that can be displayed on the oscilloscope (Figure 14). It is broken into three major areas: point-by-point displays, point-to-point vectors, and random point displays.

Area one is the point-by-point displays. This area is specifically intended to allow any individual voltage to be displayed on the oscilloscope followed by another one of a different level without any regard to vector calculation. Therefore an arbitrary point pattern can be displayed.

Area two is the vector display component of this module, which allows display of a line which rises or falls from a baseline of (and to) any of nine predetermined heights (maximum of 4 volts, minimum of zero volts). Display of a level line of any length (e.g., from 1/2 microsecond (us) to 2450 us) at any given voltage desired (e.g., at any of 64 possible voltage levels between zero and 5 volts) is also available. Area one is the special case of the level line where length equals one clock pulse. Each of these is a vector so that only the beginning and the end points need be given and the rest will be calculated, assembled, and transmitted to the PWG.

The reason for this method is that most of the pictures to be generated can be done using a two byte, single integer word. On the rare occasion when one cannot be done this way, as yet not encountered, an option exists which uses two integer words (of 16 bits each), preiixed with a negative sign, to provide any vector whatsoever. The modifications to PICTUR are to be found at the end of Appendix F.

Area three is a random number generator (RNG) used to create digital noise. The RNG is a simple multiplying type which provides



random values from 1/2 volt to 3 volts in 1/2 volt steps. The picture module puts a particular picture into the display hardware and allows insertion of any ERROR chosen dysfunction.

A CONTRACT OF A CONTRACT OF

C,

1

As an example, consider a digital to analog converter. Input is 1 of 64 discrete voltage levels encoded in 6 parallel bits. (Drawing 3.) If one of the parallel bit drivers is on, then that driver's output is continuously high regardless of what the input to it is. Thus a malfunction exists that should be demonstratable. One place to inject this malfunction is during the creation of the picture by logically ORing in that bit before data transmission. All the rest of the data will be correct but the error bit will always be on and behave exactly as the actual equipment will when broken as described above.

Another example malfunction exists when a bit is turned off continuously. This is mimicked by using a one's complement of the bit to be removed, logically ANDed with the data. By guaranteeing that the data is logically ANDed with a zero in a particular bit, assurances are made that all of what is in the original picture passes except for the chosen bit. The errors described above are common failures within the actual equipment.

The support software consists of a short program which creates a unique disk record within an error file (Appendix G). 'Each record is a specific problem which the student will be required to solve. The program consists of two data sets, created using the editor, that are immediately put to disk. The program then terminates. This program is simple enough to preclude serious problems in its own maintenance. FORTRAN was chosen because BASIC files are not compatible with the FORTRAN application program.

The data statement NAME is filled with the file name. The name ERRS??DAT is the file name with the ?? being the particular record number under consideration. The application program will take the octal number of the faceplate's thumb wheel switch and insert an alphanumeric representation of it into the error file-record request.

The data statement IPUT is a coded error record. The nature of the error routine is that multiple dependent and independent dysfunctions are easily created, given the correct error file. The first element in the file is the length of the file, in addressable words. The next seven elements are seven different switches and their associated positions. Because the list is constant, the switch numbers are implied and only the positions appear on the list. The appearance of a zero indicates a "don't care" switch position. The last three values are the error type, card to be replaced, and picture affected respectively.

Of the last three values, the first has a dual role. If it is greater than 49 it is used as a selector of a bit stuck on, or off, as described above. The formula used is:

Bit 
$$\#$$
 = Value -56 (2)

where 49< Value <63.

Survey and

C.

4

i rei periodiari rei carta anter a contrativativativa e contrativa en 2 a suis danna dana

When this value is coded less than 50, it is taken as the assignment of a new picture, not in the normal set, in place of the one usually found at this switch setting. A separate list is required for each picture affected. The length of the record is 91 words composed of a maximum of nine error lists of ten elements each, plus the record size itself. Currently there are over 30 different error records on the system. The potential is for 63, with the  $\emptyset\emptyset$  record being the null record for normal operation. All error records were decided upon and encoded by instructor personnel.

The second support program is the picture code generator (Appendix H). This program is written in BASIC to provide ease of use and/or possible maintenance. There are five elements within the program covering points, vectors, and random noise pictures. Due to the extensive documentation within the program all that needs to be said here is that the output is a picture code printout which must be inserted manually into the application program prior to compilation. Performance Evaluation Test Procedures

The testing of this system consisted of taking a class of new TPS-43E instructors as students when they were about to enter the BITE training phase of the course. The class was broken into two groups. One group was trained on the actual radar, while the other group trained on the BITE simulator. At the conclusion of training each group was tested on knowledge and performance using the alternate equipment trained on. Each group was then given a questionnaire concerning observations of each environment.

### Results

The maintenance simulator compared well on ease of use and ridelity of waveforms; the simulator was superior in terms of space and flexibility. The negative remarks were that it drew some waveforms slowly and currently only covered BITE functions. The instructors were unanimous in recommending the trainer be used in place of actual BITE equipment.

9î

and the contraction of the

ŵ

-3

÷

# Observations

Ĉ

Ć

E.

The maintenance simulator (at delivery) performed the BITE functions requested by the user at the beginning of this project. Upon turnover to the user, one of the instructors suggested another BITE function which the simulator hardware could already support. The software was generated in two days (in final form) which indicates the expansion capabilities of the equipment. This fact was not lost on the user who has ordered an expanded model this fiscal year, and another next fiscal year.

## CHAPTER V

and the second second

# CONCLUSIONS

Microcomputer driven simulators are feasible for electronic maintenance training. Computers are available from vendors which can be interfaced to maintenance mockups using conservative, yet current, technological concepts. The interfaces resulting from this study permit S-100 bussed microcomputers to be used in a wide variety of training simulators. The TPS-43E BITE is only one example of the ways in which the microcomputer driven maintenance simulator may be used.

In the TPS-43E BITE simulator design phase, concurrent hardware and software construction was an absolute requirement. The potentials of hardware and software design each constrained and aided the other to such an extent that neither could be created alone. The hardware versus software dichotomy of the past three decades vanished in the face of a portable and cheap microcomputer in the hands of the programmerdesigner.

Selection of commercial equipment is greatly assisted by decision matrices, since the equipment sought is not expensive enough to support a request for proposal from the vendors. In this case the commercial equipment selected, via an interaction of maximum CPU architectural power, bus utility, and software power, led to a Z-80 processor with an S-100 bus which supports FORTRAN IV. Source data for the decision matrices was frequently supplemented by user reports found in trade journals.

The prototype BITE simulator, (from the design, finanic..l and training points of view), is an unqualified success. The equipment has met, or exceeded, every expectation envisioned at the outset for performance, relfablity and maintainability. The overall cost of the project, exclusive of labor and initial design equipment, was \$6,500. The total prototype investment was about \$65,000. The simulator was delivered two months earlier than projected and began use as a trainer within the first week after delivery. The early decision to develop hardware and software concepts concurrently is the source of the success enjoyed by this project.

C

ć.

<

Ł

あるためのであるという

The lack of a DOD mandate to Electronic Systems Division (ESD) to pursue the maintenance simulator concept created the source of the management challenge. When a system programming office (SPO) within ESD is created to address maintenance simulators, the project monies and personnel will become reliable resources. Until such a SPO, or its equivalent, is created, projects such as this should be viewed in terms of the person who has the courage to take primary responsibility to ensure project completion. This same person must also be considered in terms of ability to deliver command supported investment of resources to a special activity outside of normal resource allocation channels.

Within the engineering area of concern, the most important thing found was the need for reliable, current data. The trade journals, notably BITE and Electronics, plus the applications notes of the parts manufacturers, were the only reliable source documents available. A single S-100 documentation from the original equipment manufacturers was either incomplete or non-existent; however, the combined data of MITS and CROMENCO, plus INTEL's 8080 timing charts and the

aforementioned journals, were a good substitute. Parts catalogues must be no more than one year old to be useful; therefore, a wise investment was the purchase of several major companies TTL digital components catalogues with cross references for substitutions.

the second s

1

3

i

1

٢.

The next most important finding in the engineering area was that the top down design of the hardware-software speeded the development of both. From the programming point of view, hardware became frozen software and the electronic technician's view became "software is temporary hardware." With the views described above, the software acquired hardware overtones, uncommon to higher order languages such as FORTRAN, that generated very fast, efficient code. Similarly, the hardware was basically designed as an algorithm and then was implemented using the appropriate components. By conceiving of the entire device, hardware-software, as a single concept, a top down perspective of design made project planning a trivial exercise outside of the already described institutional problems.

The results of this project indicate an interesting variety of areas for future work. Further military applications include simulation of high voltage power panels, critical circuit troubleshooting, radar maintenance display generation, morse code intercept and transmit training, and oscilloscope wave form demonstrations and 'training. In the medical area, using a much slowed waveform generator with a voice coil loudspeaker would enable coronary nursing personnel to train with simulated abnormal wave forms. At this lower speed level simulations of EKGs, EEGs and other medical monitor scopes could be made of any known pattern. Used exactly as constructed, the hardware could monitor and control a very sophisticated security system, or run heating ţ

÷

÷.....

ł

systems or even a traffic light system. The control set could run a MOOG synthesizer. Some modification of the D/A converter would make the PWG a function generator of major value as a test instrument. Used in conjunction with communication equipment, the hardware could test and monitor a variety of circuit parameters with all manner of traffic and report abnormal system behavior.

Maintenance training, traditionally taught using actual equipment, is now being taught using a microcomputer driven simulator. The system hardware-software for this project can be used in a variety of training and nontraining environments where cheap and rugged process control is desired. Cost and training effectiveness make the maintenance simulator a valuable tool for technical schools everywhere.

 C

ŝ

1.

# BIBLIOGRAPHY

m from a contract of

and the second state of th

C

Boyle, E.B. Trends in Digital Simulation, NAVTRADEVCEN IH-1B, 1967.

Datapro Research Corporation, <u>All About Microcomputer Specifications</u>, 1805 Underwood Blvd., Delran, N.J. 08075, June 1977

Kargo, Donald W. and Steffen, Dale A. Performance Training Corral for Electronics Principles Course, AFHRL-TR 76-62(1), Air Force Human Relations Laboratory, Sept 76.

Keesler AFB Study, TTV. <u>Staff Study on the Feasibility of Using</u> Simulation in Maintenance Training, 3 Oct 77.

King, William J. <u>Performance Specifications for a Maintenance</u> <u>Simulator for the AN/ACQ 126 Transceiver</u>, Technical Report NAVTRADEVCAN 77-C-0128-1 by Honeywell, Inc., ADA020588, June 74.

Osborne, Adam, <u>An Introduction to Microcomputers</u>, Vol. II, Some Real Products. Osborne & Associates, Inc., Berkeley, CA. C. 1976

- United States Air Force, <u>Management of the USAF Automatic Data</u> <u>Processing Program</u>, AFR 300-2, 19 Aug 77, Change 1 (No date available)
- United States Air Force, MILITARY STANDARD DIGITAL COMPUTING SYSTEMS FOR REAL-TIME TRAINING SIMULATORS MIL-STD-876A (USAF), 8 July 1971, SUPERSEDING MIL-STD-876 (USAF), 21 February 1967
- United States Air Force, Keesler Technical Training Center, Operation of Training Services Activities and UPT Visual Services and Functions, ATCR 52-33, 1 Apr 77, Change 29, Jul 77, KTTC Sup, 27 Sept 76
- United States Air Force, Keesler Technical Training Center, <u>Training</u> <u>Services</u>, ATCR 50-22, 15 Apr 77, Change 1, 29 Jul 77, KTTC Sup, 29 Sept 77

APPENDIX A

ny starting of the

G

ŧ

.P

()

A.

2

e Shanet es

10

气烦

١

Û

and the second second

ί.<del>γ</del>

÷.,

TRAINING DOCUMENT FORMATS

DEPARTMENT OF THE AIR FORCE Headquarters, Air Training Command (ATC) Randolph Air Force Base, Texas 78148 CTS 52-E3AZR30352 003 (PDS Code NZF) 23 October 1978

#### AN/TPS-43E O/T Maintenance

1. Purpose. This course training standard as prescribed in ATCR 52-17:

a. Established the tasks, knowledge and proficiency level of training to be provided by <u>Course E3A7R30352 003</u>, AN/TPS-43E, O/I Maintenance.

b. Provides the basis for the development of more detailed training materials and objectives, and training evaluation instruments for the course.

<sup>2</sup>. <u>Course Description</u>. The course covered by this standard is designed to provide training for Air Force personnel who possess AFSC 30352/72 and the skills and knowledge necessary to perform organizational and intermediate maintenance on the AN/TPS-43F radar. Scope of training includes circuit analysis, theory of operation, performance tests, adjustment operation, troubleshooting, and repair and the use of pertinent test equipment.

NOFF: Trainees entering this course at a level below that specified by AFR 50-9, and/or other established prerequisites cannot be expected to achieve levels indicated.

3. <u>Qualitative requirements</u>. Attachment 1 contains the list of tasks, knowledge, and proficiency reference in paragraph 1.

4. <u>Recommendations</u>. Comments and recommendations are invited concerning quality of ATC training and graduates (AFP 50-38). Use this CTS as a reference and address correspondence to ATC/TT, Randolph Air Force Pase, Texas 78148.

OFFICIAL.

\$7

1

JOHN W. ROBERTS, General, USAF Commander

DOUGLAS S. WEART, Colonel, USAF Director of Administration 1 Attachment Oualitative Requirements

This Supersedes CTS 52-2ASR30352-006, 22 March 1979 Approval Date: TTGXF, 23 October 1978 DISTRIBUTION: X ATC/TTOF-2; CINCUSAFE/DPAT-3; TAC/DPPTT-3; NG9/DPT-1; Keesler: TTGXE-10; 3395 TCHTG/TTGU-B-20.

# QUALITATIVE REQUIREMENTS

CTS 52-3AZR30352 003

C

Sand Shiring

and the second second

Continue in

a de la companya de l

ŧ

1)

		PROFICIENCY CODE KEY
	SCALE VALUE	DEFINITION: The Individual
w	,	Can do simple parts of the task. Needs to be told ar shown how in do most of the task. (EXTREMELY LIMITED)
TASK PERFORMANCE LEVELS	2	Can do most parts of the task. Needs help only on hardest parts. May not meet local demonds for speed or accuracy. (PARTIALLY PROFICIENT)
TAS ERFOR LEVI	3	Can do ali parts of the task. Needs only a spot check of completed work. Meets minimum local demands for speed and accuracy. (COMPETENT)
u	4	Can do the complete task quickly and accurately - Can tell or show others how to do the task. (HIGHLY PROFICIENT)
	a	Can name parts, tools, and simple facts about the task. (NOMENCLATURE)
TASK D≁LEDGE EVELS	b	Can determine step by step procedures for doing the task (PROCEDURES)
LEVELS	c	Can explain why and when the task must be done and why each stee is needed. (OPERATING PRINCIPLES)
	d	Can predict, identify, and resolve problems about the task. (COMPLETE THEORY)
	^	Can identify basic facts and terms about the subject (FACTS)
JECT LEDGE VELS	8	Can explain relationship of basic facts and state general principles about the subject. (PRINCIPLES)
LEVELS KNOWLEDGE	с	Can analyze facts and principles and draw conclusions about the subject. (ANALYSIS)
	D	Can evaluate conditions and make proper decisions about the subject. (EVALUATION)
	·····	- EXPLANATIONS -

 A task knowledge scale value may be used alone or with a task performance scale value to define a level of knowledge for a sprc.S. task. (Examples. 6 and 16)

\*\* A subject knowledge scale value is used alone to define a level of knowledge for a subject not directly related to any specific task, or for a subject common to several tasks.

This mark is used alone instead of a scale value to show that no proficiency training is provided in the cause, or that no proficiency is required at this skill level.

2

X. This mark is used alone in course columns to show that training is not given due to limitations in resources.

ATC Keeslee 7-3081

Attachment 1

ATC FORM 60 PREVIOUS EDITION IS OBSOLETE REPLACES ATC FORM 23A, JAN 75, WHICH IS OBSOLETE

CTS/TENTATIVE STS PROF CIENCY CODE KEY

CTS 52-E3AZR30352 003

Tasks, Knowledge and Proficiency Level

1

4442

1. GENERAL a. Purpose, characteristics and capabilities (1) AM/TPS-43E Radar System С С (2) Ancillary Equipment (3) Site Test Equipment в b. Locate and Identify all Assemblies, Subassemblies, and 3c major components С c. AN/TPS-43F Digital and Analog Techniques Utilize Schematic, and Functional Diagrams to determine 3c d. circuit operation and component function Practice proper Safety Procedures 3c e. f. Remove and replace subassemblies, plinted circuits 3c and planar array boards 2. ALIGNMENT AND THEORETICAL TROUBLESHOOTING OF THE 2c SYNCRONIZER AND SYSTEM TIMING ALIGNMENT AND THEORETICAL PROUBLESHOOTING OF THE TRANSMITTER 3. Frequency Generator 3c a. Driver Amplifier Зc b. 3c c. Pulser Power Amplifier 3c d. ALIGN: D'MT AND THEORETICAL TROUBLESHOOTING OF THE RECEIVERS 4. Analog Receivers 3c a. Ъ. Jamming Analysis Transmission Selection (JATS) Processor 3c Search Receiver c. 3c Search Processor and Integrator 3c d.

3

Attachment 1

101

Į,

CTS 52-E3AZR30352 003

100

2 1

277. 2.1.2.5

in the second

C

(\_)

( ;

# Tasks, Knowledge and Proficiency Level

ی الاسی المیالی و در بریالی از انتظام الا المانی المانی المیانی الم a start the second

_		
	e. Search built-in-test-equipment (BTTE)	2b
	f. MTI Peceiver	3c
	q. MTI Processor and Integrator	2b
	h. MTI Processor PITE	2b
5.	ALIGNMENT, AND THEORETICAL TROUBLESHOOTING OF THE HEIGHT COMPUTERS AND EVALUATOR	
	a. Height Processor	3c
	b. Height Computers	3c
	c. Height Evaluator	3c
	d. Height Computers and Evaluator BITE	2b
5.	ALIGNMENT, AND THEORETICAL TROUBLESHOOTING OF THE SIGNAL DISTPIBUTION UNIT (SDU)	
	a. Video Gating	3c
	b. Pange Azimuth Gating	3c
	c. Digital Height Readout (DHRO)	Зс
	d. SDU BITF	2b
7.	ALIGNMENT, AND THEORETICAL TROUBLESHOOTING OF THE AN/UPA-62C	
	a. Range and Timing	3c
	b. Azimuth Circuits	3c
	c. Deflection Circuits	3c
	d. Video Circuits	3c
8.	ALIGNMENT, AND THFORETICAL TROUBLESHOOTING OF THE IFF/SIF SYSTEM	i
	a. AN/TPS-43F IFF/SIF Distribution Cabinet	3c

Attachment 1

4

102

1

- - - -

CTS 52-E3AZR30352 003

	Tasks, Knowledge and Proficiency Lovel	
• <u></u>	b. AN/CPS-13A Interference Blanker	3c
	c. OK-217/UPX RF Switching Group	3c
	d. 4N/UPX-23 IFF/SIF Interrogrator/Responder	3c
	e. AN/UPA-59A Coder/Decoder	3c
٩.	ANTENNA SYSTEM	
	a. Locate and Identify all assemblies and subassemblies	3c
	b. Erection and Nechanical Antenna Orientation	с
10.	MEASURE AND ADJUST AC AND DC POWER SUPPLIES	3c
11.	UTILIZE SCHEMATICS AND FUNCTIONAL DIAGRAMS FOR SIGNAL FLOW AND SYSTEM INTERCABLING	3с
12.	PARTICIPATE IN USAF GRADUATE EVALUATION PROGRAM	a

Attachment 1

A. 181

۲

U

Ċ,

C

đ

3

103

104

۶,

	COURSE	CHART				
NUMBER	T	PDS CODE	DATE	·····		
E3AZR30352 003		NZF 24 October 1978				
COURSE TITLE						
AN/TPS-43E O/I Maintenance	r					
SUPERSEDES COURSE CHART *E2ASR30352 006, 19 June 19	78	CENTER/DEPARTME Keesler, 33				
APPLICABLE TRAINING STAN DARD		nooseer J				
CTS 52-E3AZR30352 003, 23 C	october 1978					
OPR AND APPROVAL DATE		COURSE SECURITY C	LASSIFICATION		_	
KTTC/TIGXE, 24 October 1978		CONFIDENTIAL				
INSTRUCTIONAL DESIGN	LOCATION OF TRAIN		TABLE ATTACHME	EN TS		
Group-Paced 79	Keesler AFB		II			
COURSE LENGTH ( 79 ACADEMIC	DAYS (WARTIME COU	RSE LENGTH	ACADEMIC DAYS	HOURS	6	
Technical Training			-		0	
Military Training			:			
• -			1			
Commander's Calls/Brie			i	3		
Local Conditions Cours End-of-Course Appointm			ating	2		
(ATCR 127-1)	ments: stedepat	are sarecy Bri	errug	5		
(						
	TOTAL					
	TABLEI - MAJOR	ITEMS OF EQUIPME	NT ·			
Training Euipment - AN/TPS- Decoder; AN/GPS-13A Interfo Group and Monitor; OK-217.	erence Blanker;					
Test Equipment: AN/UPM-37 Multimeter and Display Unit	, Test Set; TK- t.	405, Oscillesc	ope; DM-43-DD	40, Digita	1	

E

ŕ

ور

ŧ,

And the second s

1

C

COURSE CHART E3AZR30352 003 - TABLE II - TRAINING CONTENT

### Course Material - UNCLASSIFIED

BLOCK I - System Introduction and Synchronizer

Orientation (1 hr); Training Evaluation Foodback System (0.5 hrs); System Description and Block Diagram (6.5 hrs); Digital Techniques and Logic Symbology (34 hrs); System Synchronizer and Timing Circuits (27 hrs); System Maintenance and Performance Procedures (14 hrs); Measurement and Critique (3 hrs); Military Training (2 hrs).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

### Course Material - UNCLASSIFIED

BLOCK II - Transmitter

( ;

Transmitter System Block Diagram (4 hrs); Frequency Generator (5 hrs); High Voltage Driver (6 hrs); Pulser (10 hrs); Power Amplifier (6 hrs); Power Distribution (5 hrs); Heat Exchanger and Waveguide Pressurizer/Dehumidifier (2 hrs); Transmitter Performance Testing (14 hrs); Measurement and Critique (3 hrs); Military Training (1 hr).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

## Course Material - UNCLASSIFIED

BLOCK III - RF/IF Receivers and Jats

Receiver System Block Diagram (6 hrs); Receiver Timing and Gating (9 hrs); Analog Receivers, (23 hrs); Receiver Checks and Alignments (16 hrs); JATS Processor Theory (24 hrs); JATS Performance Tests and Alignments (7 hrs); Measurement and Critique (3 hrs).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

## Course Material - UNCLASSIFIED

BLOCK IV - Digital Search and MTI

Digital Search (18 hrs); Search BITE (12 hrs); Digital MTI Processor and Integrator (29 hrs); MTI BITE (19 hrs); MTI and Search Performance Testing (14 hrs); Measurement and Critique (3 hrs); Military Training (1 hr).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

\_\_\_\_\_

88 Hours

105

56 Hours

88 Hours

96 Hours

and a set of the set of the second

いたちょう そうになる ないしん しんしん しんかい しんかい しんない ないない ひんしんしん ないない ないない しんしょう しゅうしょう しゅうしょう しゅうしょう かんしょう ないない ないない

湯に、また

1.

the state of the state

人前

COURSE CHART E3AZR30352 003 - TABLE II - TRAINING CONTENT

ి చిల్లు చిల్లు

# Course Material - UNCLASSIFIED

and the second structure and an and the second structure as a second second structure and structure second structures

adles inner

E.

1

٤.

L.

BLOCK V - Height Processing System

Height Processing System Block Diagram (16 hrs); Height Computers Theory (24 hrs); Height Evaluator Theory (24 hrs); Height System BITE (18 hrs); Height System Performance Testing (11 hrs); Measurement and Critique (3 hrs).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

### Course Material - UNCLASSIFIED

BLOCK VI - SDU and AN/UPA-62C

SDU Theory (24 hrs); SDU Performance Checks (6 hrs); AN/UPA-62C Functional Block Diagram (4 hrs); Indicator Range and Timing (12 hrs); Azimuth Circuits (13 hrs); Deflection Cirtuits (6 hrs); Video Circuits (2 hrs); D.C. Power Distribution (3 hrs); Indicator Performance Testing and Alignments (6 hrs); Measurement and Critique (3 hrs); Military Training (1 hr).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

### Course Material - UNCLASSIFIED

BLOCK VII - AN/UPX-23

AN/UPX-23 Block Diagram (4 hrs); Trigger and Timing Circuits (16 hrs); Transmitter (6 hrs); Receiver Circuits (8 hrs); Video Circuits (8 hrs); Performance Testing and Alignments (11 hrs); Measurement and Critique (3 hrs).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects)

# Course Material - CLASSIFIED

BLOCK VIII - IFF/SIF System

IFF/SIF Functional Block Diagram (3 hrs)(U); OK-217/UPX RF Switching Unit (6 hrs)(U); AN/GPS-13A Interference Blanker (7 hrs)(U); AN/UPA-59A Decoder Group (22 hrs)(U); IFF/SIF System Performance Testing and Alignments (9 hrs) (U); Measurement and Critique (3 hrs)(U); MODE 4 KIR (18 hrs)(C); Course Critique and Graduation (1 hr)(U); Military Training (3 hrs)(U).

(Equipment Hazards and Personnel Safety Integrated with Above Subjects) (Above Titles are Unclassified)

72 Hours

56 Hours

80 Hours

106

11.

96 Hours

. . . .

· .

APPENDIX B

in the second of the

Ē.

1

,¥

( ·

7

O

A second a second s

LETTER OF TECHNICAL RECOMMENDATIONS

TO STAFF STUDY

3390 TCHTG/TTMKP (1st Lt Winthrop, 4290)

26 August 1977

Recommendation to Use a Micro-Processor to Drive A TPS-43 Training Simulator

1. 57

3300 TCHTW/TTV

Į,

۲

\$

ĺ

1. This letter explores the basis for recommending use of a microprocessor to simulate the output of a TPS-43 radar matintenance panel, Built in Test Equipment (BITE). This letter shows that a microprocessor simulation of the BITE is inherently the equal of the original BITE by: describing the BITE to be simulated; the BITE inputs/ outputs (I/O) to be generated; types of micro-processor equipment needed to simulate BITE and I/O; the developmental support required; and, a list of parameters to be used when considering acquistion.

2. Micro-processor simulation of the BITE is inherently the equal of the original BITE (for training purposes) because the TPS-43 radar currently has a micro-computer as its BITE system. The BITE is scattered throughout the radar to sample selected essential signals which illustrate the state of repair of the system. The BITE is controlled by a panel containing several sets of multi-switch selecting knobs that direct sample signals from the radar, through a series of converters and counters, to an oscilloscope for signal display. This panel contains arrays of lights which also display certain signals from the system. The BITE presents about 20 standard displays for over 100 possible BITE test positions (wher che radar is working correctly). The maintenance person uses this information to pin-point the functional subsystem of the radar that is not working right. Repair is accomplished by "Black Box" replacement of the component at fault. The BITE micro-computer system described above is built into the TPS-43 Radar.

3. BITE 1/0 is digital, and lends itself to digital simulation. Inputs are from the system in analog form through an analog to digital converter, which enables simple arithmetic testing operations to be performed on the inputs. The tested signals are now sent to an oscilloscope, through a digital to analog converter for display. The radar signals to be sampled are slected via the BITE control panel. Display lights are indicators of digital data taken after the BITE system has captured its sample for testing.

4. The BITE system can be simulated by a variety of micro-computers now on the market, or soon to be announced onto the market, used in a dedicated manner. Any such micro-computer system would keep arrays of signals in memory to sample instead of using a real radar for source data. Such a system would output these signals under control of a training program, in accordance to the commands input from switch settings on a simulated BITE control panel. The BITE control panel simulation would be sampled frequently by the system, under program control, and would also show light displays appropriate to the data area being sampled. Equipment analysis taken from available journals and other commercial literature indicate that many micro-computer systems can operate at speeds high enough to produce an identical output to the actual radar system when BITE is engaged. One output line (PORT) of the micro-computer system would go directly into a digital to analog converter and then to an oscilloscope. Use of the oscilloscope is part of the training environment, thus it has not been simulated. On other systems to be simulated video presentation can be substituted directly for the D/A converter-oscilloscope combination to include captions and/or other word displays. Power meters, frequency indicators, etc., not functionally within the BITE system can be simulated by using digital displays also driven by the micro-computer.

5. Any micro-computer system chosen will be able to operate with less equipment than will be needed to develop it. Development support will include features needed to write and check computer programs (software). Equipment (hardware) for mass storage in the form of: magnetic tape or disc, beyond the needs of the final system; Erasable Programmable Read Only Memory (EPROM), and its associated equipment; larger power supplies and special controller units to use this hardware. These one time purchases will carry over as benefits into development of other simulators configure around this micro-processor. Precisely because the on-going use of equipment and other software materials used in future developmental support, careful attention must be paid to continued availability and support of both equipment and software.

6. The list below represents parameters considered essential to a prudent selection of equiment:

a. Hardware Requirements

A . E.

and and a second se

and a service of the second second

(1) Modular Interchangeability (Compatibility with various plug-in units)

(2) Industrial/Military Standard

- (3) Stable Logistic Support
- (4) Documentation (Schematics and Operating Characteristics)
- (5) Maintenance Support

(6) D/A Converter Capability (with acceptable benchmark criteria)

(7) Sufficient Power Capability

Linker Links W. Lan

and a second of a second of a strate of a strate of a strate of a strate of a second second second second

ì

(8) I/O (Input/Output) capability is described based on eight bit word system or else comparable equipment for 16 bit systems

(a) Parallel Ports (2 ea) for D/A Converter Unit (8-bit words)

(b) Serial Ports (3 ea) for Paper Tape, Keyboard, Cassette, etc. (Audio cassette requires a modem interface)

(c) Parallel Port (l ea) for Control of Training Console Panel Functions (meters, lights, and input requests)

(9) Mass Storage

(a) Off-line (Paper Tape, Disc, or Magnetic Tape)

(10) Peripherals (Disc, TV Monitor, Cassette, Keyboard)

b. Software Support

(1) Assembler and/or Higher-Level Language (AF accepted or Industrial Standard)

(2) Library or User's Group Sources

(3) Operating System/Editor Capability

(4) Resident Software Programmer

c. Costs of Equpment

Bearing there and the good Bed Broad and the State and a state of a state in the in the second

and the second the second with

(1) Micro-processor Hardware (Off-Shelf): \$1000 - \$2000

(2) Software (Off-Shelf): \$1000 maximum

(3) Firmware (Programming PROMs, etc.): \$1000 - \$2000

(4) Trainer Specific Hardware (O-Scope, Mockup, etc)

(5) Peripherals

(a) Disc \$1000 - \$2000

(b) TV Monitor: \$500 (with Interface Board)

(c) Keyboard - \$100

(d) Audio Cassette: \$300 (with tape unit)

a hide a she will be a

This list is constructed to provide flexibility in terms of choice, support and price while insuring against norstandard equipment and/or software. The system maintenance and development should be wihin the abilities of a programmer with assembly programming experience and also some electronics experience.

7. Prospects of using a micro-computer to simulate the output of a TPS-43 Radar BITE system are clearly excellent, as described above. The criteria described in paragraph 6 represent realistic goals that are available in today's market.

MICHAEL F. WINTHROP, 1ST LT, USAF Computer Technology Branch 3390TCHGP

(;

111

and the manufacture of the

Carlo and Anon

antera istandadan Sin

APPENDIX C

C

7¥

42

L

٤

Û

Ľ,

Sec. Car

-

. 4

و می ترکنیم می از مراجع مراجع از مراجع از مراجع از مراجع از مراجع از مراجع از می مراجع از می مراجع از می مراجع از می می می می می می می LETTER OF INQUIRY

### DEPARTMENT OF THE AIR FORCE HEADQUARTERS 3300 TECHNICAL TRAINING WING (ATC) KEESLER AIR FORCE BASE, MISSISSIPPI 39534

113

· · · · · · · · ·



and server attack

ATTN OF HQ, 3300TCHTW/TTVET

τo

(

. 5

Ł

3

Ĩ

SUBJECT Request for Information

1. This letter is a request for information about your product line of micro-computers. My organization is conducting a feasibility study concerning the use of a micro-computer as an interactive and interrupt driven training device. The information that I need concerns your 'off-theshelf' products, specifically; data about capabilities, compatabilities and costs.

2. The requirements of my use are:

a. Hardware Requirements

- Modular Interchangeability (compatibility with various plug-in units)
- (2) Industrial Standard
- (3) Stable Logistic Support
- (4) Documentation (Schematics and Operating Characteristics)
- (5) Maintenance Support
- (6) D/A Converter capability with acceptable benchmark criteria of 2 MHz (parallel input, serial output)
- (7) Sufficient Power Capability
- (8) I/O (Input/Output) Capability (Minimum examples below are 8 bit oriented)
  - (a) Parallel Ports (2 ea) for D/A Converter Unit (8-bit words)
  - (b) Serial Ports (3 ea) for paper tape, keyboard, cassette, etc. (audio cassette requires a modem interface)
  - (c) larallel Port (1 ea) for Control of Training Console Panel Functions (meters, lights, and input requests)

AIR FORCE-A GREAT WAY OF LIFE

- (9) Mass Storage
  - (a) Non-Volitale Memory (resident, i.e. EPROM chips)
  - (b) Off-line (Paper Tape, Disc, or magnetic Tape)
- (10) Peripherials (Disc, TV Monitor, Cassette, Keyboard)

## b. Software Support

E.

-

ł

(.

Å

f

- (1) Assembler and/or Higher-level Language (AF accepted or Industrial Standard)
- (2) Library or User's-Group Source
- (3) Operating System/Editor Capacility

3. This information is being requested without obligation to the United States Government.

4. Please reply to: HQ, USAF 3300 Technical Training Wing Training Equipment Branch/TTVET Keesler Air Force Base, MS 39534

JAMES R. BRIDGES, Jr., Major, USAF Chief, Training Services Division HQ, 3300 Technical Training Wing

DECISION MATRIX

APPENDIX D

C

ŝ

9

Ļ

Ċ

ź

I

Û

Sec.

COMPANIES QUERIED

AND RESPONDENTS (\*)

PERSONNELL VILLAN USES PERSONNELL VILLAN USES ILLIGE ANGL, FOR YOUR COMPANIENT ILLIGE ANGL, FOR YOUR COMPANIENT ILLIGE ANGL, FOR YOUR COMPANIENT ILLIGE ANGL, FOR YOUR COMPANIENT COMPANIENT STORE AND TO THE ANGLES COMPANIENT STORE AND THE ANGLE AND THE ANGLES COMPANIENT STORE AND THE ANGLES COMPANIENT STORE AND THE ANGLES COMPANIENT STORE AND THE ANGLE AND THE ANGLES COMPANIENT STORE AND THE ANGLES COMPANIENT AND THE ANGLES COMPANIENT ANGLES COM		3000 Monestered ad Sun"a Flara, CA 95051 Fe1 (406) 246 0330	Applied Systems Corporation 25403 Namer Am 25403 Namer Am 254 Clair Shores, Nr. 49081 Tel. (313) 779-8700	Concuter Automation. Inc 18651 Von Kaman Ave Invine, Cu. 92464 Tel. (714) 833-8830	Control legic, inc 3 tech circle Natice, M. 0750 Tel (617) 655-1170	(ROMEGO Incorporated 2422 Contestion Nd Mountationieue, CA. 94143 Teil (415) 966-1400	Olgital Electronics Corporation AlS Prenson Street Carland, CA 94601 Carland, CA 94601 Tell (AlS) 532-2520	Sigilal Eculoment Corporation 166 Nein Street Normand, M. 01354 *ei (617) 837-5111	Diversified Technology 0 Bai 465 1 Concent 465 1 Concent 4601) 856-4127 1 Concent 4001) 856-4127
DESCRIPTION OF OUTPHENT (FIGURE OF HERIT FOH)	703	KCA	44872	53136	133224	315648	,	447768	71944
A         Rancharge degly remoted           (1)         Magning in recharger/Hilly flow (ills)[[]], with recipes close in with).         6           (2)         Induction (induction)         6           (3)         Induction (induction)         6           (4)         Induction (induction)         6           (5)         Induction (induction)         6           (4)         Statistical distribution (induction)         6           (5)         Name of the constant of the constant of the reliable benchmark critical distribution (induction)         6           (5)         Name of the constant of the constant of the reliable benchmark critical distribution (induction)         6           (5)         Name of the constant of the constant of the reliable benchmark critical distribution (induction)         6	32		No	30	40	Yes	No	50	No
[2] Industrial standard	Yes		No	Yes.	.Yes	Yes	Tes	Yes	Yes
(3) Stable Lugist's Surcest (4) Dy generation Schematics and Design Characteristics) 0	110		10	No.	No Yes	A2 Case	No Data	No Data	No Data
151 Harnie Swyort Warrantee only with pressrented	110		No Data	No Data	An Cata	Yes	10	Yes	10
76) N'A Converter carebility with acceptable benchmark criteria of	T								
2 Hiz (parallet hout, serial output) N/A (7) Sufficient Power Casability		Deta	Yes.	161	Yes	3 23	Yes	Yes	70
Proved a first of the second se	-			-163	-10. 				
(a) Parallel Ports (2 ea) for 6/A Converter unit (4 bit ports)									
(b) Serial Points (1 ea) foi paper tape, teyboard, cassette, etc (audio cassette, rec. fres. a modern interface) (Betwee to 2)	12		2	2	2	2	2	2	2
101     101     100 <td>]</td> <td></td> <td>۱</td> <td>4</td> <td>•</td> <td>4</td> <td>1</td> <td>٩</td> <td>4</td>	]		۱	4	•	4	1	٩	4
101         Mart Storage	110		Yes		¥	Va.	Yes	V	711
the off thre later late, the or fagethe tagel		<u>}</u>	ÚF	les	101 	¥\$1	CM	184	104
(10) Feiliberals (derboard, monitor, frieter)	10	3	141	183	105	103	the Date	101	Tes
A SUMPLY A VOLT	18	TIM	0x (18).	Da 1151	Dis. (26)	G (10)	0.00	ST IE	CON.
Assemblet and/or Higher level Lang age (Al accented or Industrial	-1								Yes
i Standard)	- ¥+1		Yes	Yes	Yes	Yes	Yes	NO	10
11 Operation Sector (diller Gazeller	11		725	Ro Yei	¥:	Tes	Tes	<b>X</b> 5	185
	-							450	I
Instructions Its in a Vari	-17		78		18	18	91	10	1
	Ť								
	-1-						<u> </u>		
									L
					Į	}	Į	<u> </u>	ł
Kenera s					<u> </u>			1	1
					ł	5	Tho 1/0	1	\$
Legand Ca. All Right 0 Au Good 0 Uista H Nagretit Tape P Paper Tage		:							

•

and the second

ALC: NOT

4

\$

C,

¢

!

THE SPACE IS BEST QUALITY PRACTICABLE From OUSL & CARLSHED TO DDO

. --

116

•

Į.

	The second division of					a design of the second s	the second s	
A contract of the second secon	6 8 - rstrumers (n. 6) First Street Darby r1 2418 141 - 135 - 136	19402000-0-0-0-0-0-5 8 Magicanes Cons 12621 Chaganon Aun 1888100-0-6-5 - 90-90 161 - 213 - 656-22119	5451 54 14 14 14 24 25 18 25 14 15 25 14 15 25 15 25 15 25 25 25 25 25 25 25 25 25 25 25 25 25	General Munant V vr 1955 sv. Jan Gan Straat Maran Stand Bata V v. G n	الم	* KLizer 1400 H.L.K. 8'vd Son Leantin, GA. 96277 * - 1824, 853 2003	المحمد المحم محمدة 12 مع المحمد ا محمد المحمد ا	terrational hirroxystem. Fr 22 Maten 14 Mark 21 Exemand 4 Mark
	1551	182448	4	39/01	1	134640	7424.1	1
a Harder e Requirevents (1) Rofular Interchanges' sity ( ungatterifty with various clug in units) 8								
(a) Intestrial Stardard	140	<u></u>	No	10	Yes	1 <u>2</u>		No Lata
(3) Studie Logistic Succent     (4) Dependention (Schematic, all operation Characteristics)     0	10	132	50 Pate	No Cala	1.2	No Jula	5. 200	16 644
AND A DOMARK & CONTRACT OF SHITE HITE STORESS AND	Tes	Xo	Yt.	IIc.	Yes	1 that	Laber and	No Calla
		h2	161	141	Yes	<u>''u</u>	105	ho futa
2 Her (persile) front, erisl output) (44 (7) Suffi fert Dour (21) (1) ( (7) Suffi fert Dour (21) (1) ( (7) Suffi fert Dour (21) (1) (1) (1) (1) (1) (1) (1) (1) (1) (	1	[	1		1	1		
(b) 27 Thous Out facat ity (Minimum examples befon are 8 bit	Tes	Yes	Yes	Yes	Te	Ves	Tix	No Cata
oriented	1			1				
(a) farele vorts (?, s) for WA Converter with In 11: worth)	<u></u>						1	
(sudio casetto rtres a proces (aterface) (Reduce to 2)	12	2	12	12	1	12	1.	No Data (8)
Isulio assetto r ires a recon interfacel (Peruce to 2)	1	l:	<u> </u>					
Functions untris, liphts, and input requests) (increase to 4)C	<b>₹</b> ▲	1	[4	4	4	4	14	to nate (B)
(a) Mer Matthe Menory fre ident, i.e., EMM chips)						1	1	
(b) Of the (Paper Jaco S., or Magnetic tace)	Tel	No Data	to Data	1,:2	Yer J	Ye LB		No Data
The very visit (verseard, was , Printer)	Tes	105	No	₩	N	110.	15	No Gala
T Setting & out	·			<u>t</u>			1	
The southand a state of the second of the se	10.00	0.00	10.00	19-10-1	\$7.(9)	or 1701	9 1201	10 2010
f Standar 1	- N-	Tes	+ vest	Tes	1	Yes	Yec.	No fiata
(1) fiftary wedger's orea Sonn		N3	117	185	<u>}</u>	162		40.5319
	<u></u>	A0	10	Tex		Tes		No Tiata
Alls to a Ward	175	158	1,7	91	·	78	t>>	No Data
	8	8	112	16		1 K	8	No Data
	j					ļ		
		<u> </u>	·	··	<u> </u>	t		
			1			1	1	
	]							
						·	<u> </u>	
Remoniks Eurogenia (n. Ali, Aforit) (S. Nu Luma) () (Stat) () Magnets, Teller	*External Sourced Software		*(nty has Assembler				Sold Jy Taker Electronius Inc., aisu	
e - Di ce Taje								

ne within the strength and

1.500 M

Aver the same

all and a second of

the grant water in the

State State State

)

Z

f

ł.

S

Thus the IS BEET QUALITY PRAUTINABLE

117

۲ ۳۳.4

\$ 1

And an			_	_	_				
ALCODARC TO MANUFL, LES ALCODARC TO MANUFL, LES LITER MOT A MANUFL, LES LITER MOT A MANUFL, LES LITER MOT A MANUFL, LES LITER MOT A MANUFLANCE ALCODARC TO A ALCODARCO ALCODARCO ALCODARCE ALCODARC ALCODARCE ALCODARC ALCODARCE AL		faters1, I'c 1000 x 15+154 Are 1000 x 15+154 Are 2471(1) (408) 251-5450	Martin Pesearch, 11d 3336 Commercial Are berthrood, 11, 50062 *at 1,512) 409-506.	Microcomputer Associates. Inc. 2589 Scott Blug Santa Clana Cu. ACSO Fail - 251, 287 4443	Microdia Corporation 1789: Bod M13 Are Ervine: (A. 9275 Tei: 7.4. 540-6730	Micrott, Inc 2180 Colorado Are Sarta Monica, CA 9/204 Tel , 213) 828-8539	Milleminum Information Systems 420 Nationa St. Santa Clara, CA. 9550 "el. (1038) 243-6652	MIS 2450 Alevo St Albusensars, her herico 8706 "ei '505) 265-253	Monoblenic Nemories, Sic 1166 E. Argues Aire Sur weite, Ca * 4381 732-556
DESCRIPTION OF EQUIPMENT LETIGRE IF HERIT OF	Y		\$	0		162048	•	184461	t
a Hardwire Zogefrements (1) Hod nam Interchangent Mit, ( , eq althittly will we have plug in weilts).									λ
<ol> <li>Provider Interchangest (51), 1 per attentity with vertices plug in units).</li> <li>(2) Industrial Standard</li> </ol>	- <u></u> -	No.	NO	No	10	N2	Yes	YPA	Yes
(J) Stable Legistic Second		No Pata	16	No.	- <u>ic</u>		1.2	· · · · · · · · · · · · · · · · · · ·	No Lata
(4) Decomentation is comparison and Operating Characteristics)	11	Tes	103	141	No Ves	No	Yes	10	105
4 Convertibility Sciences, and Oversity thereiteristics) 5 Converting Converting State of the science of the s	1	Yes	fes	ITes	10	. ies	105	Jea	123
(b) 0/A convertex capability with acceptable bonchmark criteria of 2 Miz (parallel in un sental output)	N/A		ι	{			1	<b>(</b> )	
(7) S (flictent Four Ca, attling		by Pate	No Cata	76,	10	No Tute	No Data	105	No Deta
		72 Mar.		+		1 36 0802-			
oriented)	_		1	1	1	1	1	1	
id faisie Ports 12 rs) for the Converter init 16 size words	MA.					ļ			
(b) Serial Ports (3 ea) for saper tase, keyboard, cassette, et-	,	2	1.	2	1,	12	1,	,	2
is a second state of the second second second second	è			f			<u> </u>	{	
functions inciers, highly, and input remark i discretize to 41		6	1.	4	4	4	[+	4	4
(9) Bies Mar 200 1) San Dialle Monas Trasteris in film column (1) Of The Dear Jan (1), an Marcelly Largel (1) The Dear Jan (1), an Marcelly Largel (1) Feelback of Market, Scinger			}				1		
		80 2419	100	1 <u>10</u>	705	165	Vel	TES CEM	Tes: Norie
111 Feilung an Manhard, Montra, Scinter	<u> </u>	No Gata	N		D ho	1 100	No Cata	105	No Data
	- <u>A</u> -			1 <del>~</del>		<u> </u>		1	10.000
b official for the Higher Teres Language (Af arrepted or Industrial	2	S5 (1)	1 12 (2)	185 (4)	. SE 1111	1.03.1211	1 51 101	1 07 1241	32.191
Assentive at Sos Higher Texes Language (Af accepted or Industrial	7	Scene	No	Some	Yes	Yes	No	Yes	Yes
Studen)	┉	NO NO	10	1785	10-	1185	- <del>1</del> 2	18	
()) Gerating System Hiter Casality	ᢖᠴ	1	16	182	10	Yes	1 10	Tres	Ves .
			1		1		1		
le fruithing	T	72	1.75	24	l in	1.148	198	1 75	145
Ally is a fait		li		ž	.16	1.4	<u></u>		- <u>ē</u>
				}	<u> </u>			<u> </u>	
	÷				1	1	1	1	
			1	1	1				
					1		1		
			·			{	Į	I	
			1		·	<u> </u>	·		
Renarks		1	1	1	ł	Į.	1	1	
Legard Or All Hr.J.t NG S.L. K G. N. K M. Myourett M. Myourett Pager Te.,						•			
		!	1	1	I	1	1	1	

PHIS PAGE 15 BICT QUALITY PRACTICABLE ROM OUT 1 Unite Line 10 DDO.

3

ځ

4 \* \*

S

÷

118

the second secon

,

\*\*

ż

f4

\* • • •

17 m 4

				and the second se					-
<ul> <li>Andrew M. K. Kenner, S. Markello, S. Markello, S. Markello, S. Markello, K. Kenner, S. Markello, S. Markello,</li></ul>		100 * remultage. * 100 * remultage. * 100 * remultage. * 100 * remultage. *	Moster Contraction 1400 John (Centra Serri Contraction Serri 214 322-344	et ten Cumpet n Leth Critica De un Leth ten "K "Cope Ten" (15:282:465	Metum a Semiconductine Productis, 1 P. A. R.A. 20012 Dever a. M. 25-5 T.F. Ku2: Add Ecva	National Semiconductor Fore 2000 Generonductor Do vo Senta Tara, CA Bria 1201 ADV	MEC Microcomunes, Th 5 with Ela Contro Letington, With 22173 241 Yerr, Scored	1000	Propers (conview sustems 5023 - 1112 - 25 - 25 2523 - 1112 - 25 2523 - 2523 - 25 2523 - 2523
EXESTING FEDULANDA FEDULANDA FEDERAL FAMILY FOR		\$370	+	1	56640	0	13380	\$7848	67560
a Varouare Vestirement:					No	No	No	- N.;	No
() Buyaran internaminability of still shift with writes plot in shift)	<u>_</u>	ha Teo	Tes -	Yes -	10	Tes	Tes	167	Tes
CP Statle Logistic Associat		Nn .	Yes	7.05	40	No	No	N.:	Nu
<ul> <li>[1] Terry and Terry and Terry 1. A given by the set of the set o</li></ul>		Tes	Yes	Tes	105	Tes	NU V	765	Yei
(5) maintenary: Sup of leafing for Mig with chargered (1) [6] U.Y. Sweets (aughtits, with constants for teachers of the second secon		·						- 153	-0
	N7A			1				·	
(7) Stillert Same spatil U. (8) Int (Industriation) (a) attill, (Minimum reaging relow are Pict	7	12 (21)	103	10	(22)	YE2	Yes	105	10
(6) [ ] [Injut (hut, but) (a, atilit, (Minimum reamples helder are P tet priorited).		1		}	ļ	· ۱	نة <b>ا</b>		1
(a) Farallel Conta (2 ez) for 578 Convertes Conta (5 but we da)	17								
(a) faiallel fort, 12 est for 1/A Consister unit (5 bit work) (1) cital bit (1) eat for Layer tape, test and, cashette, etc.		,	2	7	:	2	2	2	o Data
tering cas atte invaries a refea interface. (Selice to ci	<u> </u>						·		
		1	٠	1	4	1	1	4	4
(9) Mars Stores				145		Ye.	105		105
131 Million (Da. 1. Jan. Mist. or Mandella, Jane	- <u>H</u> -	Noista	Yes	1	Tes		- 3		- mit
(3) Parts Store- (3) Von Vall, M. Von C., Sol, J. K. (1997), (3) (4) Ort 11-4 (P.)., Val., (5), (5) Morely (1997) (10)	÷.	105	Yone	Tes	Yes	No lata	10	Yes	Tes
T STRACT SEPT	_		NG 101	N: (12)	6. (2)	<u>6</u> 11	NOU	(4.124)	@ (I):
The A verbler and a multi-lever canjuage (AF a rested or Industrial	<del>~~</del> ~	2.0.							
sta dardi		tes	10	Ye:	Yes	1.	Ye.	<u></u>	10.
(1) fare of the from Store	11	Tes -	140	100	125	100	-10	100	Ves
	<u> </u>			t			f		
l'i ter Hous		136	75	155	- 56	15	78	170	78
Altria and	¥	<u>p</u>			<u> </u>	16	<u>∔</u>	<u> </u>	h
		f		1	1				1
						1		1	
		ļ	·			{	{	<u> </u>	Į
		<u>}</u>	}	1		1	1	]	1
	_		ļ						
rwart			1	1	1	1	1	1	
		[	1	1	l	1	ł	1	
c gand like Although the Million States			1	Į	1		1	1	
t ist		1	ł	1		1	1	Į	
H Hay which is e		1		1	1	1	1		
F aver fair		1		1	1	1	1		1
		1	ł	1	1	1	ł	1	I
		1	1	1	i i	1	1	1	1

119

· + martin

. . . . .

ţ

; ; ; ; ;

1

HIS PAON IS BEST QUALITY PRAITICABLE PRUM CULL - MALINE IV WIL

C

4

;

!\_\_\_\_\_

٤

د

( )

Reality of Chinese

									120
				۲	HIS <sup>P</sup>	AGE L	J BEST DEST	QUALIA ALIA Y	TY PRACT
<ul> <li>Markani, J. S. Man, S. K. Markani, J. S. Markani, J. Markani, J. S. Markani, J. S.</li></ul>		Programmer Provinsi Jayr Const BOX, 2017, 570462 BOX, 2017, 1111, 121, 54626 Variante 1114, 1422, 26000	Provincial understate Carlo and Carlo Carlo and Carlo Teri (2006) 372-445.	44610 Shelt 2497 - 2010 2505 - 14 - 216 Storet 1641 - 2013 1641 - 2113 1641 -		Sautomest Terminical Franksis Con- 219 mars Parasisas Romanica 1922 Sautasai	11 Incremented 200 Subjects 12 7732 2013 Parties 12 2013 172-1212 2013 172-12	64 (+63	4000 Mate 18000 Street 10015 4001 Street 10012 401 1800 Street 101 (21), 321-5541
A DESCRIPTION OF FOULEWENT OF ISUME (# 1928)7 FOM?	Y	157426	1	192416	1	67878	90145	11529	73015
Sindere Restricted:     The Restrict of the second se	Ţ	10	NS	<u></u>	-75	No.	785 785	Y: Yes	-KS Tes
Proving Intercompart 11 1, Constitution and a loss play in politic.     Proving Intercompart 11 1, Constitution and the politic of the p			No Pala Tes	No Ves Ves	-19 -161 	No Data Yes	Yes No Yes	Tes	Tes
<ul> <li>(5) Aginter sussel thereafter only with press endirol.</li> <li>(6) WA converter usuallity with acceleration bours interfaces.</li> <li>(7) Hu converter usuallity with acceleration.</li> </ul>			- <u>Yes</u>	10	<u>les</u>	195	10	78	145
121 Sufficient Power capitility (8) 1 '0 (Incut National) (11) (Mistown exemples helm are 8 bit	<u></u>	Jes	Jes		AC Pete	165	205	10	Yes
offetted faillet fort, 22 at for 2014 Soverter fort (8 bit with)	<u>5</u> 7)		<u> </u>	<u> </u>			=	<u> </u>	
<ul> <li>To find dupti car file (ninke enable) when see one</li> <li>Territorial and the second sec</li></ul>	<u>`</u>	2	2	2	<u>.</u>	2	2	2	2
functions factors, hotes, and inout represented to 4)	<u></u>	1 10 10 10	100	1	No Data	Yes	No Sula	Tex	10
(v) on therefore, heads, oct most reserved therefore to 4). (v) destructions for the second second reserved therefore to 4). (v) for the form the second second to the second s		10 m	No Calla		N. (414	107.M	10 1010	N Yes	0 Tes
The second secon	Ţ		ETT	5.18	5112	18.1181	NETU	N5 (9)	C# [17]
A Children and a transmin for a capacity (A accepted or industrial     A Children and Children Children Children     A Children and Children	$\rightarrow$ r	Yes Tes	ko ho	Yes	Yes	Tes	Yes	Yes P2	Yes Yes
		10-	<u> </u>	102-	No Cata_	103	10	10	182
	= ±	H=	1-1	<u>pc</u>		1:	155		19
a de la constante de la constan		1							
		1	1		1				
				·}		}	}	ł	<u> </u>

n 1 57

. ÷

Û

ł

į

3

i,

- (1)

..

1. 1. 1. 1. 1. 1.

Ń

i

٠,٠

									PRACTIC	BL
									CACITO	ستعن. س
								. 152	Phile - in	
							~ QU	IL. DE	,Q	
						- C BI	SL HIS	7.70		
					PAG	B L J	FJ.D.			
				NEAT	5,00	5x x				
				CET.	tow .					
				v						
×5x. ±									<u> </u>	
HICHOCOMPUTER WARGARTING S HICHOCOMPUTER WARGARTING S HICHOCOMPUTER WARGARTING S HICHOCOMPUTER WARGARTING S HICHOCOMPUTER WARGARTING S HICHOCOMPUTER WARGARTING S HICHOCOMPUTER S (SHIFTING T HICHOCOMPUTER S (SHIFTING T HICHOCOM										
WICH ALL TO EXAMINE TO		bestern Digital Corroration 1128 24d Hill Annue Resport Basch, 54, 92651 141 (314) 533-3550	σĨ							
		5132	Wyle Computer Products 2000 Rugmuder Bouleverd Hamoton, YA 23666 Tei (804) 839-0122	2014 CA 95014 446-4456		i	1			
1		200	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	253						
HILDOCAPUTER BALLENDER BALLINDER BALLINDER BALLINDER BALLINDER BALLINDER BALLINDER BALLINDER BALLINDER BALLINDER		EATE	3250	Titos Tous Econ				1		
		ie ie	2812	2843						
EDESCRIPTION OF EQUIPMENT (FIGURE OF MERIT-FON)	¥	1		262858						
Restrict September     The Advertise of the advertis		No Deta No Deta	No Cata No Cata	Yes						
Adding Therefore and the Local Health and the Adding and and the Adding and the Adding and the Adding and the Adding and		No Cata	No Deta No Deta	No Yes Yes						
(a) OA Chiverter capability with acceptable benchmark criteria of 2 Min (parallel input, verial output) (7) Sufficient Four Carability (8) TVO (Insultonic fit) (2000) Hty (Rintmar examples below are 8 bit	<u></u> ¥A	Ac Data	No Cata	Yes	<b> </b>			<b> </b>		
(81 T/O (Trout/outs it) Capability (Rinimum examples below are 8 bit priceles)										
<ul> <li>[a] Farallel Ports (2 ea) for D/A Converter Unit (6 bit word)</li> <li>(b) Serial Ports (3 ea) for paper tare, tayboard, cassatte, etc</li> </ul>			2	,						
E LANSID CASSELLE PEQUIPES & BOOME INCOMESTICAL (NEAVE 10 2)		1,	4	1		1	1	1	t{	
(c) Farallel Fort (1 ea) for Control of Iraining Console Panel Functions (reters, Hights, and front requests) (Increase to 4)	t	1	-						lan	
<ul> <li>(a) (a) (a) (a) (a) (a) (a) (a) (a) (a)</li></ul>	 R	No Falla	Tes	Ve1						
(b) Drifter (Berr, Ires) (b. er. Marcelle, Mer) (b) Drifter (Berr, Ires, B., er. Marcelle, Mer) (10) Ferfphereis (Berrourd, Meilign, Frister)		No Cata No Cata No Cata No Cata		Ver Gen Ver						
(1) Will (Herer Linston, L., (1984) (1981)     (1) Will (Here Linston, Lin, or Macrille, Linston     (10) Perioderal (Hereberg, Aprilian Prioter)     (10) Perioderal (Korkeyed, Aprilian Prioter)     (10) Strate (Addyor Midwer-Leng) Language (M account of Description		No Cata No Cata No Orta No Orta Ro (91	Yes Hone No Dete NS (0)	Ve1 (PM Ve1 OK (34)						
(1) Will (Herer Linston, L., (1984) (1981)     (1) Will (Here Linston, Lin, or Macrille, Linston     (10) Perioderal (Hereberg, Aprilian Prioter)     (10) Perioderal (Korkeyed, Aprilian Prioter)     (10) Strate (Addyor Midwer-Leng) Language (M account of Description		No Cata No Cata No Orta No Orta No	Yes None No Cela No (0) No	Ves (PM Ves W(134) Ves						
(a) Any plattle Herry (regident, i.e., 1929) (big) (b) (b) the (high face, b), or March (ter) (b) Forthwests (arrend, motion, frinke) b Softwire Sanda		No Cata No Cata No Orta No Orta Ro (91	Yes Hone No Dete NS (0)	Ve1 (PM Ve1 OK (34)						

· - •

~

• • • •

.

- -

Penarias

Legand CK All Regue HG No Good D Misk H Magnetiu Tape P Paper Tape .

~ ; •

• ~

.

121

, , ,

• • •

;

-

ţ

an manage entry of

ŧ

1

ŝ

1

TANK AND A TANK A DAMAGE

L

5

ŧ.,

# MICROCOMPUTER MANUFACTURERS

Name, Address and Telephone number

C

<u>}.</u>

z

Mfr Fed Code

31471

Advanced Memory Systems 1215 Hammerwood Rd Sunnyvale, CA 94083 Tel (408) 734-4330

Advanced Micro Devices 901 Thompson Pl Sunnyvale, CA 94086 Tel (408) 732-2400

American Microsystems, Inc.\* 3800 Homestead Rd Santa Clara, CA 95051 Tel (408) 246-0330

Applied Computing Technology 17961 Sky Park Circle Irvine, CA 92707 Tel (714) 557-9972

Applied Data Communications 1509 E. McFadden Ave Santa Clara, CA 91705 Tel (714) 547-6954

Applied Systems Corporation\* 26401 Harper Ave St Clair Shores, MI 48081 Tel (313) 779-8700

Auotmated Computer Systems 2361 E. Foothill Blvd Pasadena, CA 91107 Tel (213) 449-0616

Computer Automation, Inc.\* 18651 Von Karman Ave Irvine, CA 92664 Tel (714) 833-8830 53908

The state of the state of the state of the

Name, Address and Mfr Telephone number Fed Code Control Logic, Inc.\* 14931 9 Tech Circle Natick, MA 01760 Tel (617) 655-1170 Cramer Electronics, Inc.\* 85 Wells Avenue Newton, MA 02159 Tel (617) 969-7700 CROMECO Incorporated\* 1432 Charleston Rd Mountainview, CA 94143 Tel (415) 964-7400 Data General Corporation 34984 Route 9 Southboro, MA 01772 Tel (617) 485-9100 Data Numerics, Inc 141-A Central Avenue Farmingdale, NY 11735 Tel (516) 293-6600 Data Translation, Inc 23 Strathmore Rd Natrick, MA 01760 Tel Digital Electronics Corporation 415 Peterson Street Oakland, CA 94601 Tel (415) 532-2920 Digital Equipment Corporation\* 15476 146 Main St Maynard, MA 01754 Tel (617) 897-5111 Digital Laboratories 377 Ptnam Avenue Cambridge, MA 02139 Tel (617) 876-6220 Diversified Technology\* P.O. Box 465 Ridgeland, MS 39157 Tel (601) 856-4121

**(**,

i.

: ۱

£

Ł

刹

the section of the section of the section

and a subscription was a set of the set of t

Mfr Name, Address and Fed Code Telephone number EBKA Industries Inc 6920 Melrose Lane Oklahoma City, OK 73127 Tel (405) 787-3671 Educational Data Systems 17891 Sky Park Circle Irvine, CA 92707 Tel (714) 556-4242 E & L Instruments, Inc\* 61 First Street Derby, CT 06418 Tel (203) 735-8774 Electronic Memories & Magnetics Corp\* 16224 12621 Chadron Ave Hawthoren, CA 90250 Tel (213) 556-2323 Electronic Product Associates\* 1157 Vega Street San Diego, CA 92110 Tel (714) 276-8911 Essex International 564 Alpha Dr Pittsburg, PA 15238 Tel (412) 963-9322 21542 Fabri-Tek, Inc\* 5901 South Country Road 18 Minnmeapolis, MN 55436 Tel (612) 935-8811 Fairchild Semiconductor Components 1725 Technology Drive San Jose, CA 95110 Tel (408) 998-0123 Fairchild Semiconductor 464 Ellis St Mountain View, CA 94042 Tel (415) 962-3816 32453 General Automation, Inc\* 1055 South East Street Araheim, CA 92805 Tel (714) 788-4800

and in the second s

ł

C

Name, Address and Telephone number

S

The second of the first of the second of the

6

E

ł.

General Instrument 600 W. John St Hicksville, NY 11802 Tel (516) 733-3130

GTE Information Systems, Inc 5300 E. LaPalma Anaheim, CA 92807 Tel (714) 524-3131

Harris Semiconductor P.O. Box 883 Melbourne, FL 32901 Tel (305) 727-5400

Heurikon Corporation 700 W Badger Road Madison, WI 53713 Tel (608) 155-9075

Hughes Aircraft Company\* Aerospace Group Culver city, CA 90230 Tel (213) 391-0711

Hughes Solid State Div 2601 Campus Dr Irvine, CA 92715 Tel (714) 752-6396

IMS Associates\* 14800 Wicks Blvd San Leandro, CA 94577 Tel (415) 483-2093

Intel Corporation\*
3065 Bowers Ave
Santa Clara, CA 95051
Tel (408) 246-7501

34649

Mfr

Fed Code

International Microsystems, Inc\* 122 Hutton St Gaithersburg, MD 10760 Tel (301) 840-1078

Intersil, Inc\* 10900 N. Tantau Avenue Cupertino, CA 95014 Tel (408) 257-5450

126

「長田長ち

100 m

Name, Address and Telephone number	Mfr Fed Code
ITT Semiconductor 74 Commerce Way Woburn, MA 01801 Tel (617) 935-7910	
Martin Research, Ltd* 3336 Commercial Ave Northbrook, IL 60062 Tel (312) 498-5060	
Microcomputer Associates, Inc* 2589 Scott Blvd Santa Clara, CA \5050 Tel (408) 247-8940	
Microdata Corporation* 14781 Red Hill Ave Irvine, CA 92705 Tel (714) 540-6730	52936
Microkit, Inc* 2180 Colorado Ave Santa Monica, CA 90404 Tel (213) 828-8539	
Millennium Information Systems 420 Mathew St Santa Clara, CA 95050 Tel (408) 243-6652	
MITS* 2450 Alamo SE Albuquerque, New Mexico 87106 Tel (505) 265-7553	55844
Monolithic Memories, Inc* 1165 E. Arques Ave Sunnyvale, CA Tel (408) 739-3535	50364
Monolithic Systems Corp 14 Iverness Drive East (Bldg 4-J) Englewood, CO 80110 Tel (303) 770-7400	51513
MOS Technology, Inc* 950 Rittenhouse Rd Norristown, PA 19401 Tel (215) 666-7950	51284

E,

í

.)


Mfr Name, Address and Fed Code Telephone number 50088 Mostek Corporation\* 1400 Upfield Drive Carrolton, TX 75006 Tel (214) 242-0444 04713 Motorola Semiconductor Products, Inc\* P.O. Box 10912 Phoenix, AZ 85036 Tel (602) 244-6900 Multisonics, Inc 3300 Crow Canyon Road Box 350, San Ramon, CA 95583 Tel (415) 837-8111 MycroTek, Inc 216 North Washington Wicthita, KA 67201 Tel (316) 265-5277 27014 National Semiconductor Corporation\* 2900 Semiconductor Drive Santa Clara, CA 95051 Tel (408) 732-5000 NEC Microcomputers, Inc\* 5 Militia Drive Lexington, MA 02173 Tel (617) 862-6410 Panafacom Ltd P.O. Box 4637 Mountain View, CA 94040 Tel (415) 854-7050 Panasonic 50 Meadowland Parkway Secaucus, NJ 07094 Tel (201) 348-7276 PCM, Inc\* P.O. Box 215 San Ramon, CA 94583 Tel (415) 837-5400 55154 Plessey Microsystems 1674 McCaw Ave Irvine, CA 92714 Tel (714) 540-9945

£.,

1

127

いいないでは、「夜天空」ですい



ر)

Name, Address and Telephone number

T,

1)

Solid State Scientific Montgomeryville Industrial Park Montgomeryville, PA 18936 Tel (215) 855-8400

Southwest Technical Products Corp\* 219 West Rhapsody San Antonio, TX 78284 Tel (512) 344-0241

Sphere Corporation 791 S. 500 West Bountiful, UT 84010 Tel (801) 292--8466

Syneitek 3030 Coronado Dr Santa Clara, CA 95051 Tel (408) 241-4800

System Integration Associates RD 1, Box 126 Glenmore, PA 19343 Tel (215) 286-5136

TEI Incorporated % CMC Marketing Corp 7231 Fondren Rd Houston, TX 77036 Tel (713) 774-9526

Teledyne Systems Company 19601 Nordhoff Street Northridge, CA 91324 Tel (213) 886-2211

Tektronix, Inc\* P.O. Box 500 Beaverton, OR 97077 Tel

Texas Instruments Inc\* Components Group, PO Box 1443 Houston, TX 77001 Tel (713) 494-5115

Three Phoenix Company 10632 North 21st Avenue Phoenix, AZ 85029 Tel (602) 944-2221 Mfr Fed Code

17863

01295

130

Name, Address and Telephone number	Mfr Fed Code
Transitron Electronic Corporation Microcomputer Division 168 Albion Street Wakefield, MA 01880 Tel (617) 245-4500	24046
Warner & Swasey Company 30300 Solon Industrial Parkway Solon, OH 44139 Tel (216) 368-6200	63800
Wave Mate* 1015 West 190th Street Gardena, CA 90248 Tel (213) 329-8941	
Western Digital Corporation* 3128 Red Hill Avenue Newport Beach, CA 92663 Tel (714) 557-3550	52840
Wintex Computer Corporation 544 Lunt Avenue Schaumberg, IL 60172 Tel (312) 529-3080	
Wyle Computer Products* 3200 Magruder Boulevard Hampton, VA 23666 Tel (804) 838-0122	
ZILOG* 10460 Bubb Road Cupertino, CA 95014 Tel (408) 446-4666	
*Data received and evaluated	

C

APPENDIX E

1

()

1

E

and the second second

S.F.

The other states and the states of the state

a shirt a

. .

and the second of the

14 14

FIGURE OF MERIT PROGRAM

1 DIM A(5Ø) 5 CLS 10 PRINT 'YOU CAN: REPAIR, START A NEW LIST, OR ADD TO AN OLD ONE" 11 INPUT "REPAIR = 2, START NEW =  $\emptyset$ , READ AND ADD = 1"; Q 14 IFQ =  $\emptyset$  THEN 5 $\emptyset$ 15 IF Q = 2 THEN  $1\emptyset\emptyset$ 16 IF Q = 1 THEN GOSUB 1000: GOTO 50 50 FOR U = 1 TO 1008Ø INPUT "THE COMPANY NAME?"; A\$ 9Ø PRINT #−1, A\$ 100 INPUT "# INST': I 105 INPUT "TYPE BUS (S100=10. . . OTHER = 5)"; B 11Ø INPUT "KIT (YES=5. . . NO=1Ø)"; K 115 INPUT "INDUSTRIAL, LOGISTIC, DOCUMENT (1 $\emptyset$ =Y, 5=N,  $\emptyset$ =?) "; N, L, D 120 INPUT "POWER (10=ENOUGH. . .-10=NOT ENOUGH. .  $\emptyset$ =?)"; P 125 INPUT "# BITS IN A WORD"; W 13Ø INPUT "#OF PARALLEL PORTS"; C 135 INPUT "#OF SERIAL I/O PORTS"; S 14Ø INPUT "NON-VOL MEM.? (Y =1Ø, N =3, ?=Ø)"; M 145 PRINT "SOFTWARE SUPPORT" 15Ø PRINT "MACHINE ONLY = Ø NON-STD HI-LEVEL' =  $\emptyset$ 155 PRINT "ASSEMBLER (ABS)=1 COMPILER=5" 16Ø PRINT "RELOC. ASSEMBLER = 3 CROSS ASSEMBLER = 2" CROSS COMPILER = 4"165 PRINT "HI-LEVEL INTERP=3 170 PRINT "EDITOR = 3 OPERATING SYS = 3"175 INPUT "ENTER # OF SOFTWARE SUPPORTS AVAILABLE"; X 180 FOR Z=1 TO X: INPUT "VALUE OF SOFTWARE": A(Z): NEXT Z

132

¢

U

184 INPUT "PERIFERALS - - MONITOR"; A" IF A=Ø THEN 19Ø 185 INPUT "PERIFERALS - - KEYBOARD"; A: IF A=Ø THEN 19Ø 186 INPUT "PERIFERALS - - TELEPRINTER"; A 19Ø INPUT "OFF LINE MEM (ADD VALUES) - PAPER T =1, MAG T =3, DISC =5, NONE = $\emptyset$ "; 0 200 INPUT "DOES THIS COMPANY HAVE ANY SOFTWARE, OR DOES ANYONE?", T 205 R=0  $31\emptyset$  FOR Z=1 TO X: R=R+A(X): NEXT Z 32Ø GOSUB 7ØØØ 33Ø GOSUB 2ØØØ 400 PRINT #-1, I;",";B;",";K;",";N;",";L;",";D;",";P;",";W 41Ø PRINT #-1, C;",";S;",";M;",";R;","A;A",";O;",";T 43Ø RETURN 1000 INPUT "READ HOW MANY FILES BEFORE YOU ENTER DATA?"; F 1001 FOR E=1 TO F 1ØØ2 REM 1ØØ3INPUT #-1, A\$: INPUT #-1,I,B,K,N,L,D,P,W 1004 INPUT #-1,C,S,M,R,A,O,T 1005 GOSUB 7000 1006 GOSUB 2000 1Ø4Ø NEXT E 1050 RETURN 2000 GOSUB 5000: REM THIS GETS THE ALGORITHM  $2\emptyset\emptyset2 \ G = G + 1: A(G) = Y$ 2003 PRINT "THE NAME OF THE COMPANY IS"; AS 2006 PRINT "INSTR", "BUS", "IND. USE", "LOGISTICS": PRINT I, B, N, L

۲

ز ا

1

1

```
2007 PRINT "DOCUMENTS", "POWER O.K.", "BITS/WD", "PARALLEL PTS": PRI
NT D, P, W, C
2008 PRINT "SERIAL PTS", "NON-VOL MEM", "SOFTWARE #", "PERIFERALS":
PRINT S, M, R, A
2009 PRINT "OFF-LINE MEM", "SFTWRE AT ALL", "DECISION VALUE": PRINT
0, T, Y
2\emptyset 1\emptyset IF A(\emptyset) = 999 THEN RETURN
2020 PRINT: PRINT: PRINT: INPUT "ANOTHER COMPANY??, YES = 1, NO = 2
ALL = 999"; A(\emptyset)
2\emptyset 25 IF A(\emptyset) = 999 THEN RETURN
2\emptyset 3\emptyset IF A(\emptyset) - 1 THEN RETURN
2Ø4Ø END
5\phi\phi\phi Y=(1*B+K+N+L+D+P+W+C+S+M)*R*A*O*T
6000 RETURN
7000 REM THIS PUTS IT IN COPY FORMAT
7005 CLS:PRINT AS;"'S HARDWARE"
7020 PRINT "COMPATABLE", "IND STD", "SCHEMATICS", "MAINTAINABLE"
 7Ø3Ø IF (I=72) + (I=78) + (I=158)THEN PRINT "YES" : GOTO 7Ø5Ø
 7Ø4Ø PRINT "NO"
 7050 Z=N; GOSUB 10000
 7Ø6Ø Z=D: GOSUB 1ØØØØ
 7Ø7Ø Z=L: IF D + L>14 THEN Z = 1Ø
 7Ø75 GOSUB 1ØØØØ
 7Ø85 PRINT
 7090 PRINT "POWER", "I/O PORTS OK?", "PARALLEL", "SERIAL"
 8000 Z=P: COSUB 1000
 8Ø1Ø Z=2*(S+C): GOSUB 1ØØØØ
```

()

8020 Z=C\*5: GOSUB 10000 8Ø3Ø Z=S\*3: GOSUB 1ØØØØ 8Ø35 PRINT 8040 PRINT "STRG OK?", "NON-VOL", "OFF LINE", "PERIPHERALS" 8Ø5Ø Z=1Ø\*(M/M)\*(A/A): GOSUB 1ØØØ 8060 Z=M: GOSUB 10000 8Ø69 Z=0+1 8070 RESTORE: FOR U=1 TO Z: READ BS: NEXT U: PRINT BS 8071 DATA "NONE", "P. TAPE", " ", "M. TAPF, "P & M TAPE, "DISK", "DISK & P. TAPE" 8072 DATA " ", "DISK & M TAPE", "DISK, P & M TAPE" 8Ø8Ø Z=A\*1Ø: GOSUB 1ØØØØ 8Ø85 PRINT 8090 PRINT AS; "'S SOFTWARE" 8100 IF (R\*T)(17PRINT"INSUFFICIENT SOFTWARE SUPPORT": GOTO 8145 811Ø PRINT "SOFTWARE SUFFICIENT:" 8115 PRINT "ASSEMBLER, EDITOR, INTERPERTER, DISK O/S, STD HI-LEVEL LANG" 812Ø PRINT "ALL STANDARD. !!!!!!!" 814Ø IF A(Ø)<>999 THEN 815Ø 8145 FOR U=1 "PRESS ENTER 1. GET NUMERIC VALUE"; B\$ 8150 INPUT "PRESS ENTER TO GET NUMERIC VALUES"; B\$ 816Ø CLS:RETURN 10000 IF Z <0 THEN Z=0 10010 ON (INT(Z/5)+1) GOTO 10100, 10200, 1030010100 PRINT "NO DATA", :RETURN 10200 PRINT "NO", :RETURN 1Ø3ØØ PRINT "YES", :RETURN

ŝ.

1

# APPENDIX F

and the

;

Į,

E E

Sector Street Street

C

# APPLICATION PROGRAM BITE

BLOCK DATA KEEPER

LOGICAL\*1 LNBIT(8), LBUF(32), IPUT(91)

DIMENSION IODAT(100), IPICT(450), LIST(27)

COMMON/POOL/LASTP, ISW, INIT, LIST, LNBIT, LBUF, IODAT, IPICT,

\*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

DATA LNBIT/21011, 21021, 21041, 21081, 21101, 21201, 21401, 21801/,

\* IPRG/Z1FFF31/, IGOR/Z1FFF01/, IGOB/Z1FFF11/, IGOC/Z1FFF21/,

\* IPRT/2//

1 - \*

A IPICT/4, 2400, 1, 5804, 15827, 25840, 17400,

B 10, 2400, 1, 5209, 5209, 5209,

\* 5209, 15855, 25290, 25290, 25290, 25290, 17400,

C 4, 2400, 1, 6609, 15855, 26690, 15800,

D 18,2400,1,

\* 5209, 5209, 5209, 5209, 5209, 5209, 5209, 5209,

\* 15855, 25290, 25290, 25290, 25290, 25290,

\* 25290, 25290, 25290, 15800,

E 26, 246, 1, 11600, 10155, 10100,

\* 10155, 10155, 10155, 10100, 10155, 10155, 10155, 10155, 10155,

\* 10155, 10155, 10155, 10100, 10155, 10155, 11555,

\* 10100, 12555, 10100, 13655, 20190, 15200, 13600,

F 25, 246, 1, 12000, 13655, 10100, 12555, 10100, 11555,

+ 10155, 10155, 10100, 10155, 10155, 10155, 10155, 10155, 10155, 10155,

\* 10155, 10100, 10155, 10155, 10155, 10100, 10155, 15200, 13100,

G 7, 256, 1, 13200, 11800, 10355 12455, 15155, 12800, 15200,

H 7, 256, 1, 11700, 15200, 15155, 12455, 10355, 11800, 14400,

1 2,128,1,0,0,

R

言語で

\$

- J 14, 128, 1, 10122, 10216, 10122, 10128, 10122, 10116,
- \* 10122, 10128, 10122, 10128, 10122, 10128, 11528, 15220,

+ 11, 22, 1, 10219, 10209, 1020E, 10109, 10E0E, 10155, 1010E,

- \* 10211-10319-10111-11419-
- L 2.4, 1, 10203, 10255,
- M 2, 4, 1, 10235, 10203,
- N 3, 32, 1, 11500, 10155, 11600,
- 0 2,60,1,12000,13000,

P 84, 3458, 1,

+ 10161, 14600, 04009, 11055, 15155, 15200,

\* 10161, 14600, 04209, 10755, 15155, 15200,

\* 10163, 14600, 05109, 15155, 15200,

\* 10163, 14600, 04607, 01479, 14055, 15200,

\* 10161, 14600, 04606, 02469, 11055, 15200,

\* 10161,14600,04605,03759,11755,15200,

\* 10162-14000-05207,15200,

\* 10163-14600.05204-15200-

\* 10161,14600,04007,1104,,15141,15200,

\* 10161,14600,10600,00404,11010,15100,15200,

+ 10161,14600,11100,02901,11022,15122,15200,

\* 10161, 14600, 11900, 02102, 11013, 15112, 15200.

\* 10162-14600, 12600, 01401-11007, 15107, 15200-

+ 10151, 14600, 13200, 10800, 11901, 15101, 15200,

and a set of the second s

. and the

and the second se

11

Q 84.3458.1/

- \* 10163, 15200, 15155, 11055, 24090, 14600,
- \* 10165, 15200, 15155, 10755, 24390, 14600,
- \* 10163, 15269, 15155, 25190, 14600,
- \* 10163, 15200, 14055, 21492, 24620, 14600,
- + 10161, 15200, 12055, 22496, 24660, 14600,
- \* 10161, 15200, 11755, 23795, 24650, 14600,
- \* 10163-15200-25270-14600-
- \* 10163, 15200, 25240, 14600,
- \* 10161, 15200, 15141, 11042, 24070, 14600,
- \* 10165, 15200, 15125, 11023, 27440, 10600, 14600,
- \* 10161, 15200, 15122, 11022, 22910, 11100, 14600,
- + 10161, 15200, 15115, 11017, 22120, 11900, 14600,
- \* 10162 (1%200) 15107, 11007, 21410, 12600, 14600,
- \* 10161, 15200, 15100, 1300, 10800, 13200, 14600,
- R. 6, 246, 1, 11600, 0.009, 17055, 15155, 15200, 12000,
- 5 6, 246, 1, 11600, 15155, 12055, 22090, 15200, 12000,
- T 2,16,1,10855,10855,
- U 2, 16, 1, 10800, 10855.
- V 2, 8, 1, 10400, 10455,
- W 2,8.1,10428,10428,
- X 2, 4, 1, 10228, 10229,
- Y 2, 4, 1, 10229, 10228,
- 2 18, 263, 1, 15000, 00109, 20190, 00109, 25090, 00109, 20190,
- + 00109, 20190, 15000, 00109, 20190, 00109, 15052, 20190,



ØØ109.20190,15000/

DATA IODAT/255,0,0,0,0,1,17128,1,61/

END

SUBROUTINE ERROR(MESUP, ICLST)

LOGICAL KBIT

LOGICAL\*1 ICLST(14)

DIMENSION MESUP(101)

LOGICAL\*1 LNBIT(8), LBUF(32), IPUT(91)

DIMENSION IODAT(100), IPICT(450), LIST(27)

COMMON/POOL/LASTP, ISW, INIT, LIST, LNBIT, LBUF, IODAT, IPICT,

\*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

DATA KINIT/1/, MPICT/0/, ICWRS/0/, IWAS/0/, KOOL/0/

ASSIGN 1234 TO NO

ISW=0

C.

L.

KINIT=INIT

C 1

JZ=MESUP(1)

DO 2 KIX=2, JZ, 10

IVZ=MESUP(KIX)

IIIZ=MESUP(KIX+1)

IZ=MESUP(KIX+2)

LUBIZ=MESUP(KIX+3)

IXZ=MESUP(KIX+4)

IIZ=MESUP(KIX+5)
IIIIZ=MESUP(KIX+6)
IF(IVZ. NE. IV. AND. IVZ. NE. 0)GU TO 2
IF(IIIZ. NE. III. AND. IIIZ. NE. 0)GO TO 2
IF(IZ. NE. I. AND. IZ. NE. 0)GO TO 2
IF(LUBIZ. NE. LUBIT. AND. LUBIZ. NE. 0)GO TO 2
IF(IIZ. NE. II. AND. IXZ. NE. 0)GO TO 2
IF(IIZ. NE. II. AND. IIZ. NE. 0)GO TO 2
IF(IIIZ. NE. II. AND. IIZ. NE. 0)GO TO 2

C

\*

7

1F(IVZ+IIIZ+IXZ+LUBIZ+IZ+IIZ+IIIIZ, EQ. 0)G0 TO 2

C.

1:50LN=MESUP(KIX+8) MBIT=MESUP(KIX+9) MPICT=MESUP(KIX+7) KINIT=LIST(MPICT)

GO TO 1000

2 CONTINUE

С

С

1000 IIS=1

IF(LBUF(29), AND, LNBIT(5))IIS=0

ICIS=0-IIS

DO 99 K=17,30

IF(LBUF(K), XOR, ICLST(K-16))G0 TO 98

*	
	GO TO 99
98	ICIS=ICIS+1
	IF(LBUF(1SOLN), AND, LNBIT(MBIT))G0 TO 991
	GO TO 99
991	00/22/KIX=2, JZ, 10
	IF(ISOLN.EQ.MESUP(K1X+8).AND.MBIT.EQ.MESUP(KIX+9))G0 10 221
	GO TO 22
221	LIX=KIX+9
	DO 222 JIX=KIX/LIX
222	MESUP(JIN)=0
22	CONTINUE
99	CONTINUE
r	
	IF(ICWAS NE. ICIS, AND IIS, EQ. 0)GO TO NO
	IF(ICIS.EQ.ICWAS)GO TO 80
	kOOL=KOOL+ICIS
	IF(KOOL. GT. 1)GO TO NO .
ĩ	
80	ICWAS=ICIS
	IWAS=IIS
	IF <icis>1401, 1401, 801</icis>
801	KINIT=LIST(15)
	GO TO 1401

1224 KINIT=LIST(26)

¢

0 . J

ĕ,

A.

1

. Salar

(]

۰1

Į.

GO TO 1402

142

このないです。 こうしょう ちょうしょう しょうしょう しょうしょう

111 - RO

*	
1401	IF(KINIT, EQ. INIT)GO TO 10000
С	
	1F(MPICT. GT. 49)GO TO 1500
	GO TO 1402
1402	L≈IPICT(KINIT)+3
	D0 99998 ID=1,L
	IP=KINIT+ID-1
99998	IODAT(ID)=IPICT(IP)
	GO TO 9999
1500	ISW=56-MPICT
9999	LASTP=KINIT
10000	RETURN
	END
CCCCCC	000000000000000000000000000000000000000
	SUBROUTINE PICTUR
	INTEGER*1 INTWD, ISTIK
	LOGICAL*1 LWD, MIKE, IKE, KWD .

LOGICAL\*1 LNBIT(8), LBUF(32), IPUT(91)

DIMENSION IODAT(100), IPICT(450), LIST(27)

COMMON/POOL/LASTP, ISW, INIT, LIST, LNBIT, LBUF, IODAT, IPICT,

\*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

### EQUIVALENCE (LWD, INTWD), (KWD, ISTIK)

DATA NPORT/21007012/ IPORT/2100F012/ P52.052

IA2=IODAT(2)

ũ

()

Ċ,

E,

```
*
        С
                 GET COUNT OF PULSES TO BE LOADED
        C.
        С
                 MSB2≈I82/64
                 IB2=MSB2*64
                 LSB2=I82~IB2
        CSPLIT COUNT INTO TWO 6 BIT PARTS MOST AND LEAST SIG BITS
        С
         Ċ.
                 INTWD=MSB2
                 MIKE=LWD
                 INTWD=LSB2
1.
                 IKE≖LWD
        C16 TO 8 BIT WORDS
         C.
         С
                 MIKE=MIKE. OR. LNBIT(8), OR. LNBIT(7)
                 IKE=IKE. OR. LNBIT(7)
         CTHAT PUTS THE CONTROLS IN
         C.
         C
                 CALL OUT (NPORT, MIKE)
                 CALL OUT (NPORT, IKE)
                 IR2=I0DAT(1)+3
                 MSB2=IODAT(2)
```

\* C

Z

and the second state of th

DO 1 ID=4, IA2

K=IODAT(ID)

IF(K. EQ. 0)G0 TO 99999

N=K/10000

L=k-N\*10000

M=L/100

L=L-M#100

ԼԼ=Լ

K=L/10

L=L-K\*10

IF(M. GT. 50)M=50\*(M-50)

C A FIVE DIGIT POSITIVE INTEGER NUMBER ( <= 32767) DECODES THUS:</p>

C NZZZZ -> ATZINIENORINI LINE WITH 0,1, OR 2 VALUE

C /MM// -> A LINE OF LENGTH 0 TO 50 OR A LINE LENGTH 50, TIMES THE

C DIFFERENCE OF 50 TO 100

C . / Z/KL -> A LINE FROM FROM ONE OF ,NINE EQUALLY INCREMENTED LEVELS (K)

C TO ANOTHER SUCH LEVEL (L) DERIVED FROM THE SPACE REMAINING C ABOVE (OR BELOW) THE START LEVEL

Zł =K

2k=2K+6, 3+P5

ZL≕L

#### IF (N-1-101, 104, 103

101 2L=(ABS(56, 7-Zk)/29, )+ZL+P5+ZK

GO TO 102

\* ZL=2K-((ZK/9.)\*(9-ZL)+P5) 102102 201=01 IF(M. EQ. 0)ZM=1. 2=ABS(ZK-ZL)/ZM ISTIK=IABS(ISW) 104 DO 55 J=1, M ZJ=J С C IF(N. EQ. 0)INTWD=2K+Z\*ZJ+P5 IF (N. EQ. 1) INTWD=LL IF (N. EQ. 2) INTWD=ZK-Z\*ZJ-P5 C C MIKE=KWD IF(ISW)5500,5533,5522 5500 MIKE=MIKE, AND. , NOT. (LNBIT(ISTIK)) . GO TO 5533 MIKE=MIKE, OR. LNBIT(ISTIK) 5522 5532 MIKE=, NOT. (LNBIT(7), OR. MIKE) CALL OUT(NPORT, MIKE) 55 CONTINUE 1 CONTINUE WRITE(5, 69)MIKE, ISW 69 FORMAT(1%, 'MIKE=', 18, /, 'ISW=', 18, /)

Đ

¥.`

Į,

3

146

```
*
```

C

С

Ð

SWITCH FOR ONE VERSES TWO MHZ OPERATION

IF(INIT.GT.LIST(4))GO TO 6 CALL OUT(IPORT,0) RETURN

C THIS IS THE RANDOM NOISE GENERATOR

99999 ISEED=12345

DO 5 ID=1/MSB2

ISEED=ISEED\*31623

RAN=ABS(ISEED\*(1. /(2. \*\*15-1. )))

RAN=RAN\*31. 5+2.

IID=RAN

IF(MOD(IID, 2), EQ. 0)G0 TO 5

DIG NOISE NEEDS A "SQUARED LOOK"

С

С

INTWD=IID

IKE=LWD

IKE=, NOT, (LNBIT(7), OR, IKE)

5 CALL OUT(NPORT, IKE)

```
6 CALL OUT(NPORT, 0)
```

RETURN

END

PROGRAM TPSPGM

LOGICAL\*1 JBITS, IPANL(9), NAME(11), NUMB(10), ICLST(14) DIMENSION MESUP(101)

LOGICAL\*1 LNBIT(8),LBUF(32),IPUT(91)

DIMENSION IODAT(100), IFICT(450), LIST(27)

COMMON/POOL/LASTP, ISW, INIT, LIST, LNBIT, LBUF, IODAT, IPICT,

\*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

DATA IPANL/64,7,6,128,1,0,128,3,2/,JBITS/Z/3F//, \*NAME/1E1,1R1,1R1,101,1R1,151,111,1,1D1,1A1,1T1/, \*NUMB/101,111,121,131,141,151,161,171,181,191/

С

£

C\*INITIALIZE THE BITE I/O FACEPLATE WITH PORTS A, B, AND C OUTPUT ONLY. \*

CALL POKE(IPRG, 128)

С

CALL POKE(IGOR, 0)

DO 4 ID=2,16,2

K=ID+1

CALL POKE(IPRG,K)

CALL POKE(IPRG, ID)

CONTINUE

CALL POKE(IPRG, 9)

CALL POKE(IPRG, 11)

DO 5 ID=1,9,3

CALL POKE(IGOA, IPANL(ID>>

CALL POKE(IPRG, IPANL(ID+1))

		·	
-			149
(E)			
	*		
	5	CALL POKE(IPRG, IPANL(ID+2))	
	С		
الي ا	C*GET E	RROR FOR STUDENT TO FIX*	
_	с		
¥ )		CALL INOUT	
		IF(LBUF(5), AND, LNBIT(8))IPRT=1	
		IF(LBUF(5), AND, LNBIT(7))CALL POKE(31871, 197)	
		LBUF(1)=LBUF(3), AND, JBITS	
		L=LBUF(1)	
		IF(L. EQ. 0)GO TO 101	
		KL=L/10	
		JL≃L-KL*10	
(		NAME(7)=NUMB(KL+1)	
		NAME(8)=NUMB(JL+1)	
		CALL OPEN(6, NAME, 0)	
		READ(6,2323)(MESUP(ID),ID=1,91)	
	2323	FORMAT(9(1015,1X,2),115)	
		DO 7 ID=1,101	
	7	MESUP(ID)=MESUP(ID)/10	
		ENDFILE 6	
	C		
•		DO 6 ID=1,14	
	6	ICLST(ID)=LBUF(ID+16)	
	C		
17		WRITE(5,1232)(MESUP(ID),ID=1,91)	

A TANK THE PARTY OF A TANK THE AVER AND A TANK AND A

ANT ALL ALL ALL

NUMBER STATES

. . .

\*

¢

Y

\* 4

a second weather and the second second

-,

C

i\_

1232 FORMAT(1%, 115, 7, 0(1%, 1015, 3%, 7))

101	DO 10 ID=1,100
10	IODAT(ID)=0
	10=0
	ISM=0
	00 20 K=1,450
	IFCIPICT(K), NE 1060 TO 20
	10=10+1
	LIST (III) == -2
.99	CONTINUE
	60 Z 10=1.00
	LBUF(IT)= FALSE.
984 Pri	IPUT ICO = FALSE
ι	N
C++++TH	IS IS WHERE THE FACE PLATE AND LARD SWITCHES ARE READ ****
f	
Tun.	LONTINUE
C.	
	00 2 IJF=1-12
	IPTO (I) (CEUF)(I))
8 114	CONTINUE
	CALL INSUT
:	

---THE SWITCHES ARE NOW READ--

C. C\*\*\*\*THIS IS WHERE THE FACE PLATE AND CARD SWITCHES ARE ANALYZED. \*\*\* LOUK=Ø C DO 1 ID=1,32 IF(LBUF(ID) .XOR. IPUT(ID))LOOK=1 1 CONTINUE IF(LOOK, EQ. 0)60 TO 100 CALL DECIDE IF(L. NE. 0)CALL\_ERROR(MESUP, ICLST) IF(LASTP. EQ. INIT)GO TO 100 CALL PICTUR IF(LASTF. EQ. LIST(26))60 TO 9999 LASTP=INIT C. C START AGAIN AND LOOK AT THE FACE PLATE AND SWITCHES GO TO 100 С 9999 STOP END SUBROUTINE INOUT INTEGER\*1 INTWD/ NBIT(8)

LOGICAL\*1 LWD

and the state of the

8

L,

:ŧ

LOGICAL LLWD

## DIMENSION IB1(2), IB2(2)

LOGICAL\*1 LNBIT(8), LBUF(32), IPUT(91) DIMENSION IODAT(100), IPICT(450), LIST(27) COMMON/POOL/LASTP, ISW, INIT, LIST, LNBIT, LBUF, IODAT, IPICT, \*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

DATA IB1/10,87, IB2/11,9/

j=0

DO 400 ID=1,2

Ç,

¢

С.

.

DO 401 IK=1,16

J=J+1

K≈IK-1

K1=K

IF(ID. EQ. 1)K1=K\*16

CALL POKE(IGOB, K1)

CALL POKE(IPRG/IB1(ID))

LBUF(J)=PEEk(IGOC)

CALL POKE(IPRG, IB2(ID))

401 CUNTINUE

400 CONTINUE

GO TO (500,501), IPRT

500 DO 5 ID=1,32

LWD=LBUF(ID)

にあして

IF(LWD EQ IPUT(ID))G0 TO 5

IZ=LWD

£

\*\*

DO 4 IY=1/8

 $\mathsf{NBIT}(\mathsf{IY}) {=} \emptyset$ 

IF (LWD) AND, LNBIT(1Y) (NBIT(1Y)=1

4 CONTINUE

WRITE(5,123D)(LNBIT(1000) IXX=1,8)

NRITE(S) 12220 (NBIT) IV + IV=1, 8.5 LWD/ ID

- 1200 FORMAT( 2) 125 817 (
- 1252 FORMAT(1%, 1017)
- 5 CONTINUE
- 501 PETURN

CHC+

SUBROUTINE DECIDE

INTEGER\*1 LEN

LOGICAL+1 LTEST: MTEST: LENTH, LENT

LOGICAL (1 LNBIT(8), LBUF(32), IPUT(91)

DIMENSION TODAT(100), TPICT(450), LIST(27)

DIMENSION MTIPS(4)

COMMON POOL, LASTP, ISW, INIT, LIST, LNBIT, LBUF, 10DAT, IPICT,

+ IPPG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

EQU. VALENCE (LEN, LENT)

DATA LENTH CODE /

ASSIGN 9999 TO IFLAT

154 C \* ASSIGN 4500 TO IAD ASSIGN 99999 TO LESGO C С C /\* TURN ON THE BITE TESTER \*/ С C/7\*S1\*77 IF(LBUF(4) . AND. LNBIT(8))GO TO 3700 CALL CLEAR GO TO IFLAT Ċ. C С ۱. C//\*S37\*// /\*USESPOSNS 9&10...LBUF(9) HOLDS POSNS 1-8 OF S37\*/ 3700 IF(LBUF(9))GO TO IFLAT C/\*POSNS 1 THRU 8 OF SW37 ARE INVALID\*/ Ċ C C. /\*ELSE GO TO S37 POSN 9 OR 10\*/ C/\*FIND OUT POSM OF SW45\*/ LTEST=LBUF(15) DO 451 IV=1,7 IF(LTEST, AND, LNBIT(IV))G0 TO 452 451 CONTINUE IV=0 

IV=IV+1 452. C C Ċ. LTEST=LBUF(7) DO 460 III=4,6 IF(LTEST, AND, LNBIT(III))GO TO 461 460 III=3 461 III=III-2 Ũ. /(S46) PATTERN SETS III/ C. MTEST=LBUF(8) DO 3800 II=1,7 IF(MTEST, AND, LNBIT(II))G0 TO 4100 3800 II=II+1 C (S38) CHANNEL SEL SET=II C C C C. MTI/SCH(S41) NEED TO SET DP AND CHR 'SEL C (541) SETS ALL MTI/SCH FUNCTIONS C 4100 LTEST=LBUF(12) 00 4141 I=3,8 IF(LTEST. AND. LNBIT(I))G0 TO 4142 4141

v)

i

ŧ.

```
*
               I=2
         4142 I=I-1
         C.
         Ċ.
         Ċ
                 MTEST=, FALSE,
                 LTEST=MTEST
                 IF(LBUF(31), AND, LNBIT(5))MTEST=, TRUE,
                 IF(LBUF(32), AND, LNBIT(5))LTEST=, TRUE,
                 DO 41022 IIII=1,4
         C.
         C
ĺ.
         С
         41022
                MTIPS(1111)=0
                 IF(L8UF(2), AND, LNBIT(1))MTIPS(1)=2
                 DO 41020 IIIX=1,3
                 IIII=9-IIIX
         41020 IF(LBUF(1), AND, LNBIT(IIII))MTIPS(IIIX+1)=IIIX+2
         C
         С
                  IFCIV. NE. 3. OR. IV. NE. 4)CALL CLEAR
                  GO TO(9999, 9999, 4630, 4640, 45000, 45000, 4500, 4500), IV
         45000
                 CONTINUE
         C/*S3709-3710*// /*MUST NOT BE IN MTL/SEARCH FOR A/D MEMORY*/
                IF(LBUF(2), AND, LNBIT(4))G0 TO IAD
```

(

C /\*ELSE DO MTI/SEARCH(S3710)-BFLOW-\*/ C GO TO (4101, 4102, 4103, 4104, 4150, 4150, 4150), I C/\*MTI DECODER\*/ 4101 G0 T0(9999, 4651, 4651, 4651, 4651, 4651, 4651, 4651, 9999), H ٢. C. C/\*THE II AND ITI 'GO TO'S' CAN BE EXTENDED TO SHOW ERRORS\*/ 4651 GO TO(1080,1090,1080,1100),III Ċ. Ċ. C/\* MTI PEAK SELECT\*/ Ĉ C CHAN SEL MUST= PROCESSOR CHAN OTHERS NOT REQ C 4102 CONTINUE DO 41023 IIII=1,4 41023 IF(MTIPS(IIII) EQ. II)GO TO 41024 GO TO IFLAT 41024 GO TO (1080,1090,1080,1100),III Ċ. C C/\*THRESHOLD\*/\*MTI\*/\* MT1? OR INTEGRATORS?\*/ 4104 KLEN=0 IF(IV.EQ 6)GO TO 4505

۲

1.

( î

```
*
       IF(IV. NE. 5)GO TO IFLAT
       DO 46540 IIII=1,4
       IF(MTIPS(IIII), NE. 0)G0 TO 4654
46540 CONTINUE
       GO TO IFLAT
4654 GO TO(9999, 9999, 9999, 1130), III
C
C.
C/*INTEGRATOR(MTI(THRESHOLD OR INTEGRATOR))*/
CZ*INTEGRATOR*/
4103 IF(MTEST)60 TO(1150, 9999, 1160, 9999), III
      GO TO(1170,9999,1180,9999),III
C
C.
C/*MTI/THRESHOLD*/*INTEGRATOR*/
4505 IF(MTEST)G0 T0(1040,9999,1050,9999), III
      GO TO(1060,9999,1070,9999),III
C
C
C*//MTI_INTEGRATOR*/
CZ*SEARCH BEGINS HERE*Z
```

4150 IFKIV. NE. 6060 TO IFLAT

C

(T)

¢.

いたいであって

DO 41500 IIII=1,5

IF(LBUF(1), AND, LNBIT(IIII))G0 TO 41501

41500 CONTINUE

GO TO IFLAT

41501 J=I-6

LENT=LBUF(3), AND, LENTH

IF (KLEN, NE, LEN)LASTP=0

KLEN=LEN

KLEN=1+KLEN\*, 25

KLEN=KLEN\*100

IF(J)4155-4156-4157

С

٠.

g,

E.

1\_

è

C2\*SEARCH INTEGRATOR\*/

4155 GO TO (9999, 4655, 4655, 4655, 4655, 4655, 4655, 9999), II

4655 IF(LTEST)G0 T0(1150, 9999, 1160, 9999), III

GO TO (1170, 9999, 1180, 9999), III

#### C .

C/\*SEARCH THRESHOLD\*/

4156 GO TO (9999, 4656, 4656, 4656, 4656, 4656, 4656, 9999), II

4656 IF(LTEST)G0 T0(1040, 9999, 1050, 9999), III

GO TO (1060,9999,1070,9999),III

C

C/\*SEARCH PEAK SELECT\*/

4157 G0 T0(9999,4657,4657,4657,4657,4657,4657,9999), H

4657 IF(LTEST)60 TO(1040, 9999, 1050, 9999), III

	GO TO(1060,9999,1070,9999).III
C	/*THIS ENDS MT1/SEARCH*/

CO.

۲

C

Sand Branches Stranger

i.c

and the second second

5

0

C	¢	/*THIS ENDS MT1/SEARCH*/
-	C	
C >	C.	/*THIS BEGINS A/D MEMORY*."
	C	
	L	
	4500	CALL ADMEM
		GO TO LESGO
	۲	
	4110	CONTINUE
	4640	LALL HGT
ŧ,		GU TO LESGO
	۱ <sup>۳</sup>	
	1040	INIT=LIST(5)
		GO TO LESGO
	1050	INIT=LIST(6)
		GO TO LESGO
	1060	INIT=LIST(7)
		GU TO LESGO
	1070	INIT=LIST(8)
. (		60 TO LESGO
٠,	1080	INIT=LIST(9)
		60 (U LES60
;	1090	INIT-LIST(10)

60 TO LESGO

1100	INIT=LIST(11)
	GO TO LESGO
1130	INIT=LIST(14)
	GO TO LESGO
9999	CONTINUE
1140	INIT=LIST(15)
	GO TO LESGO
1150	INIT=LIST(16)
	GO TO LESGO
1160	INIT=LIST(17)
	GO TO LESGO
1176	INIT=LIST(18)
	GO TO LESGO
1180	INIT=LIST(19)
С	

G

Z

Ū

0

2 20

99999 IF (LASTP. EQ. INIT) RETURN

```
L=IPICT(INIT)+3
```

```
DO 99998 ID=1,L
```

```
IP=INIT+ID-1
```

```
99998 IODAT(ID)=IPICT(IP)
```

IF(INIT. GT LIST(8), OR. INIT. LT. LIST(5))G0 TO 1111

K1=KLEN/100. +1. 05

IF(INIT NE LIST(5))GO TO 1051

DO 1042 N=1,K1

1042 IODAT(N+4)=10100

のないのないで、「ないないない」

¥

4

Ĺ

:**†**.

GO TO 1111

1051 IF(INIT. NE. LIST(6))G0 T0 1061

DO 1052 N=1,K1

NN=27-N

1052 IODAT(NN)=10100

GO TO 1111

1061 IF(INIT. NE. LIST(7))60 TO 1071

IODAT(5)=IODAT(5)-KLEN

IODAT(6)=IODAT(6)+KLEN

GO TO 1111

1071 IODAT(8)=IODAT(8)+KLEN

10DAT(9)=I0DAT(9)-KLEN

1111 RETURN

END

SUBROUTINE ADMEM

LOGICAL\*1 LTEST, MTEST, LENTH, LENT

LOGICAL\*1 LNBIT(8), LBUF(32), IPUT(91)

DIMENSION IODAT(100), IPICT(450), LIST(27)

COMMON/POOL/LASTP, ISW, INIT, LIST, UNBIT, LBUF, IODAT, IPICT,

\*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

ASSIGN 1111 TO LESGO

ASSIGN 9999 TO IFLAT

IF(LBUF(2) AND, LNBIT(4))G0 TO 400

GO TO 9999

Ĉ

<i>4</i> :	
400	LTEST=LBUF(11)
	DO 430 IX=1.8
	IF(LTEST. AND. LNBIT(IX))G0 T0 431
430	CONTINUE
	IX=IX+1
431	LUBIT=1
	IF(LBUF(8) AND.LNBIT(8))LUBIT=2
C	
	GO TO(9999,9999,9999,9999,9999,9999,4507,4508),IV
4507	GO TO(9999,9999,9999,4304,4305,4306,9999,4307,4208),IX
4508	GN TQ(4301, 4302, 4302, 9999, 9999, 9999, 9999, 9999, 9999), IX
C. **HEIC	ЭНТ А-D*/
4301	GO TO(1030,1020),LUBIT
C/*SEAP	CH A-D*/
4302	GO TO(9999, 4352, 4352, 4352, 4252, 4352, 4352, 9999), II
4352	GO TO(1010,1000),LUBIT
C/*MTI	A-D*/
4303	GO TO(9999, 4353, 4353, 4353, 4353, 4353, 4353, 9999), II
4353	GO TO(1030,1020),LUBIT
CZ*	MEMORIES */
C/*HEIO	GHT EVAL MEM+/
4304	GO TO(9999,1190,1200,1210),III
C/*CANO	C #1 AND 2 */
4305	CONTINUE

E

X

£

\$

のないでの

4206 GO TO(9999, 4345, 4345, 4345, 4345, 4345, 4345, 9999), II

The second of the second s

```
本
        4345
               GO TO(4355,4365),LUBIT
               GO TO(9999,1190,1110,1120),IJI
        4355
                GO TO(1220,1220,1230,1240),III
        4365
        C/*SEARCH INT MEM*/
S.
               G0 T0(9939, 4357, 4357, 4357, 4357, 4357, 4357, 4357, 9999), II
        4307
        4357
               GO TO(9999,1190,1110,1120),III
        C.7*MTI INT MEM#/
        4308
                GO TO(9999,1190,1110,1120),III
        C.
        С
        CTHIS ENDS A-D/MEMORY
        ¢
()
        Ċ.
        1000
                INIT=LIST(1)
                GO TO LESGO
        1010
                INIT=LIST(2)
                GO TO LESGO
        1020
                 INIT=LIST(3)
                GO TO LESGO
        1030
                INIT=LIST(4)
                GO TO LESGO
        1110
                INIT=LIST(12)
                GG TO LESGO
                 INIT=LIST(1D)
        1120
                 GO TO LESGO
```

¥

4

164

A. M. Contraction

mar i Maran

9999	CONTINUE		
1140	INIT=LIST(15)		
	GO TO LESGO		
1190	INIT=LIST(20)		

¥?

ж

- GO TO LESGO
- 1200 INIT=LIST(21) GO TO LESGO
- 1210 INIT=LIST(22) GO TO LESGO
- 1220 INIT=LIST(23) GO TO LESGO
- 1230 INIT=LIST(24)
  - GO TO LESGO
- 1240 INIT=L1ST(25)
- 1111 RETURN

END

## 

SUBROUTINE CLEAR

DATA 1/21FFF01/, J/21FFF31/

- CALL POKE(1,0)
- CALL POKE(J, 5)
- CALL POKE(J,4)

RETURN

END

SUBROUTINE HGT

LOGICAL\*1 LTEST

LOGICAL\*1 LNBIT(8), LBUF(32), IPUT(91)
DIMENSION IODAT(100), IPICT(450), LIST(27)
LOGICAL\*1 IPATN(4), JPATN(4), KPATN(4), LPATN(4)
COMMON /POOL/ LASTP, ISW, INIT, LIST, LNBIT, LBUF, IODAT, IPICT,
\*IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT
DATA IPATN/276E1, 21561, 21291, 21951/,
\* JPATN/21311, 21761, 21501, 21251/,
\* LPATN/211A1, 21441, 21351, 21A61/
IF(IV. EQ. 3)GO TO 1000
CALL POKE(IGOA, IPATN(III>)

GO TO 9999

C

Contraction and the second

State V. Sugar

Contractive survey of the

1261012

1

i.t

X

1000 IF(LBUF(16), AND, LNBIT(8))G0 T0 167 IF(LBUF(15), AND, LNBIT(8))G0 T0 157 CALL POKE(IGOR, KPATN(III)) G0 T0 9999

C I

167 CALL POKE(IGOA, LPATN(III)) GO TO 9999

C .

157 CALL POKE(IGOA, JPATN(III))

С

9999 CALL POKE(IPRG, 5)

CALL POKE(IPRG,4)

INIT=LIST(15)

RETURN

END

SUBROUTINE PICTUR

INTEGER\*1INTWD, ISTIK

LOGICAL\*1 LWD, MIKE, KWD, IKE

LOGICAL\*1 LNBIT(9), LBUF(32), IPUT(91)

DIMENSION IODAT(100), IPICT(470), LIST(30)

COMMON/POOL/LASTP, ISW, INIT, LIST, LNBIT, LBUF, JODAT, IPICT,

\* IPRG, IGOA, IGOB, IGOC, IPUT, I, II, III, IV, IIII, IX, IPRT, LUBIT

EQUIVALENCE (LWD, INTWD), (KWD, ISTIK) DATG NPORT/2:007017, IPORT/2100F017, P57.057 DATA IFLIP/-17

182=10D8T(2)

IFLP0=0

С

С

いいたいとれていたの

E

**С**)

• 1

ł

GET COUNT OF PULSES TO BE LOADED

C

MSB2=IR2/64

IB2=MSB2\*64

LSB2=IA2-IB2

CSPLIT COUNT INTO TWO 6 BIT PARTS MOST AND LEAST SIG BITS

•

С

С

INTWD=MSB2

MIKE≑LWD

1NTWD=LSB2

IKE=LWD

167

· · · · · · ·

r,

S

C >

L.

S

C16 TO 8 BIT WORDS

с с

> MIKE=MIKE.OR.LNBIT(8).OR.LNBIT(7) IKE=IKE.OR.LNBIT(7)

CTHAT PUTS THE CONTROLS IN

C

С

CALL OUT(NPORT, MIKE) CALL OUT(NPORT, INE) IA2=IODAT(1)+3 MSB2=IODAT(2)

C.

?

00 1 ID=4, IA2

K=IODAT(ID)

IFLG=K

K=IABS(K)

N=K/10000.

L=K-N\*10000

M=L7100

L=L-M\*100

LL=L

IF (IFLG)7, 99999, 8

ICK=IFLP\*\*IFLP0

168

a bit is the work

£

IF(INIT.GT.LIST(4))GO TO 6 CALL OUT(IPORT,0) RETURN

DIG NOISE NEEDS A "SQUARED LOOK"

ŧ

C THIS IS THE RANDOM NOISE GENERATOR

99999 ISEED=12345

00 5 ID=1, MSB2

ISEED=ISEED\*31623

RAN=ABS(ISEED\*(1, 202, \*\*15-1, 222)

RAN=RAN+31. 5+2.

I I D=RAN

IF(MOD(IID,2), EQ. 0)G0 TO 5

С

C

C

C

INTWD=IID

IKE=LWD

IKE= NOT (LNBIT(7) OR IKE)

5 CALL OUT (NPORT, IKE)

6 CALL OUT(NPORT, 0)

RETURN

END

S

t

6

ţ

ないないとうできたの

A Stranks ...

States and a state of the state

# IF(ICK.GE.0) GO TO 70 IFLP0=1

M=MM\*100+M

ZM=M

ZL=LL

IFLP0 2

GO TO 10.41

mm=m

70

8

2K=LL

-60 TU 1

CONT INUE

K=L/10

L=L-K+10

IFKM. GT (500M=50\*KM-50)

ZK=⊦

ZK#2K\*6 2+P5

## Cl ≈L

## IF(N-1)101 104-105

101	2L=(ABS(56 7-2K)/9 →*2L+P5+3
	GO TO 102
10-	ZL=21-() ZF/9. (+(9-2L)+P5)

102	2M=M					
	IF(M. EQ. 0)ZM=1.					
1021	CONTINUE					
	Z=ABS(ZK-ZL)/ZN					
	ISTIK=IABS(ISW)					
104	DG 55 J≄1.M					
	2J=J					
C.						
C.						
	IF(N EQ. 0)INTWD=ZK+Z*ZJ+PS					
	IF(N. EQ 1)INTWD=LL					
`	IF(N.EQ 2)INTWD=ZK-2*2J-P5					
C.						
С						
	MIKE=KWD					
	IF(ISW)5500,5533,5522					
5500	MIKE=MIKE, AND. NOT (LNBIT(ISTIK))					
	GO TO 5533					
5522	MIKE=MIKE OP. LNBIT(ISTIK)					
5533	MIKE= NOT (LNBIT(7), OR, MIFE)					
	CALL OUT (NPORT, MIKE)					
55	CONTINUE					
<u>1</u>	CONTINUE					

the restury when

E

**}**; ¢

ŝ, ,

ĺ.

1]

15

) 7

APPENDIX G

. . .

5

Ċ,

Weder or were Were

1)

E

()

3

1

ş

STUDENT ERROR FILE PROGRAM

в

¢

.**†**.

۲

P

Ľ

ť,

and the second second

のないないのない

and the second second

いちょう いってき いっちん

£

PROGRAM ERRS 20 DIMENSION IPUT(91) LOGICAL+1 NAME(9) DATA NAME/YEY, YRY, YRY, YSY, Y2Y, Y0Y, YDY, YAY, YTY/ DATA IPUT/41, 7, 1, 0, 0, 8, 3, 0, 61, 24, 5, 7, 2, 0, 0, 8, 3, 0, 61, 24, 5,

- 7,3,0,0,8,3,0,61,24,5,
- 7, 4, 0, 0, 8, 3, 0, 61, 24, 5, 50+07

CALL OPEN(6, NAME, 0)

1 FORMAT(9)(1015, 1X, 2), 115)

WRITE(6,1)(IPUT(I), I=1,91)

ENDFILE 6

STOP

END

B TYPE ERRORS20, DAT

Ø

41	7	1	0	0	8	3	Ø	61	24
5	7	2	0	0	8	3	Ũ	6 <b>1</b>	24
5	7	3	0	0	8	Ξ	G	61	24
5	7	4	Ð	Ũ	8	Ĩ	0	61	24
5	0	0	Ũ	Ũ	0	0	0	ø	0
0	0	0	Ũ	0	0	0	0	0	0
0	0	0	Ø	0	0	0	0	0	0
0	0	Ø	ប	0	Ũ	0	Ø	0	0
0	0	0	0	0	0	0	0	0	0

173

Ċ

APPENDIX H

0

5

¢

a a v

.

h

Ċ

E

P

đ ,

Û

. . . . . . .

PICTURE CODE GENEFATOR

1220 LET W1=INT((63\*W1)/5+.05) 1230 LET L2=L/100 1240 LET L3#INT(L2+.05)\*100 1250 LET L2=(L-L3)\*100 1260 LET C1=(Z+L3+W9)\*-1 1270 LET C2=(Z+L2+W1)\*-1 1280 LET L0=L0+1 1290 LET ILL01=C1 LET L0=L0+1 1300 LET I(L0]=C2 1310 RETURN 1330 1340 1350 LET L0=L0+1 LET I[L0]=0 1360 LET LO=LO+1 1370 LET I[L0]=0 1380 1400 RETURN 1410 PRINT "DO THE REST OF THE PICTURE WITH RANDOM NOISE LAST" 1426 PRINT "THEN USE MENU 4" 143u 1440 RETURN 1450 LET M×LO 1460 1470 FOR J=1 TO M PRINT ILJ]; 1480 1482 NEXT J PRINT "IS THAT SATISFACTORY? (YES-NO)" 1484 1490 INPUT B≸ IF B#="YES" RETURN 1500 1510 LET L0=T3 1520 PRINT "TRY AGAIN" 1530 LET S=S+L5 9035 RETURN 9036 GOSUB 1460 904ù STOP 9999 END

E

**)** )

15

()

C

177

and a set of the set o

え ほうわしいろしてんしいま