

RADC-TR-79-130 Final Technical Report June 1979



CHARACTERIZATION OF MICRO-PROCESSORS AND MICROPROCESSOR SUPPORT CHIPS

General Electric Company

Thomas M. Ostrowski



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

THE COPY

ROME AIR DEVELOPMENT CENTER Air Force Systems Command Griffiss Air Force Base, New York 13441

79 07 27 008

Qualified requesters may obtain copies of Appendices A - F to this report from RADC (RBRM/Regis C. Hilow) Griffiss AFB NY 13441.

This report has been reviewed by the RADC Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-79-130 has been reviewed and is approved for publication.

APPROVED:

Regis C. Hilow Project Engineer

APPROVED:

JOSEPH J." NARESKY

Chief, Reliability and Compatibility Division

FOR THE COMMANDER: Oakn P. Husa

JOHN P. HUSS Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBRM) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered) READ INSTRUCTIONS BEFORE COMPLETING FORM REPORT DOCUMENTATION PAGE 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER RADC TR-79-130 TYPE OF REPORT & PERIOD COVERED Final Technical Rep CHARACTERIZATION OF MICROPROCESSORS AND Jan 99- Sep 78 MICROPROCESSOR SUPPORT CHIPS • 8. CONTRACT OR GRANT NUMBER(s) AUTHORION Thomas M. Ostrowski 30602-77-C-0012 PERFORMING ORGANIZATION NAME AND ADDRESS General Electric Company 100 Plastics Avenue Pittsfield MA 01201 11. CONTROLLING OFFICE NAME AND ADDRESS -1979 Rome Air Development Center (RBRM) Griffiss AFB NY 13441 14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office) 15. SECURITY CLASS. (of this report) Same UNCLASSIFIED 15a. DECLASSIFICATION/DOWNGRADING SCHEDULE 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 17. DISTRIBUTION STATEMENT (of the ebstract entered in Block 20. If different from Report) Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Regis C. Hilow (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Microprocessor Support Devices Test Methods Electrical Testing MIL-M-38510 Slash Sheets ABSTRACT (Continue on reverse side if necessary and identify by block number) The objective of this effort was to develop high test confidence level functional tests and parametric tests for selected microprocessors and microprocessor support devices; and then generate MIL-M-38510 slash sheets for them which conformed to military standards. This included worst case test situations, critical timing and generation of new test procedures where present or accepted methods no longer apply. Devices characterized were the 1802 CMOS microprocessor, 8228/38 system controller and bus driver, 8224 clock generator and driver and 6821 peripheral interface adapter DD , FORM 1473 UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered) · Mark And unpersymments testerion not construct and relative established with the careful and appearing with the careful and appearing the calling the careful and appearing the calling the careful and appearing the careful and appea

2.44 上村曾

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

PREFACE

149 175

This Final Report was prepared by General Electric Ordnance Systems, 100 Plastics Avenue, Pittsfield, Massachusetts, for Rome Air Development Center, Griffiss Air Force Base, New York, under contract F30602-77-C-0012. It covers the period January 1978 to September 1978. Mr. Regis C. Hilow, RBRM, was the RADC Project Engineer.

The work of this project was performed by the Electronic Circuits Engineering Operation and Components Engineering Unit. Project responsibility was held by Mr. Thomas Ostrowski of Circuit Design Engineering. Key individuals who made significant contributions to this report were Messrs. Barney Hajduk, Larry Roller, Richard English, Lawrence DeLuca, Winston Taylor, David Prystasz and Clarence Carey.

Accession For	
NTIS GRAALI DOC TAB Unannounced Justification	
Distribution/ Distribution/ Availability Codes Availability Codes	1
Dist special	1

CONTENTS

		Page
LIST OF FI	GURES	111
LIST OF TA	BLES	iv
SECTION I.	SUMMARY	I-1
SECTION II	. INTRODUCTION	II-1
SECTION II	I. TEST DEVELOPMENT FOR THE 1802 CMOS	
	CESSOR	III-1
1.	Introduction	III-1
2.	Summary	III-1
3.	Test Development for the CDP	TTT 0
4.	1802 Microprocessor	III-5
	(Test Sequence SP)	III-3
5.	Evaluation of Vendor E's Test for	EHR PICS
TO THE	Scratch Pad Memory	III-4
6.	SPM Test Development	III-7
7.	Bit Independence and Integrity (Vectors 1 - 7424)	III-7
8.	Register Independence and Transmission	111-1
	Gate Isolation (Vectors 7425 - 11728)	III-15
9.	Verification of 4 to 16 Decoder Inter-	,
	connections (Vectors 11729 - 12688)	III-16
10.	1802 Control Logic Test Development	
	(Test Sequence CL)	III-16
11.	Timing Circuitry	III-17
12.	I and N Decoders and Register Control Logic	III-17
13.	Arithmetic Logic Unit (ALU)	III-29
14.	I/O Interrupt Servicing	III-29
15.	Conditional Short/Long Branch/Skip	III-29
16.	SPM Increment/Decrement Addresses	III-30
17.	Registers (D, B, N, I, P, T, and X)	III-33
18.	Control Circuitry for N Outputs	III-34
19.	Test Vector Generation for Maximum	
	Execution Frequency At Two Different	
	Supply Voltages	III-34
	. A COMPARISON OF TWO TEST PATTERNS DEVELOPED	
FOR THE	CDP 1802 MICROPROCESSOR	TV-1

	Page
SECTION V. A COMPARISON OF TWO TEST PATTERNS DEVELOPED FOR THE 1802 CMOS MICROPROCESSOR	V-1
1. Introduction	V-1 V-2 V-2 V-6
SECTION VI. DEVELOPMENT OF A LOGIC INTEGRITY TEST FOR THE 8228/8238, SCHOTTKY BIPOLAR, SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU	VI-1
1. Objective	VI-1 VI-1 VI-2 VI-8
SECTION VII. DEVELOPMENT OF A LOGIC INTEGRITY TEST FOR THE 8224 CLOCK GENERATOR AND DRIVER FOR THE 8080A CPU	VII-1
1. Objective	VII-1 VII-1 VII-1 VII-1
SECTION VIII. GENERATION OF LOGIC INTEGRITY TESTS FOR THE 6821 PERIPHERAL INTERFACE ADAPTER	VIII-1
1. Objective	VIII-1 VIII-1 VIII-1

LIST OF FIGURES

SWAT .		Page
FIGURE 3-1.	CDP1802 Block Diagram	III-2
FIGURE 3-2.	Scratch Pad Memory Cell	III-3
FIGURE 3-3.	Flag Selection Circuitry	III-31
FIGURE 3-4.	Simplified Drawing Illustrating Increment/Decrement Circuitry for SPM Registers	III-32
FIGURE 3-5.	Worst Case Timing Diagram for Clock Frequency of 3.47 MHz and VCC = VDD = 10V	111-36
FIGURE 3-6.	Worst Case Timing Diagram for Clock Frequency of 1.84 MHz and VCC = VDD = 5V	111-37
FIGURE 6-1.	8228/38 Block Diagram	VI-2
FIGURE 6-2.	Vendor A's 8228/38 Logic Diagram	VI-3
FIGURE 6-3.	Vendor B's 8228/38 Logic Diagram	VI-4
FIGURE 6-4.	Flip-Flop Logic Diagram	VI-5
FIGURE 6-5.	Logic Diagram 8228/38 Bus Driver	VI-6
FIGURE 7-1.	8224 Configuration, Logic Diagram and Pin Names	VII-2
FIGURE 7-2.	8224 Clock Timing Diagram	VII-3
FIGURE 7-3.	8224 Test Circuit	VII-4
FIGURE 7-4.	Oscillator Input/Output Timing Diagram	VII-5
PTOUR 7-5	Initialization Procedure	WTT 6

LIST OF TABLES

			Page
TABLE 3	-1.	Sequence of Operations on Scratch Pad Memory by Vendor E's Tests	III - 6
TABLE 3	-2.	Sequence SP-SPM Test to OP Code Cross Reference	111-8
TABLE 3		Test Pattern Sequence for Verifying Bit Independence and Integrity	111-15
TABLE 3	-4.	Register Definition for Test Sequence CL .	111-18
TABLE 5	-1.	Slash Sheet Test Outline	v- 3
TABLE 6	-1.	Bus Driver Vectors	VI-7
TABLE 6	-2.	Functional Test for the 8228	VI-9
TABLE 6	-3.	Functional Test for the 8238	VI-15
TABLE 7	-1.	Functional Test for the 8224	VII-7

EVALUATION

The objective of this study was to electrically characterize microprocessors and various support devices over the defined temperature range of -55° C to $+125^{\circ}$ C. This includes assurance that the devices studied are technically accurate and function as designed.

To satisfy the above objective, the devices selected were tested under worst case loading, critical timing and worst case instruction sequences or test patterns. The prime microprocessor studied in this effort was the 1802 CMOS 8-bit fixed instruction device. This electrical characterization was undertaken to assure that the vector sets, used by RCA and NASA in preparing the initial military specification, gave a high testing confidence level and satisfied the test philosophy incorporated into other military (JAN) microprocessor specifications. This report contains detail of this comparison and general conclusions.

The support devices studied in this effort were the 8228/8238 system controllers, the 8224 clock generator and the 6821 peripheral interface adapter. These devices are used in systems with the JAN qualified 8080A and 6800 microprocessors. Draft JAN specifications were prepared as result of this work.

RADC, as Preparing Activity of MIL-M-38510, General Specification for Microcircuits, is responsible for managing the development and preparation of detail slash sheets for this specification. This study and future studies will be expanded in the microprocessor area and accelerated to provide DoD system builders with state-of-the-art devices specified to meet military environmental requirements.

REGIS C. HILOW

Project Engineer

SECTION I

SUM ARY

This report details a gate-level functional analysis performed on a microprocessor and microprocessor support devices. These results were used in the generation of MIL-M-38510 slash sheets (not included here). The characterized devices are listed below.

The microprocessor test philosophy used for this effort was established on previous contracts with RADC and was further developed and reported on in RADC report RADC-TR-78-138 June 1978 as a "Procedure For LSI Functional Test Development".

During this reporting period a similar characterization effort was in progress on one of the same devices being characterized on this program (1802 CMOS microprocessor). Included in this report is a comparison of the resulting test patterns of both programs and a comparison of the test philosophies.

Appendices to the report include pertinent test programs and test patterns also developed on this contract.

Characterized Devices

1802 CMOS 8-bit Microprocessor

8228/8238 System Controller and Bus Driver

8224 Clock Generator and Driver

6821 Peripheral Interface Adapter (Partial)

SECTION II

INTRODUCTION

Objective and Background

The characterization reported on herein is a continuation of similar effort transacted on this contract for RADC (F-30602-77-C-0012) and reported on in RADC report RADC-TR-78-138.

The objective of this program was to generate MIL-M-38510 slash sheets for selected microprocessors and support devices. New devices were selected for characterization primarily on the basis of military need. Also, where there was a similar need, established slash sheet processor families were augmented with additional support devices. Unguided proliferation of microprocessors is undesirable because of the extensive software support requirements and the need to additionally characterize companion support devices. These support devices can be more complex than the processor itself.

The functional test development philosophy that was used consisted primarily of partitioning large functions into basic functional blocks such as registers and multiplexers and then developing tests using proven test techniques (the detailed test development philosophy is documented in the RADC report previously mentioned in this section). Close coordination with manufacturers was maintained in order to facilitate test development and to ultimately provide a more practical test. All of the test development was based upon actual logic and detailed functional block diagrams supplied by manufacturers. This results in a very efficient and comprehensive test. In some cases manufacturer supplied tests were analyzed, augmented where necessary, and made to comply with the established test philosophy. The slash sheets were developed to provide tests that are independent of automatic tester types and are consistent with established military standards.

SECTION III

TEST DEVELOPMENT FOR THE 1802 CMOS MICROPROCESSOR

Introduction

The purpose of this section is to describe the functional tests developed for use in the MIL-M-38510 slash sheet for the CDP 1802 microprocessor (1470). The approach used in developing these tests consisted of separating the microprocessor into functional blocks and ensuring that the gate level circuitry in each block was verified. The "Procedure for LSI Functional Test Development" developed for RADC on this contract and documented in Report RADC-TR-78-138, June 1978 was used as a guideline. Functional test patterns received from Vendor E, the original source for the 1802, were used as the basis of the analysis. Vectors were inserted and revised, and sections of patterns completely replaced in the development of the tests described in the following report.

Summary

Tests developed by Vendor E were used so that, in addition to reducing test generation time, any known processor sensitivity checks put in by Vendor E and not readily apparent to users would be checked. The tests received from Vendor E consisted of 5000 vectors for verifying the scratch pad memory and 2500 vectors for verifying the remaining logic functions. Originally, it had been planned to spot check the vectors and review Vendor E's test philosophy to determine if they were performing the types of tests required to verify each functional block.

Investigation into Vendor E's vectors revealed that all functional blocks were not tested as thoroughly as initially anticipated. After further investigation, Vendor E was contacted to discuss problem areas. Personnel who developed these tests were no longer at Vendor E so the test strategy used in developing the tests was not clearly known. A thorough investigation of Vendor E's vectors was subsequently performed. It showed that the test patterns did not completely verify the functional blocks of the microprocessor. Tests for the scratch pad memory were rewritten and other tests were inserted into or appended to the control logic tests.

At the time of this analysis there were only two second sources for the 1802 microprocessor. Both second sources had full mask agreements which meant that Vendor E's gate level implementation would be used in manufacturing this device.

Therefore, test development was based upon Vendor E's gate level implementation. Any variation from this implementation would require investigating the revision at the gate level to determine the testing effectiveness of the existing tests.

A listing of the test patterns developed is included in Appendix E.

Test Development for The CDP 1802 Microprocessor

Tests developed by Vendor E for the CDP 1802 microprocessor were investigated. It was found that portions of the microprocessor were not completely verified by these tests. Additional vectors were generated to complete the verification of functional blocks with proven test patterns.

The 1802 microprocessor was divided into functional blocks, and each block was analyzed. The microprocessor was initially separated into the functional blocks defined in the block diagram from Vendor E's specification shown in Figure 3-1. The control logic block was further partitioned into specific functions. The main divisions of the control logic consisted of: Timing Circuitry, I Decoders, N Decoder, Conditional Short/Long Branch/Skip Logic, Register Control Logic, and I/O Interrupt Servicing Logic.




Figure 3-1. CDP1802 block diagram

1802 Scratch Pad Memory Test (Test Sequence SP)

The scratch pad memory (SPM) in the CDP 1802 microprocessor consists of a 16 x 16 bit register array. Each of the 16 bit registers is selected by a 4 to 16 bit decoder. Once selected all 16 memory bits of the register are enabled for either the read or write operation.

Register array verification is accomplished by ensuring register independence, bit independence, and integrity of unique registers. Register independence is verified by writing into one of the registers and checking that the others are not affected. Bit independence is shown by having each bit in a zero and one state while other bits are in the complemented state, not necessarily all at once, sometime in the testing sequence.

Each scratch pad memory cell (bit) in the 1802 contains two cross-coupled inverters which form a flip-flop storage element as shown in Figure 3-2. Single transistor transmission gates are employed to perform the sensing and storing operations in the storage-cell selection.

Tests which verify the operation of the scratch pad memory cell must ensure that both the cross-coupled inverters and the transmission gates are functioning correctly. The cross-coupled inverter operation is ensured by writing a logic "l" over a logic "O" and writing a logic "O" over a logic "l" (integrity).




Figure 3-2. Scratch pad memory cell

Test requirements for transmission gates must ensure that the gate will:

- 1. Transmit a logic "l"
- 2. Transmit a logic "0"
 - 3. Present a high impedance for a 0, 1 and 1, 0 condition.

Based upon this philosophy, the tests required to ensure that each cell in the scratch pad memory is functioning correctly are as follows:

- 1. Write a logic "l" over a logic "O".
- 2. Write a logic "O" over a logic "l".
- 3. Read a logic "1" out of the memory cell when a logic "0" previously existed on this Bus line.
- 4. Read a logic "O" out of the memory cell when a logic "l" previously existed on this Bus line.

The first two tests ensure that the memory cell will transmit and latch logic levels "l" and "O". Tests three and four verify the bidirectional high impedance operation of the memory cell.

Evaluation of Vendor E's Tests for Scratch Pad Memory

The tests developed by Vendor E to test the 16 x 16 bit register array in the 1802 microprocessor performed some of the above memory cell test requirements. The following section gives a brief description of these tests. The sequence of steps for testing the registers was as follows:

- 1. Write "1" s into lower order bits of even registers.
- 2. Write "1 "s into upper order bits of odd registers.
- 3. Read (verify) "1" s in upper order bits of odd registers, and write "0 "s into lower order bits of odd registers.
- 4. Read "1"s in lower order bits of even registers, and write "0"s into upper order bits of even register.
- 5. Read (OOFF)* and write "O "s over "l" s in lower order bits of even registers.

NOTE: In defining a 16 bit pattern, four (4) hexadecimal characters are used.

- 6. Read (FF00) and write "0"s over "1"s in upper order bits of odd registers.
- 7. Read (0000) and write "1"s over "0"s in lower order bits of odd registers.
- 8. Read (0000) and write "1"s over "0"s in upper order bits of even registers.
- 9. Read (OOFF), increment by 1, read (OlOO), write (3A52), read (3A52), and increment by 1 contents in register 1.
- 10. Read (FF00), increment by 1, read (FF01), write (4A53), read (4A53), and increment by 1 contents in register 2.
- 11. Read (OOFF), increment by 1, read (OlOO), write (5A54), read (5A54), and increment by 1 contents in register 3.
- 12. Read (FF00), increment by 1, read (FF01), write (6A55), read (6A55), and increment by 1 contents in register 4.
- 13. The previous four steps are performed on the remaining 5 through 15 registers except a different pattern is written into each register.
- 14. Patterns remaining in registers after steps 9 13 are read from registers 1 through 15.

The sequence of operations performed by these tests on the scratch pad memory is summarized in Table 3-1. This table illustrates what test requirements were fulfilled.

Vendor E's tests did ensure that a l can be written over a O in the upper order bits of the even registers and the lower order bits of the odd registers. They also verified that a O can be written over a l in all the bit positions of the odd registers and the lower order bits of the even registers.

Writing a l over a 0 in all the lower order bits of the even registers and all the upper order bits of the odd registers, and writing a 0 over a l in all the upper order bits of the even registers was not verified.

Memory Cell Operation	Eve		Regis			-	apabi Verif			
Write		FF								
Write	rent ka		FF							
Read			FF							
Write			100	00						
Read		FF								
Write	00	FF	-nd							
Write		00			Write	0	over	1	in	E.O
Read			FF	00						
Write			00		Write	0	over	1	in	0.1
Read			00	00						
Write				FF	Write	1	over	0	in	0.0
Read	00	00								
Write	FF				Write	1	over	0	in	E.1
Read	FF	00	00	FF						
Write & Read	FF	01	01	00	Write	0	over	1	in	0.0
Write & Read		Unique	Patter	ns						
Write	Previ	ous Patt	ern +1				541			
Read		rns in a leting a					ne no			

Table 3-1. Sequence of operations executed on scratch pad memory by Vendor E's tests.

Transmission gate bidirectional high impedance capability is ensured if prior to reading the data from a register under test its complemented data is read from or written into another register. Vendor E's patterns did not completely verify this capability in the scratch pad memory. A sample of registers investigated in detail showed that only one-fourth of the transmission gate high impedance states were tested with Vendor E's patterns.

SPM Test Development

The SPM tests received from Vendor E did not verify the operation of the SPM. No one requirement was completely checked with these tests. Since efforts to augment these patterns were very inefficient, a new set of tests were developed which verified the SPM. A cross reference of vector numbers to mnemonic instructions for the newly developed SPM test is listed in Table 3-2 (Sequence SP). Tektronix programs utilized in generating the test vectors are described in Appendix D.

Bit Independence and Integrity (Vectors 1-7424)

Bit independence in registers was verified by reading a l and a 0 in each bit position while the other bits contained the complemented state. The patterns developed consisted of writing l's in the upper ordered 8 bits and 0's in the lower ordered 8 bits. This pattern and its complemented pattern show that the upper 8 bits and lower 8 bits are independent of each other. The next pattern consisted of alternating four l's and four 0's in the registers. The succeeding pattern was its complement. After writing and reading these four patterns, isolation is verified between the first 4 bits and the remaining 12 bits, the second 4 bits and the 12 other bits, the third four bits and the 12 other bits, and the last 4 bits and the first 12 bits. This method was continued until alternating l's and 0's were used and isolation between every bit was verified. Isolation, but not worst case leakage, between cells was checked with these patterns.

These patterns for verifying isolation were resequenced to ensure the capability of writing a l over a 0 and a 0 over a l in each bit (bit integrity). The resequenced patterns also verify the capability of writing a l over a l and a 0 over a 0. Vendor E's implementation of the SPM does not require this particular test (writing a l over a l and a 0 over a 0) since there are no feedback path connections. The resequenced patterns necessary to verify the above conditions are shown in Table 3-3.

OP Codes

Test No.	Mnemonic	<u>Hexadecimal</u>	Da	ata
erode l ner l	RESET & INITIAL			
33 81	LBR	CO	FF	00
81	te testast tonew soca	CO	FO	FO
129		CO	00	FF
129 177		CO	OF	OF
225		CO	CC	CC
273		CO	AA	AA
321	ton bab Blackney for	CO	33	33
369	mon saw di emportupit	CO	55	55 FE
417	LBR	CO	FF	FE
465	SEP 1	D1		NEV.
497	LBR	CO	FF	00
545	aloced SFT seet is	CO	FO	FO
503	o og mins it is seen to	CO	00	FF
593 641	in Appendix D.	CO	OF	OF
680		co	CC	CC
727	I HOW I her made)	vales soul co	AA	AA
689 737 785		CO	33	
922	A ROLLY OF THE STREET	CO	22	33
833 881	TDD	00	55 FF	55 FE
001	LBR	CO	rr	FE
929	SEP 2	D2	7777	00
961	LBR	CO	FF	00
1009	Property and Company of the Company	CO	FO	FO
1057	THE PROPERTY OF THE PARTY OF TH	CO	00	FF
1105		CO	OF	OF
1153	SUMBLE BUT SEE STEW	CO	CC	CC
1201	01 4 BT 05 C 80 4 M 4 W	CO	AA	AA
1249	A TAY SAY SAY SAY A MEAN SEA	CO	33	33 55 FE
1297	B-0000 TH 0 UTFOR 2	CO	55	55
1345	LBR	CO	FF	FE
1393	SEP 3	D3		
1425	LBR	CO	FF	00
1473	want noise business a	CO	FO	FO
1521		CO	00	FF
1521 1569 1617	ing legicies were	CO	OF	OF
1617	bus 0 semago I is 20	co	CC	CC
1665	because of early of	CO	AA .	AA
1713	time I s tayo I s so	CO	33	33
1761	nes for each MES or	CO	33 55 FF	33 55 FE
1809	LBR	CO	प्रम	FE
1857	SEP 4	D4	918 9	
1889	LBR	CO	FF	00
1937	JICIN I	CO	FO	FO
1085		CO	00	FF
1985				
2033	177	CO	OF	OF
2081	LBR	CO	CC	CC

Table 3-2. Sequence SP - SPM test to OP code cross reference

2129 2177 2225 2273 2321	LBR LBR SEP 5	CO CO CO	AA 33 55 FF	AA 33 55 FE
2353 2401 2449 2497	LBR	D5 C0 C0 C0 C0 C0	FF FO OO OF CC AA	OO FO FF OF CC AA
2545 2593 2641 2689 2737 2785 2817 2865	LBR SEP 6	CO CO D6	33 55 FF	33 55 FE
2913 2961 3009 3057 3105	LBR	CO CO CO CO CO	FF FO OO OF CC AA 33	OO FO FF OF CC AA 33
3153 3201 3249 3281 3329	LBR SEP 7 LBR	CO CO D7 CO CO	55 FF FF FO	55 FE 00 F0
3377 3425 3473 3521 3569 3617 3665 3713	LBR SEP 8	CO CO CO CO CO D8	00 OF CC AA 33 55 FF	FF OF CC AA 33 55 FE
3745 3793 3841 3889 3937 3985 4033 4081	LBR	CO CO CO CO CO	FF FO OO OF CC AA 33 55 FF	00 F0 FF OF CC AA 33 55
4129 4177 4209 4257 4305 4353 4401	LBR SEP 9 LBR	CO D9 CO CO CO CO	FF FO OO OF CC	55 FE OO FO FF OF CC
4449 4497	LBR	CO	33	AA 33

4545 4593	LBR LBR	CO	55 FF	55 FE
4641	SEP A	DA		
4673	LBR	CO	FF	00
4721 4769		CO	FO	FO
4769		CO	00	FF
4817		CO	OF	OF
4817 4865		CO	CC	CC
4913 4961		CO	AA	AA
4961	1	CO	33	33
5009	A. A	CO	55 FF	33 55 FE
5057	LBR	CO	FF	FE
5105	SEP B	DB		
5105 5137 5185	LBR	CO	FF	00
5185		CO	FO	FO
5233		CO	00	FF
5281		CO	OF	OF
5329	99	CO	CC	CC
5233 5281 5329 5377 5425		CO	AA	AA
5425		CO	33	33
5473		CO	55	55 FE
5521	LBR	CO	FF	FE
5569 5601 5649 5697 5745 5793 5841 5889	SEP C	DC		
5601	LBR	CO	FF	00
5649		CO	FO	FO
5697		CO	00	FF
5745	1000	CO	OF	OF
5793		CO	CC	CC
5841		CO	AA	AA
5889		CO	33	33
5937 5985		CO	55 FF	33 55 FE
5985	LBR	CO	FF	FE
6033 6065	SEP D	DD		
6065	LBR	CO	FF	00
6113		CO	FO	FO
6113 6161		CO	00	FF
6209		CO	OF	OF
6257		CO	CC	CC
6305		CO	AA	AA
6353		CO	33 55 FF	33 55 FE
6401		CO	55	55
6449	LBR	CO	FF	FE
6497	SEP E	DE		
6529	LBR	CO	FF	00
6577		CO	FO	FO
6625		CO	00	FF
6529 6577 6625 6673	700	CO	OF	OF
6721 6769		CO	CC	CC
6769		CO	AA	AA
6817		CO	33 55	33
6865		CO	55	55
6913	LBR	CO	FF	FE

6961 6993 7089 7137 7185 7233 7281 7329 7377 7425 7457 7457 7553 7585 7617 7649 7617 7745 7777 7809 7841 7873 7969 88127 8001 8033 8065 8097 8161 8193 8225 8257 8289 8353	SEP F LBR LBR LDX PLO 0 PHI 0 PHO 1 PHI 1 PLO 2 PHI 2 PLO 3 PHI 3 PHO 5 PHO 5 PHO 6 PHO 6 PHO 7 PHO 6 PHO 7 PHO 7 PHO 8 PHO 8 PHO 9 PHO 8 PHO 9 PHO A PHO B PHO B PHO D PHO D PHO D PHO D	DF CO CO CO CO CO CO CO CO CO CO CO CO CO	FF FO OO OF CC AA 3355 FF OO	OO FO FF OF CC AA 333 555 FF
8353 8385 8417 8449 8481 8529 8561 8593 8625 8657 8689 8721 8753	PLO E PHI E LDX LBR PLO O PHI O PLO 1 PHI 1 PLO 2 PHI 2 PLO 3 PHI 3	AE BE FO CO AO BO A1 B1 A2 B2 A3 B3	FF FF	FO

8785 8817 8849 8881 8913 8945 8977 9009 9041 9089 9121 9153 9185	PLO 4 PHI 4 PLO 5 PHI 5 PLO 6 PHI 6 PLO 7 PHI 7 LBR PLO 8 PHI 8 PLO 9 PHI 9 PLO A	A4 B4 A5 B5 A6 B6 A7 B7 C0 A8 B8 A9 B9	FF FO
9249 9281 9313 9345 9377 9409 9441 9473 9505 9537 9569 9649 9681 9713 9745 9777 9809 9841 9873	PHI A PLO B PHI B PLO C PHI C PLO D PHI D PLO E PHI E SEP O LDX LBR PHI F PLO F PHI E PLO D PHI C PHI C PHI C	BA AB BB AC BC AD BD AE BE DO FO CO BF AF BE AE BD AD BC AC	00 0000
9905 9937 9969 10001 10033 10065 10097 10129 10161 10193 10225 10257 10289 10321 10353 10385 10417 10449	PHI B PLO B PHI A PLO A PHI 9 PLO 9 PHI 8 PLO 0 PHI 7 PLO 7 PHI 6 PLO 6 PHI 5 PLO 5 PHI 5 PHI 4 PLO 4 PHI 3	BB AB BA AA B9 A9 A9 B8 A8 A0 B7 A7 B6 A6 B5 A5 B4 A4 B3	200 10 20

10481 10513 10545 10577 10609 10641 10673 10721 10753 10785	PLO 3 PHI 2 PLO 2 PHI 1 PLO 1 LDX LBR PHI F PLO F PHI E PLO E	A3 B2 A2 B1 A1 FO CO BF AF BE AE	FF FF FO
10849 10881 10913 10945 10977 11009 11041 11073 11105 11137 11169 11201	PHI D PLO D PHI C PLO C PHI B PLO B PHI A PLO A PHI 9 PLO 9 PHI 8 PLO 8	BD AD BC AC BB AB BA AA B9 A9 B8 A8	
11233 11281 11313 11345 11377 11409 11441 11473 11505 11537 11569 11601 11633 11665 11697 11729 11761	LBR PHI 7 PLO 7 PHI 6 PLO 6 PHI 5 PLO 5 PHI 4 PLO 4 PHI 3 PLO 3 PHI 2 PLO 2 PHI 1 PLO 1 SEP 1 LBR	CO B7 A7 B6 A6 B5 A5 B4 A4 B3 A3 B2 A2 B1 A1 D1 CO	FF FO
11809 11841	SEP 2 LBR	D2 CO	89AB
11889 11921	SEP 4 LBR	D4 CO	76 54
11969 12001 12049 12081 12113	SEP 8 LBR SEP E SEX E STR 1 SEX 1	D8 CO DE EE 51 E1	0123
12177 12209	INP E SEP D	6E DD	00

12241	SEX D	ED	
12273	STR 2	52	
12305	SEX 2	E2	
12337	INP D	6 D	00
12369	SEP B	DB	
12401	SEX 4	E 4	
12433	INP B	6в	00
12465	SEX B	EB	
12497	STR 4	54	
12529	SEX 8	54 E8	
12561	SEP 7	D7	
12593	OUT 7	D7 67	00
12625	SEX 7	E7	
12657	STR 8	E7 58	
12689			

100

Table 3-3. Test pattern sequence for verifying bit independence and integrity.

Register Independence and Transmission Gate Isolation (Vectors 7425-11728)

Operations on one register must not affect or be affected by any other register in the SPM register array. Independence between registers must be tested to ensure this condition.

Verification of register independence in the SPM was performed in two parts. The first part ensured that writing into lower ordered registers had no effect on any higher ordered register, and the second portion ensured that writing into higher ordered registers had no effect on any lower ordered registers.

Upon completion of verifying bit independence and integrity all the SPM registers are filled with 1's. These 1's are read out of the registers and 0's are written into them. This process of writing 0's over 1's is performed on the SPM in ascending register order starting with register 0 and continuing to register E, register F is used as the program counter register. These tests show that writing zeros in lower ordered registers has no effect on 1's in any higher ordered register. This process is repeated except 0's are read out of the SPM registers while writing 1's into them in the same ascending register order. At this point in the test sequence it has been shown that writing 0's or 1's into lower ordered registers has no effect on any higher ordered register.

The second part of verifying register independence in the SPM was performed using the same technique as the first part except the order of accessing the registers was reversed. That is the first register accessed was F, the last register accessed was 1, and register 0 was the program counter. Thus, showing that writing 0's or 1's into higher ordered registers has no effect on any lower ordered register.

In addition to showing register independence, these tests were used to verify TG isolation in each memory cell. Prior to reading a bit from a register under test its complement was written into the program counter register. Thus, if TG isolation was inadequate either the PC register or the register under test would produce wrong data on the MA outputs. The PC register was initially loaded with 000016 when the sequence of reading 1's was performed in ascending register order and again loading 000016 into the PC preceding this operation on registers 8 through F. The PC register was loaded with FFFO preceding the operation of reading 0's in ascending register order and again reloading FFFO into the PC register preceding this operation on registers 8 through F.

This preloading procedure verified TG isolation for 1, 0 and a 0, 1 condition in every register.

Verification of 4 to 16 Decoder Interconnections (Vectors 11729 - 12688)

One of three registers, designated by P, X, and N, selects any one of the 16 SPM registers. Connections from the decoder to the SPM cells were verified in the register independence tests on the SPM. The connections from each of the three designating registers to the 4 to 16 bit SPM decoder must also be ensured.

The technique used to ensure these decoder connections consisted of writing unique data into SPM registers 1, 2, 4, and 8 using designating register P. This unique data was read out of each SPM register by selecting it via designating register N while the complement of register N is in P and X. This is repeated for designating register X. The designating data 1 (0001), 2(0010), 4(0100), and 8(1000) also verifies independence of each data line and bit in the designating registers by walking a one through a field of zeros.

1802 Control Logic Test Development (Test Sequence CL)

Verification of the remaining circuitry was accomplished by separating it into specific functions and ensuring that each functional block was tested. These blocks consisted of timing circuitry, I and N decoders, arithmetic logic unit, I/O interrupt servicing logic, conditioning short/long branch/skip logic, SPM increment/decrement logic, and registers D,B,N,I,P,T, and X. Test requirements for each block were defined and the testing effectiveness of Vendor E's tests for each block was evaluated. Tests were inserted or appended where necessary. Vendor E's test patterns and GEOS's insertions comprise vectors 1-2754 of sequence CL. The remaining vectors 2755-5938 were appended to complete the testing of functional blocks with proven test patterns.

Table 3-4 contains a cross reference between vector numbers in sequence CL to OP codes and data. The two rows of register

data indicate the data verified (top data) and stored (bottom data) for each instruction. The table uses hexadecimal notation to represent 4 bits of binary data.

Test numbers refer to the start of the fetch cycle for the specified OP codes. As shown in this table only five of the SPM registers (registers 0,1,2,7 and F) are utilized extensively in this sequence. All SPM registers are thoroughly tested in sequence SP

The following sections describe the required tests for each function, and methods of implementing these tests in the microprocessor.

Timing Circuitry

The basic timing signals in the 1802 microprocessor are produced by two blocks of circuitry.

The first block, generation, generates pulses corresponding to specific clock cycles. The second block, decoding, provides desired pulses from the generated signals. The signals from this timing circuitry are gated with other control logic signals to produce the desired synchronous signals. The signals from the timing decoder circuitry occur every eight clock pulses (1 machine cycle). Every machine cycle is dependent on the occurrence of these basic timing signals. Therefore, applying inputs and monitoring outputs defined in worst case timing diagrams ensures the operation of the timing generation circuitry.

I and N Decoders and Register Control Logic

The I and N decoders translate the contents of the I and N registers (OP code) into signals required for the operation of the remaining control logic. The initial I decoder is a 4 to 16 bit decoder. To verify the operation of this circuitry all combinations of I must be applied, i.e., every instruction type must be executed. The N decoder is not a straight 4 to 16 bit decoder. It consists of control logic which does not require application of every combination of N to verify its operation.

The Register control logic consists of logic which directly controls the operation of the registers. Specific output combinations from the I and N decoders are gated with timing signals to control registers. The major portion of this logic is exercised during ALU operations (I = 716 or F16).

The decoder and register control logic circuitry was verified by insuring that every gate was exercised with their proven test vectors. Signals to each gate were defined and input conditions analyzed to ensure that the gates were verified. The original control logic tests met the GEOS testing requirements for this portion of the control logic circuitry and no tests were added.

			tie.	be		ba	REAL.	1	1	1	1	1	1	POL	1	1	1	1	1
	R(F)	10	101	91		a de		l e r			200			100	100	33			
	R(7)	9	9	100	80 E		Lac es:		3	32								le i	
	R(2)									CB	CB	CBCB					CBCA CBC9		
	R(1)	10.	in i	. 6 3 60 3 7	east sit			CB	CB CB		i la	186 1904		int int		l a	CBCB	CBCC	CBCE
	R(0)		0000	0000	0001	0002	0003	0000	0000	2000	0007	8000	0009 0000A	0000 0000	0009 0000A	ооод			
	图	0			9	В	0	O	80	8	8	9	Œ,	Cr.	0	00	fs.	0	A
	જા	0																	7
	門	-1	AR B		0	6	35	B	m	8	æ			D27 93	0	0			
	Al	180	2.7		8	CB		CB	CB	CB	CB	9.00			8		88	193	
	심		- 1			0						0							
	EH		168				7 0 1			11115		10	10			00	iba		
	MI MI	0	0.7		0	0	0	0	0	0	0	0	0	0	0	1 2			
	ROT		10																
DATA				00	00	СВ		02		- 9				60 00	88			- Gq	20
HEXADECIMAL	NI II	8			•05	F4	El	A1	B1	A2	B2	62	78	CB	69		73	11	7B
MNEMONIC		RESET	INITIALIZE	DMA-OUT	LD2	ADD	SEX 1	PLO 1	PHI 1	PLO 2	PHI 2	MARK	SAV	LBNF	1NP 9	INTERRUPT	STXD	INC 1	SEQ
TEST NO.		16	5	23	39	17	103	135	167	199	231	263	295	327	375	407	423	455	184

Table 3-4. Register definition for test sequence CL.

	<u>a</u>		i																
	R(F)																		
	R(7)															OE		CB	
	R(2)													CBC9 CBC8			CBCB		
	R(1)	CECF	CHDO	CBD2 CBD4	CBD4 CBD6	CB28	CB28 CB29	CB29 CB2A	CB2A CB2C	CB2C	CB2D		CB2E	CB2F CB30	CB30 CB31	CB31	CB32 CB33	CB33 CB34	
	R(0)						000A	000A 000B		000B	0000 0000	0000 0000	OOOD		OE				
	Ы	0	-	8	N	9	9	9	9	9	9	9	2	9	9	9	9	9	
	(A)	0																	
	D III							8	स्	संस					OE		CB	CB	
	됩								0						F				
	H																		
	×I						0												
	21	1	7	-	1	1	1	7	-	1	7		1	1	1	1	1	-	
DATA			ည	26	13	28		8	01		40 3A	01 10	30						
HEXADECIMAL	NI	7.A	38	33	34	3A	BO	04	FF	50	00		65	22	80	A7	92	B7	
MNEMONIC		REG	qKP	B.0	Bl	BNZ	SEX 0	LDA 0	SMI	STR 0	IDL	DMA-IN	our 5	DEC 2	GLO 0	PLO 7	GHI 2	PHI 7	
TEST NO.		519	551	583	615	249	629	117	743	775	807	855	887	919	951	983	1015	1047	

Table 3-4. Register definition for test sequence CL.

(F)	
R(Z)	
R(2)	CBC8 CBC9 CBC9
CB34 CB37 CB37 CB33 CB33 CB33 CB33 CB33 CB33	1A0C 1A01
R(0) R(0)	
H	m m
	90
	°
×1 0 0 0 0 0 0 0 0 0 0 0 0	
	100
04 6A 00 00 00 00 00 00 00 00 00 00 00 00 00	
IMAL	
HEXADECIMAL 1N C6 72 73 70 CC CC CC CC TA 74 74 74 74 74 78 81	D2 F6
0) (S) (S) (S) (S) (S) (S) (S) (S) (S) (S	
LSNZ SAV LDXA STXD STXD LSIE LSIE DIS DIS ADC WAIT (6) WAIT (15) BNF SHLC	SEP 2
1079 1187 1189 1189 1188 1188 1188 1188 11	1615

Table 3-4. Register definition for test sequence CL.

. 37	. F5	. AO	. 77	CF	90				
古	SD	PLO 0	SMB	LSDF	PHI 0	WAIT (1)	LOAD	DMA-IN	WAIT (1)
1935	1961	1999	2031	2063	2111	2128	2129	2176	2219

1311

130

Table 3-4. Register definition for test sequence CL.

R(F)

R(7)

R(2)

R(1)

R(0)

IE &

T DF D

۲۱ م ۲۱

DATA

HEXADECIMAL

MNEMONIC

TEST NO.

Z|

비급

0

2 2

N

9F 55

34 F1

B

1679

CBOR

0013

A

77

0

a

30

35

B2

1775

A7

PLO 7

1743

OR

1711

99

F2 36

AND

1807

CU

FE

AA

FB

XRI

B3

1871

B7

PHI 7

1903

CB5D EE

0013

0013

1100

田

田田田

0

TEST NO.	MNEMONIC	HEXADECIMAL	DATA											
		N			E-I	심	Al	凹	回回		R(1)	R(2)	R(7)	R(F)
		:	5	a c				_		1313		5000		
2225	RET	2	3						100)	1314				
2257	DMA-IN									1315				
2273	INTERRUPT		54	1		10		0						
2289	SAV	82		1	2 1	10					1402	2000		
2321	DMA-OUT		24	-						1315				
2340	RESET	•		0 1	0			-	0	1316				
2341	INITIALIZATION	TION		0						0000				
2359	DMA-IN		33	0						0000				
2375	LOAD													
9307	DMA-OIFF		58	0						0001				
2413	SEX 1	E1		0	1					0002	1402			
2435	WAIT (1)													
2437	LOAD	8		0										
2465	INTERRUPT		00	011	2	10		0						
2481	IDL		10	1					00					
	1			1						0003				
253	DMA-AN RFT	70	07	12	0			-	0		1A1B 1A1C	2000		
2531	1771		-											

Table 3-4. Register definition for test sequence CL.

Table 3-4. Register definition for test sequence CL.

	R(F)																	
	R(7)																	
	R(2)			CD00	CD01	CD03	CD04 CD06	CD06	CD08	CDFF	CEOO CEO3	CEO3	CEO4	CEO5 CEO8	CEO8	CEOA	07FF 0801	0802
	R(1)	1A20	1A21 1A23	1A23 1A24		1824				1824		1824	1A24 1A23					
	R(0)																	
	띰	Œ	Œ	F	ţ.	压	Œ.	Œ	Ē	Œ,	Œ,	Œ	Œ	Œ	Œ	E	Œ,	Œ,
	<u>ଜା</u>	0		1														
	田田田	Ŭ	00			04	00,≠	20	00 _*	10	00,	80	80	00,	70	8	00	3
	심		0		0	1	*	1	*	1	*			*	1	*		*
•••	EHI																	
	×I			12		ч				7		7						
	A.I	1	1	10	S	a	a	2	C	2	2	2	R	a	a	CI	CU I	N
DATA		0000	8	12	FF	07	FF	50	नम	10	00 00	18		0000	00	OTFF	90	PPFF
HEXADECIMAL	NI	20	FC	70	33	F5	32	7.F	3.4	F7	25	F3	73	90	É	CA	FD	CE
MUEMONIC		LSIE	ADI	RET	BDF	S	PZ 28	SMBI	BNZ	SM	TBZ	XOR	STXD	TSNZ	SDBI	LBNZ	Ids	TSZ
TEST NO.		3123	3171	3203	3235	3267	3299	3331	3363	3395	3427	3475	3507	3539	3587	3619	3667	3699

Table 3-4. Register definition for test sequence CL.

	R(7) R(F)							4433 4435	4435 4435	4436 4437	4437 4439	4439 443B	443B 443C	443C	4 FFF 5000	FFFE	FFFE	0000
		0802 0804	1A23 0804 1A22 0805	0805 0807	0807 0808	0808 08FF	1A22 08FF 1A23 0900										0900 08FF	
	R(0)												2000		0007			8000
	四四	Œ,	Œ	A	Ę	Œ	Œ	Œ,	1 0	O F	Œ	0	Œ,	0	0	(St.)	ይ	Œ
	DE D IE	80	80	00≠	1 01	00≠	0	O PF			00	00=	1 FF	1	1		10 FF	00
	KI FI		1	13/2			10			*					0 %		FF	
	۱۵	N	N	2	a	a	ar	7	-	7	1	7	7	7	~ B	ß.	Œ,	GE,
DATA		80		FF	8	FF	20	02	मुसुस	00	00	FF	FF	वस स्म	RR	FFFE		
HEXADECIMAL	II	F8	73	32	7E	3A	17	7F	65	7.A	FA	3,8	P.5	63	70	00	62	06
MNEMONIC		LDI	STXD	BZ	SHIC	BNZ	DIS	SMBI	LSNO	REQ.	ANI	BNZ	SD	LBDF	RET	LBR	MARK	GHI O
TEST NO.		3747	3779	3811	3843	3875	3907	3939	3971	4019	4051	4083	4115	4147	4195	4227	4075	4307

Table 3-4. Register definition for test sequence CL.

	R(F)	0000 7FFF	3999 8999	7FFF 8000	8000 3FFF	3FFF 3PPP	3FFF 1FFF	2555 1 FFF	1FFF OFFF	885B	OPFF F7FF	F855 F7FF	F7FF E3FF	E388 E388	E3FF D1FF	D200 D1FF	DIFF	D201 D203
	R(7)						F											
	R(2)			08FF														
	R(1)																	
	R(0)																	
30	띰	Œ	[t ₄	E4	Œ,	[E4	Œ	Œ	F	E4	阵	R	Œ	E	Œ	Œ	压	(£4
	જા																	
	田田		8	FF		FF				FF						FF		
	DF D																	
	H																	
	×I		GE,			E4										Œ	ß.	CE,
	P-I	Œ	GE,	Œ,	DE4	Œ	Œ	B4	Œ,	Œ,	Œ	G.	ß.	ß.	Œ,	E4	Œ	E4
DATA		7FFF			3F FF		1FFF		OFFF		F7FF	66	E3FF	AA	DIFF		AA	AA
HEXADECIMAL	IN	8	73	82	. g	73	့	28	00	73	00	2F	00	2F	00	73	61	62
MNEMONIC		LBR	STYD	GLO 2	LBR	STATO	LBR	DEC F	LBR	STXD	LBR	DEC F	LBR	DEC F	LBR	STXD	L #110	0UT 2
TEST NO.		4339	4387	4419	4451	0077	4531	4579	4611	4659	1691	4739	1227	4819	4851	4899	1604	4963
										**								

Table 3-4. Register definition for test sequence CL.

	R(F)	D203 D205	D205 D206	D206 D207						D207	D207 D208	D208 D209	D209 D20A					
	R(7)																	
	R(2)				08 FF 08 FE			OSFE OSFD			08FD 08FC			08FC 08FB			08FB	08FA
	R(1)																	
	R(0)				8000	0000 0000A	000A 000B		000B									
	田田	Ľ.	<u> </u>	Ç£4	[Et.	[Es	Eq	[E ₄	[Ec.	E4	[E ₁	Œ,	Œ,	Œ	E4	Œ	[Eq.	Œ.
	IE R																	
	Al																	
	심																	
	EI				FF OF			55 5			CC OF			0F 33			33 AA	
	×I	ß.	GL,		E 0	U		ပပ	0		014	8		mm	A		AA	2
	٩١	ße,	Œ,	E 0	0	0	00	O	O	OF	Œ	Et.	r _m m	3	3	MA	Æ	A
DATA		AA																
HEXADECIMAL	NI	179	설		62	EC	22	62	EO	DF	62	E3	D3	62	EA	DA	62	B5
MNEMONIC		OUT 4	SEX F		MARK	SEX C		MARK	SEX 0	SEP F	MARK	SEX 3	SEP 3	MARK	SEX A	SEP A	MARK	SEX 5
TEST NO.		4995	5027	5059	5091	5123	5155	5187	5219	5251	5283	5315	5347	5379	5411	5443	5475	5507

Table 3-4. Register definition for test sequence CL.

	R(F)										70-2	D20A	1
	R(7)				5000	5003 5004	5004 5005	5005	5008 5009	5009 500B	500B 500E	500E 1	
	R(2)		08FA 08F9										
	R(1)												
	R(0)					000B	000B						
	田子	Œ,	[E4	0	0	0	0	0	0	0	0	0	
	OI!								1		7		
	IE			0		0	0	0		10		10	
	AI					56	8	00		55		55	
	심				1	0							
	H		4A 55										
	×I	- 10	50	7 0									
DATA				20	ABCD	55	A9	4351		55	5678	8	
HEXADECIMAL	NI	D5	79	71	CF	75	F2	CE	7B	24	65	5.8	
MNEMONIC		SEP 5	MARK	DIS	LSDF	SDB	AND	TSZ	SEQ	LDA	LSQ	STR	100
TEST NO.		5539	5571	5603	5635	5683	5715	2747	5795	5827	5859	2907	

Table 3-1: Register definition for test sequence CL.

Arithmetic Logic Unit (ALU)

The ALU in the 1802 microprocessor operates on one bit of data at a time. Operand data is serially shifted from the D and B (transparent to the user) registers. The output of the ALU is shifted back into the D register. When an ALU operation is performed, the ALU executes the function eight times, once on each pair of bits in the D and B registers. One ALU operation applies eight patterns of data to the ALU.

The vectors applied to the ALU by Vendor E's tests were evaluated using a computer program to determine their TCL. Vendor E's tests obtained a TCL of 96.6%. The program generated two more vectors and a third was manually generated to obtain a TCL of 100%.

The vectors which the program generated consisted of executing a load operation of a O (read from memory) into a bit position which was a l (contents of D register) and the other consisted of exclusive ORing a l with a l. The manually generated vector consisted of subtracting a l in the D register from a O in the memory. These three vectors were applied to the ALU in the patterns appended to the control logic tests (Tests 3267, 3475, and 3747).

I/O Interrupt Servicing

The circuitry involved in servicing interrupts utilizes latches which are strobed during execution cycles. The priority of servicing these interrupts is also included in this circuitry. This section of the processor was analyzed using the same method used to evaluate the vectors for the register control logic.

Vendor E's tests acknowledged all three I/O requests and ensured that each request was serviced. All priorities were verified by these tests.

Conditional Short/Long Branch/Skip

The circuitry involved in conditional short/long branches/skips consists of multiplexers and gated control logic. A condensed drawing of this circuitry is shown in Figure 3-3. The flagged states are selected by bits 0 - 2 from the N register and gated with signals from the timing and I decoders. The test philosophy for multiplexers is to ensure that each channel can transfer both a logic "1" and "0" independent of the other channels. The gate level analysis of this circuitry also showed that every flagged state must be tested when all other flags are in the opposite state.

Vendor E's tests executed a check on every flag, but not both states of every flag were used nor were the other flags in the appropriate states for a thorough test. These tests were revised if the flag states were easily changed such as $\overline{\text{EF}}$ inputs. Otherwise, additional tests were added to verify untested conditions (vectors 2755 - 4195 and 5603 - 5938 in sequence CL).

One flag condition which required executing a given test condition more than once was for $D \neq 0$. The 8 bits in the D register are OR ed together and this signal is multiplexed as a flag input as illustrated in Figure 3-3. Due to the OR function, a logic "1" must be walked through zeros in the D register and this condition $(D \neq 0)$ tested for each bit to ensure this circuit operation.

The $\overline{\text{IE}}$ flag signal is gated with N3 and N2 which provides a signal defined by $\overline{\text{N3}}$ + IE + $\overline{\text{N2}}$. Thus, to verify this circuitry a logic "0" must be walked through a field of logic "1"s for signals N3, N2, and $\overline{\text{IE}}$. Hexadecimal OP codes which test this circuitry and sensitize a path to an observable output are CC (Long skip if IE) with IE = 0 and 1, 38 (Never Branch) or C8 (Never long branch) with IE = 0 and C4 (No Operation) with IE = 0. Tests were appended to Vendor E's vectors for detecting these path sensitivities (Tests 3043 - 3170).

SPM Increment/Decrement Addresses

The increment and decrement functions on the memory addresses are performed in parallel on the 8 lower then 8 higher ordered bits. A separate distinct block executes these functions on the memory addresses as illustrated in Figure 3-4. The gate level schematics of the increment/decrement circuitry were investigated. In spite of the fact that even and odd bits utilize a different gate implementation for increment and decrementing both are verified with the same set of vectors.

When both the increment and decrement operation detected identical faults, the incrementing test pattern was selected since most instructions use this operation. The minimum tests required to verify the increment/decrement circuitry consisted of incrementing each bit with every combination of the carry-in bit (from the lower significant bit) and SPM bit, and decrementing each bit with the carry-in bit set and a l and O condition in the SPM bit. Since the upper ordered eight bits use the same increment/decrement circuitry as the lower ordered eight bits only the upper bits were utilized. Vendor E's vectors did not perform extensive testing on this increment/decrement circuitry. Therefore, vectors 4227 - 4899 in sequence CL were added to properly test this circuitry.




Figure 3-3. Flag selection circuitry.




Figure 3-4. Simplified drawing illustrating increment/decrement circuitry for SPM registers.

Registers (D, B, N, I, P, T, and X)

An operational description of these registers, with the exception of the B register, is given in Vendor E's 1802 device specification. The B register is not defined in their data sheet since its operation is transparent to the user. The B register is used to latch data from the BUS lines and is provided access to the D register through ALU operations.

Latch storage capability, TG isolation and transmitting capability, and data paths must be verified. During one ALU operation eight bits of data are shifted through both the D and B latches. These operations ensure latch storage capability, TG isolation and data paths. TG data transmitting capability for BUS lines to B and D registers is ensured during the SPM tests.

The P register designates the program counter register in the SPM. The data connections, transmitting ability, and isolation from the BUS to the P register, and P register to the SPM address decoder were ensured during the SPM tests. The operation of the remaining latches and TGs were verified during the control logic tests, in particular data paths from the P to the T register are proven in the tests which were added to ensure the T register operation.

Vendor E's tests wrote and read hexadecimal numbers 10 and 00 into the T register. These patterns accomplished little in the area of ensuring the T register operation. Tests were added (vectors 5027 - 5602) which wrote and read, similar patterns used to verify bit independence in the SPM registers, into the T register. These patterns ensured register bit independence in addition to verifying that both a logic "1" and "0" could be written over a logic "0" and "1" respectively.

Verification of bit independence in the T register also ensured bit independence in the X register in addition to data paths between the X and T registers. TG isolation, bit independence, integrity, and data paths from the X register to SPM address decoder were verified in the SPM test, sequence SP table II (vectors 11729 - 12688). A logic 1 was walked through 0's in the X register and after loading each set of data it was verified along with data paths. This was accomplished by using the X register to select a unique SPM register. Thus, operations and connections utilizing the X register were verified.

Control Circuitry for N Outputs

Control logic signals are gated with N register bits 0 - 2 to provide the N outputs for input and output instructions (OP code = 6N for $1 \le N \le F$). Logic operation and data path integrity and independence must be ensured to verify this circuitry. Tests were added (vectors 4931 - 5026) to test sequence CL to perform these tests on this circuitry.


Test Vector Generation for Maximum Execution Frequency at Two Different Supply Voltages

Timing conditions were not checked in Vendor E's test vectors. Inputs were applied without verification of setup or hold times. The application of the vectors was slow enough so that the output signals were settle at the end of each vector.


Worst case timing conditions were incorporated into the revised vectors. A computer program was written to revise the generated vectors to include pattern changes as a function of timing. Setup and hold times for inputs were verified by forcing the correct data only during the specified time period and forcing its complement at all other times. Propagation delay times had to be considered when applying the patterns at maximum frequency. Applying the vectors at maximum frequency did not allow enough time for the outputs to settle before the application of the next vector. Fig. 3-3 and 3-4 illustrate the timing considerations used in generating maximum frequency test vectors. If an output was compared any time during a vector an L or H is specified in the vector, otherwise, an unknown condition was specified. The specified input data is included in vectors where the setup or hold times require the specified data to be present at least a portion of the vector time. Extra columns were added to the patterns to identify when the specified data on defined inputs should be applied per given timing waveforms, when a high ordered address is present at the MA outputs, and when the data bus is in the high impedance state.

Because propagation delay times for output signals overlapped into the next switching time period, it was necessary to specify a minimum propagation time for some waveforms. An example of this condition is the TPA output operating at a clock frequency of 3.47 MHz and VDD = VCC = 10V. The propagation delay times for this output are 300 ns maximum. As illustrated in Figure 3-5, falling clock edge number 1 forces output TPA to a logic 1. This level change may occur anytime within 300 ns after this clock edge. This propagation delay time period includes 12 ns of time after falling clock edge 2. Falling clock edge 2 forces the TPA output to a logic 0. So, theoretically if the propagation delay time of the low to high transition was maximum and the high to low delay was less than 12 ns, no high level

would occur on this output. Since all signals require time to propagate through the internal logic to an output, a minimum time was defined for the low to high propagation delay time. This minimum delay parameter was defined for signals TPA, TPB, and high ordered MA when $V_{CC} = V_{DD} = 10V$ and high ordered MA when $V_{CC} = V_{DD} = 5V$.



Worst case timing diagram for clock frequency of 3.47 MHz and $V_{CC} = V_{DD} = 10 V_{\bullet}$. Figure 3-5.



Worst case timing diagram for clock frequency of 1.84 MHz and $v_{CC} = v_{DD} = 5v_{\odot}$ Figure 3-6.

SECTION IV

A COMPARISON OF TWO TEST PATTERNS DEVELOPED FOR THE CDP 1802 MICROPROCESSOR

The following is a review of the test vectors developed by Vendor H and Vendor J for NASA on the 1802 CMOS microprocessor. The review was made by comparing this pattern to that developed at GEOS for RADC for MIL-M-38510/470. Review of the patterns developed by Vendors H and J consisted of examining a report written for NASA entitled "An Electrical Characterization of the 1802 Microprocessor", investigating some specific patterns in detail, and discussing information requiring more in-depth knowledge of the instruction sequence with Vendor H.

The initial concern in reviewing these tests is the large number of vectors required to verify operation of the 1802 microprocessor. The main functional test developed for the NASA characterization consists of 11,818 vectors, where each vector is one complete clock cycle for the processor. The functional tests developed at GEOS consists of 18,290 vectors, where each vector is half a clock cycle. These would be reduced to half the number (9,146 vectors) if they were in the same form as NASA's vectors. The major difference in the number of vectors appears to be in the test development philosophies. Vendor J's test philosophy was based on testing a universal implementation of each of the processor's functions, whereas the test philosophy at GEOS was based on the exact logic implementation. This latter philosophy was followed since the two other sources for the 1802, Vendors K and H, have mask agreements with Vendor E. The development of the NASA vectors was also the result of reducing a 40,000 vector pattern to 11,818 vectors which may also explain the resultant difference in number of vectors.

A major portion of both patterns was devoted to verifying operation of the scratch pad memory (SPM) in the 1802 microprocessor. The test philosophy at GEOS for checking the SPM consisted of verifying bit and register independence (isolation) and integrity for both 1-0 and 0-1 conditions, transmission gate isolation capability, and data path integrity from designating registers N, P, and X to the SPM address decoder.

Since this was the philosophy followed at GEOS, all these conditions for the SPM are verified in the vectors developed at GEOS. The vectors reviewed in the NASA report do verify isolation in one direction but will not detect a diode type of short. For example, the patterns in sections 3.1.1 show that a O was written in bit 15 and a 1 was written in bit 7. This verifies isolation in one direction but will not detect a diode type of short where a O in bit 7 could pull down a logic 1 in bit 15. This condition was not checked on approximately 50% of the bits.

The procedure defined in paragraph 3.1.2 of the NASA report verifies the integrity (writing 1's over 0's and 0's over 1's) of every bit in the SPM. In addition to integrity, register independence is verified to a certain degree. The procedure described selects each register in turn and identifies it as a diagnostic register. 1's are written into it and the effect on the 0's stored in the other registers is checked. As other registers become the diagnostic register, previous diagnostic registers are periodically checked to see if the 0's now stored in them are being affected by the 1's being written in the new diagnostic register. The inverse of this pattern should also be applied, i.e.: the effect that writing 0's in the diagnostic register has on 1's stored in the other registers. The review of the patterns does not indicate that this was accomplished.

An investigation into the Vendor E implementation of the SPM showed that transmission gate (TG) isolation capability in the memory cells must be verified to ensure fault free operation (All memory cells in a specific bit position are connected to the same data line through TGs). To ensure TG isolation, prior to reading an SPM diagnostic bit, its complement should be read from another SPM register in the same bit location. This should be done for both the O and I conditions to thoroughly verify a TGs isolation capability. Independence and integrity of data paths from each of the designating registers, N, P, and X to the SPM address decoder must also be verified. Since determining the extent to which the NASA patterns accomplished the previous two tests would require a more detailed investigation, Vendor H was contacted. They indicated that these were not specifically tested for but that a good portion of the tests would be checked during the normal test pattern.

The test philosophy used by GEOS for the remaining circuitry consisted of separating the logic into specific functional blocks and verifying the circuitry in each block. The ALU circuitry operates on one bit of data each clock cycle and shifts the result back through the D register. Executing one ALU instruction will apply eight sets of data to the ALU. The sets of data applied to the ALU during the execution of the RADC vectors were evaluated by a computer program on the logic diagram for Vendor E's implementation. The evaluation indicated a 100% fault detection coverage by the data on the ALU, based on a stuck-at 1 and 0 philosophy. Time did not permit evaluating the NASA vectors which test the ALU. Since these patterns were generated to test all possible 1802 implementations, this portion of the test could yield a high testing confidence level for the ALU.

Both the NASA and RADC patterns verify that the proper priority is maintained during the application of DMA's and interrupt.

The branch and skip instructions are implemented in the 1802 by multiplexing the flagged states with the values of the instruction bits (N) used to select the correct flag. thoroughly test a multiplexer requires verifying that each channel can pass both a one and zero independent of the other channels. This test philosophy is implemented by executing a conditional branch or skip instruction when each flag state is a 1 and O while the other flags are in the complemented state. Only the state of the external input flags (EFI - EF4) were reviewed in the NASA vectors. These external input flags were in appropriate states to fulfill the necessary multiplexer tests during their conditional skips or branches. The states of the internal flags were not investigated during the execution of these instructions for this review, because it would require a significant amount of additional time. These must be investigated further to determine whether these multiplexer verification type of tests were completed. Vendor H indicated that the criteria of ensuring that the internal flag states were the complement of the tested conditional flag was probably not specifically tested.

The condition where D does not equal zero must be tested for each individual bit in the D register. This requires executing the conditional branch on D, with D not equal to zero, a minimum of eight times, once for each and only one bit equal to 1 in the D register. This condition was only executed five times and the data in the D register was not determined for this review.

Another functional block in the processor consists of the increment/decrement circuitry for the SPM registers. The Vendor E implementation uses an 8 bit increment/decrement circuit to operate on the 16 bit SPM registers. A 100% verification of stuck-at faults in this circuitry requires at a minimum incrementing and decrementing either all upper 8 bits, or lower 8 bits, or a correct combination of the two for both a one and zero condition with the carry bit equal to 1.

A 100% stuck-at fault detection would also require incrementing or decrementing a one and zero with the carry bit equal to zero. The patterns developed at GEOS execute these tests on the processor. The NASA vectors did not check the logic in this detail. To determine the extent of the circuitry verified would require a very detailed investigation of the SPM register contents.

The test philosophy at GEOS for verifying the operation of TGs consisted of transferring a 1 and 0 in both directions and assuring the isolation capability for a 1-0 and 0-1 condition. The capability of transferring data from the data bus to the SPM is verified during the tests on the SPM. The reverse transfer capability is performed only by the instructions GHI and GLO.

The NASA vectors did not pass both a 1 and 0 through these TGs in this direction. The vectors tested only 50% of this capability. During the execution of these instructions the data being transferred from the SPM to the D register is present on the data bus, but is not compared in the NASA vectors. This was also found to be the case for several instructions where the processor was supplying data to the data bus.

Verification of the T, X, and P registers for bit independence was assured completely in the NASA vectors by walking a l through each bit. During this verification the MARK instruction was executing repeatedly. Its execution continually transfers the contents of the T register to the data bus. The data bus contains the old contents of the T register during the earlier portion of the machine cycle and the new contents, loaded from the X and P register, later in the machine cycle. The vectors from NASA only test for the new contents of the T register on the data bus and no comparison for the old data is performed.

Independence and integrity of output lines N are verified by both sets of patterns. External input data is forced on the data bus only when it is being loaded into the processor in the NASA vectors. The vectors developed at GEOS force the complement of the data prior to and following the loading of the correct data. This ensures that the TGs connected to the data bus are isolating the registers at the correct times in the machine cycles.

If the NASA test pattern is revised to complete or add test sequences in the questionable areas that were discussed, the test confidence will be improved.

SECTION V

A COMPARISON OF TWO TEST PATTERNS DEVELOPED FOR THE 1802 CMOS MICROPROCESSOR

Introduction

GE OSPD and Vendor J both developed military specifications for the CDP 1802 Microprocessor. The major differences in the two specifications are in the test approaches utilized inverifying function, maximum frequency, threshold voltages, setup and hold times and propagation delay times. Advantages and disadvantages of these differences are discussed in the following report.

Comparison of Functional Tests

The functional tests developed by GE OSPD and Vendor J were developed separately to fulfill specific test philosophies. Therefore, distinct differences are present. Both functional test pattern files were generated utilizing computer programs which implies that either sequence could be converted to another format.

The most evident difference between the two pattern file formats is that one 1802 clock cycle requires one Vendor J vector versus two GE vectors. Since Vendor J uses one vector for each clock cycle the frequency resolution for applying the vectors with an automatic tester is better. In other words, application of the functional test closest to the maximum device frequency without exceeding it, is possible utilizing Vendor J's format (3.8 MHz) over GE's format (3.5 MHz).

The GE format defines the correct input data only when it is necessary to meet the setup and hold times. Otherwise the complement is denoted in the vectors. The Vendor J format defines the correct data on inputs also, but when data on the inputs is not critical the vectors inhibit tester drivers. Inhibiting the tester drivers leaves inputs floating. When the drivers are inhibited the charge on these pins cannot be drained quickly due to the low leakage of the MOS inputs in the 1802. Thus, data is maintained on the device inputs longer than indicated by the vectors, or required for a worst case test as it applies to set up and hold times. Internal timing will not be tested as thoroughly in the Vendor J vectors.

Vectors generated by GE also contain five additional columns of information. These define, when desired data is present in the vectors, when the high order address is available on the MA outputs, and when the data bus is in high impedance state. These additional columns are necessary for implementing the worst case timing conditions in the functional tests.

Functional tests are not performed at maximum frequency by Vendor J. But, since the 1802 propagation delays are somewhat long for specific signals, several clocks are applied at this intermediate frequency before output signals are settled and compared. Performing the functional tests at an intermediate frequency does not ensure worst case timing nor are specific responses to unique clocks verified. Worst case internal timing is only ensured by operating the device at its maximum frequency. If worst case internal timing is not being verified another method to check internal signals would be to compare the device outputs after every clock transition. This type of testing ensures the operation of gates which generate timing signals within the processor. A comparison of device outputs after every clock transition would require a reduction in clock frequency. This frequency would have to be reduced so that every output is settled and compared between each clock transition, thus, making the functional test look like more of a static test.

Test Philosophy Comparison

Conditions and verified parameters for each test philosophy in the 1802 microprocessor slash sheets are listed in Table 5-1. The leftmost column defines test type followed by GE OSPD's approach and then Vendor J's approach. Advantages and disadvantages of each approach are discussed with reference to the numbers in the rightmost column under comments.

Comments on Test Approaches

1. Test Pattern Development

The GE philosophy of developing the functional tests using the actual vendor mechanization permits a reduction in the number of tests required to completely verify this device. Basing the functional tests upon a large functional block diagram as done by Vendor J requires more tests to completely verify each block. The effectiveness of this general approach should be immune to minor design changes which do not impact the functional blocks. But, design changes which affect output responses or timing would affect tests developed by both methods.

2. Input Signals

Utilizing both logic 1 and logic 0 threshold voltages in functional testing as recommended by GE performs a more thorough verification of the device's thresholds and noise margins. At maximum frequency internal noise will be greater thereby increasing the opportunity for the device to fail

Type	GE Approach	Vendor J Approach	Comments
0	CONDITIONS:	CONDITIONS:	
	Based on Actual Vendor Mechanization	. Based upon Large Functional Block Mechanization	п
	Inputs are at Threshold	. Inputs not at: Threshold	N
	Outputs are Fully Loaded	. Outputs Capacitively Loaded (50 pf)	m
	Test Patterns are Exercised at Maximum Frequency	. Test Patterns are Exercised at Some Frequency Significantly Less than the Maximum	- ‡
	Output Propagation Delays are Checked to Specified Limits	. Output Propagation Delays Not Checked at Specified Limits (Similar to Truth Table Test)	4
	Worst Case Input Timing Conditions	. Input Timing Conditions Not at Worst Case Timing	#
	Completed during Functional. Test on a GO/NO-GO Basis and during Qualification Using Separate Test Pattern for Taking Variables Data	. Separate Test Patterns Specifically to Take Variables Data for: . Setup and Hold Times . Max. Frequency . Propagation Delays	rv .

Table 5-1. Slash sheet test outline

	Comments		9	9	9	9			-	en :		
	Vendor J Approach	PARAMETERS AND CONDITIONS:	. Capacitance (Measured on all Devices)	. Lealage	. Input Clamp Characteristics	. Output Drive Levels	. Logic "1"/"0" . High Impedance	. ZAP Test				Stock andpare of process of the stock of the
GR Approach	DADAMENTO TIL SCIENCE OF	TAIMINETERS AND CONDITIONS:	 Capacitance (Variables Data and Testing Only During Qualification) 	. Leakage	. Input Clamp Characteristics	. Output Drive Levels	. Logic "l"/"0" . High Impedance	. Capacitance	. ZAP Test	. Variables Data for Dynamic Tests		
Test			STS:	C TE	ITA	rs	RIZMA	STS	IL N	OITA	OI4	CUALD

Table 5-1. Slash sheet test outline

if there are crosstalk and/or internal voltage biasing as a function of processing, layout, wiring and packaging. Since microprocessors are very complex, it is next to impossible to determine the worst case condition for any one input and sensitize it directly to an output. In the functional test more internal paths are exercised between more signals than in a separate test sequence which only activates specific data paths.

3. Output Loading

Fully loading outputs during the functional tests by OSPD performs a more thorough noise immunity check and more closely simulates system operation. Greater currents are switched, thereby giving the device an opportunity to generate more internal noise.

4. Maximum Frequency, Input and Output Worst Case Timing Conditions

Verifying worst case parameters during the performance of the functional tests as defined by GE OSPD ensures that all the internal timing of the microprocessor meets the specified requirements for all the instructions under worst case stimuli. Whereas the method used by Vendor J only verifies timing requirements along selected data paths through the microprocessor, because only selected instructions are executed at maximum frequency. Therefore, internal timing within the processor is not verified as well.

5. Dynamic Tests

These tests are performed to the specified limits on a GO/NO-GO basis during the functional test in the OSPD slash sheet. Variables data would be taken only for qualification testing utilizing separate test patterns. Vendor J records all the timing data for every device. This data is measured using separate test sequences. The separate patterns are repeated with one timing parameter tightened between passes until a failure occurs. When a failure occurs, the variable is recorded and this process repeated for the remaining variables. This measuring process increases test time considerably as compared to a GO/NO-GO type of test.

Since shorter pattern files are used for measuring the variables, only selected data paths are measured and may not be the worst case timing for each variable. Therefore, by performing these dynamic tests on a GO/NO-GO basis in the functional tests, worst case timing conditions will be detected that cannot be found in the separate shorter patterns. This would also reduce test time.

6. Static Tests

GE OSPD recommends measuring and recording capacitance data on a qualification basis only. Once the manufacturing process is defined and parts manufactured this parameter should not vary significantly. Vendor J recommends testing this parameter on all devices. This would significantly increase testing time and costs.

The philosophy of GE and Vendor J were in agreement for testing leakage currents, input clamping voltages, and output drive capability.

Vendor J measures the input threshold voltages by using a separate shorter pattern than the functional tests. This test only verifies the thresholds of selected input gates and may never sensitize them to an output as they would be during the functional tests.

7. Qualification Tests

Performing the high voltage (V_{Zap}) test as a qualification test was recommended by both GE OSPD and Vendor J since this is very difficult to perform and is demonstrating a maximum stress capability.

As denoted earlier GE OSPD recommends measuring and recording capacitance and dynamic parameters on a qualification basis only. The dynamic parameters would be verified on every device on a GO/NO-GO basis in the functional test i.e., no specific data would be measured.

Summary

Implementation of the functional tests as defined by GE OSPD may be more difficult than Vendor J's approach. But, once implemented the resulting test will be more thorough and test time significantly less. Marginal microprocessors will be readily screened during testing. Thus, eliminating devices that could be troublesome in systems designed close to the limits of the microprocessor.

It may be possible to implement the GE functional test to verify every worst case parameter in one pass due to tester differences. Variations in tester capabilities would require variations in the pattern files to perform worst case testing. But, once implemented, the dynamic functional test will perform a better check on the devices' parameters than if separate shorter patterns were utilized.

SECTION VI

DEVELOPMENT OF A LOGIC INTEGRITY TEST FOR THE 8228/8238, SCHOTTKY BIPOLAR, SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU

Objective

Develop a Logic Integrity Test (LIT) for the 8228/38, Schottky Bipolar System Controller and Bus Driver for the 8080A CPU.

Circuit Description

The 8228/38 consists of a bi-directional bus driver, status latch and gating array as shown in Figure 6-1. Figures 6-2 and 6-3 show Vendor A's and Vendor C's logic diagrams, respectively.

The bi-directional bus, which is eight bits wide, provides isolation of the CPU data bus from the system data bus. A high on DBIN enables the CPU data bus and a low places it in the high impedance state. The system data bus is enabled and disabled by a 3 input $\frac{OR}{WO}$ gate (G1). The inputs to this gate are STSTB, $\frac{BUSEN}{BUSEN}$ and $\frac{WO}{WO}$. All of the inputs to this gate must be low to enable the system data bus, while any high input will disable it.

The status latch is a combination of 6 flip-flops and various gates. The flip-flops are D-type; that is, when the clock inputs are high data is transferred directly to the outputs and when the clock is low the outputs remain in the previous state independent of the D inputs.

The gating array, which generates the control outputs, is strictly combinational logic with tri-state outputs. All of the outputs are enabled when BUSEN is low and disabled when it is high. The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. However, if the INTA output is tied to a +12V supply through a series 1K ohm resistor, the device will automatically insert a RST7 instruction onto the bus at the proper time. This is useful in small systems where only one basic vector is needed in the interrupt structure.

The difference between the 8228 and 8238 is shown in the upper right corner of Figure 6-2. The 8228 has no connection to VCC thus forcing a logic "O" to the inputs of AND gates G2 and G3. The 8238 has the connection to VCC. This forces a logic "1" to AND gates G2 and G3 which allows TOW and MEMW to be advanced. This circuitry is internal to the devices and cannot be altered once the part has been fabricated.




Figure 6-1. 8228 block diagram


Circuit Analysis and Vector Generation

Figure 6-4a shows the logic diagram for the PU flip-flop of Figure 6-2. The remaining flip-flops in the status latch are of the type shown in Figure 6-4b. The PU flip-flop is different from the others in that it has a clear input which functions as follows:

- 1. When clear is set to a logic "O", the Q-output will be set to a logic "O" independent of what was on the output of G7.
- 2. If clock is a logic "1" and clear is set back to a logic "1", the Q-output will return to the state of the D input.
- 3. If clock is a logic "O" and the clear is set back to a logic "1", the Q-output will remain in the logic "O" state.

The vectors which were generated for the flip-flops verify the following:

- 1. Data is transferred to the output when the clock is high.
- Changing the D input when the clock is low does not affect the output.
- 3. That each flip-flop can make the $0 \rightarrow 0$, $0 \rightarrow 1$, $1 \rightarrow 1$, and $1 \rightarrow 0$ transitions.








Figure 6-3. Vendor B's 8228/38 Logic Diagram



a



b

Figure 6-4. Flip-flop logic diagram

This verification detects all possible stuck-at faults in the implementation shown in Figure 6-2. It is not possible to detect the following faults:

- 1. Either input of G5 S-A-O.
- 2. Bottom input of G5 S-A-1.
- 3. Top input of G7 S-A-1.

The logic diagram for a single bus line in the data bus driver is shown in Figure 6-5. A data latch, not mentioned in any specification sheet, is incorporated for information flowing back to the CPU.




Figure 6-5. Logic diagram 8228/38 bus driver

The set of vectors (see Table 6-1) developed for the bidirectional bus driver detect all possible stuck-at faults in the implementation shown. It is not possible to detect the upper input of G5 S-A-1.

A	В	С	D	E	F
0	0	1	1	0	0
0	1	0	1	0	0
0	0	1	1	0	1
0	0	1	1	1	1
0	1	1	1	1	0
1	*	1	1	1	0
0	1	1	1	1	1
0	1	1	1	0	1
0	0	1	1	0	0
1	*	1	1	0	0
1	0	x	0	C	x
1	1	x	0	1	x
1	0	x	1	*	X
1	1	x	1	*	*

X = Don't Care

* = Measure High Impedance

Table 6-1. Bus driver vectors

A logic integrity test for the complete device was then developed. This effort consisted of ensuring that the vectors applicable to a single stage were applied to each stage of the system controller and that a failure would be propagated to the output. The test vectors required to test the 8228 and 8238 are shown in Tables 6-2 and 6-3, respectively. These vectors provide a 100% Test Confidence Level for Vendor A's and Vendor C's devices.

3260 Test

A test program was developed for a Tektronix 3260 automatic tester. This program functionally tests the device by applying the set of input vectors described above to the device and checking the resulting output states against the expected output vectors. The vectors were verified using devices from Vendor A and C.

Appendix A contains the wiring list for the socket card, load nodule schematic, copies of the test program, pin assignment program and test pattern files.

-	-	TINO		ξ.				-	-							-		_		-		-	VDC
		Soc 3	A.														_			_			
		Subgroup 3	Min																				
	TS	-	Max																				
	FEST LIMITS	Subgroup 2 TA = 125°C	Min																				
	TES		Max		_	-	-		-	_	-				_	-	_		-	_			
		Subgroup 1 TA = 25°C	Min M.					-	_			-					-	-		_	_		
Т		Sul	E	EL.			-		-											-		-	35
1		SUREME!		C TPU				11=1111=															ALL CITPUTS
Γ	28		Vec	Vec		_																	/cc
	27		MO/I	×	H	н	×	н		-	=	н	-	ш	=	-	ж	-	-	-	m	he	77
ſ	26		MEM	×	H	H	H	H	H	H	#	H	H	H	н	H	#	H	н	E	×	×	H
T	25		1/0	×	ı	×	ı	H	ı	ы	ы	H	H	н	H	ı	ı	1	H	H	н	H	H
	24		HINEW I	×	×	×	×	Ħ	×	H	Ħ	H	×	H	H	ы	ı	ы	ж	H	H	H	H
	23	1	ATNI	×	н	#	ы	=	н	ы	н	#	=	ж	H		ж	#	m	#	#	#	F
Γ	22	N.	BUSE	×	m.	В	В	В	В	В	В	В	В	В	В	m	В	В	В	В	В	В	В
I	27		90	×	۷.	B	¥	A	A	٧	¥	4	4	A	٧	A	A	A	A	я	В	В	40
-	8		DB6	×	2	2	2	2	2	H	H	=	H	2	2	2	н	н	н	27	7	2	2
1	19		D≥	×	m	¥	В	В	m	В	В	В	В	4	A	A	A	A	A	A	A	A	4
OPEN	18		SHU	×	2	2	2	2	2	ы	ı	ы	7	2	2	2	=	=	H	2	2	2	N
V V	17		DΤ	×	В	m	В	B	В	В	В	В	В	В	В	В	В	V	4	A	A		
	91		DBT	×	2	2	2	2	2	ı	1	11	ы	2	2	2	ı	H	H	2	2	Z	N
3	15		00	×	_		_	_		_			-		-								
DESIGNATED	741		CND	CND	A	m	A	4	4	4	4	4	4	M	ra.	В	В	4	4	A	m	-	CAND
	13		DBO	<u>5</u>	2	2	2	2	2	=	×	=	н	2	2	2	ы	=	=	2	2	7	Z
	12		DS	-	-		_	-			econie.						-	_	_			.,4	
	===		SKI	×	m N	Α	<u>m</u>	B	M	m	4	_ح_	4	<u>m</u>	<u>m</u>	<u>m</u>	m	-	-	4	-	-	-
			D3	×	3 2	AZ	B 2	B Z	B 2	B	В н	В	В	B Z	B Z	B 2	B. L	A	A	A	2	2	- 2
Ĕ۲	-6		DB3			-	-	_	-			_	11111		_			_	_		4	4	- Y
CONDITIONS	8	-	Za	×	7	2	7	2	7	17	17	-1	17	2	2	7	17	=	#	N	N	- 12	N
100	7	-	DBZ	×	4	m	A	A	4	A	×	Ą	A	4	4	4	A	4	4	×.	A	4	4
TERMINAL			Dr	×	7	2	2	2	2	H		<u> </u>	×	7	2	N	=	=	=	N	- 22	N	N
TEN L	5 6		DBH	×	4	m	4	4	4	4	4	4	4	m	m	ш	m	A	4	m	m	m	-
1		-	DBI	×	2	2	2	2	2	=	=	ж	H	2	2	2	1	H	H	2	2	2	7
1	*		_	ш	m	B	В	m	щ	m	n	М	B	B	В	ф	m_	m.	m	m	m	m	
1	3		AW.	×	4	4	A	m	4	A	4	m	4	4	Д	K	4	4	m	4	m	4	4
1	~	_	HLDA	×	¥	K	K	4	4	K	4	K	4	4	K	.A	4	4	4	m	m	m	-
1	-	<u>ar</u>	LSTS.	м	m	м	М	m	m	K	4	4	¥	m	m	m	4	A	A	В	m	ш	4
CASE			NO.	-	8	6	#	5	9	1	80	6	10	ı.	75	13	#	15	91	17	18	19	50
		-GTS-J												-									
		700	-		-	_	-		-					-		THE CO			-		-	-	
			ı																				

VI-9

Table 6-2. Functional test for the 8228

	S	TINU		vpc				_			_				_					_	_		ě
		soc 3	Max																				
		Subgroup TA =-55°C	Min																				
					-	-	-	-		-	_	-		-	-	-	-		-	-	-		
	MITS	Subgroup 2 TA = 125°C	Hax								_												
	TEST LIMITS	Subgr IA =	Min																				
	TE		Max																				T F
		Subgroup 1 TA = 25°C	-			-	-	-	-	-	-			-		-		-					
		Subg	Min																				
		ERMINA		ALL	-																		ALL
1		SUREME			8					_					_		_	_					0
-	28		Acc T/O	Vco					_	_	-		_	_	=	_	_			_		_	Š
+	26 27		MEM MEM	нн	#	H	H	H	H	=	H	H	H	1	7	1	7	7	-	8	2	=	E
1	25 20		0/1	н	=	H	H	H	=	H	H	#	1	H	H	H	L	H	L	2 2	2 2	LH	H
-	24.2		MDN	T	×	×	=	=	=	H	=	H	=	=	=	=	1	=	-	2	2	1	ı
	23	Ā	INI	Н	×	L	×	×	×	J	ы	1	×	×	×	×	H	H	×	2	2	=	×
T	22	Na	BUS	В	m	M	m	ф	Ø	В	æ	Д	е	Ø	æ	æ	В	В	m	<	<	В	м
	2		90	В	В	æ	æ	æ	æ	m	m	B	4	<	<	2	×	H	×	2	2	1	1
_	20		DB6	2	2	N	8	N	N	2	2	2	N	2	2	2	<	<	<	B	4	a	Д
â-	3 19		DE	8	m	m	m	m	m	<	m	m	m	<	۷	2	=	=	=	2	2	H	×
0	17 18		DI	2	2	2	2	2	N	82	61	22	2	12	2	22	4	۷	4	4	В	В	4
-	161		DBT	Z A	Z 2	2 B	2	Z	Z 2	Z 2	2	Z 2	Y 2	Z 2	Z Z	2 2	H	H	A	AZ	B 2	B	B 1
DESIGNATED		-	DO	B 2	B	A 2	B 2	8	A 2	_	_	- B	- B	B 2	B 2		H	H					
181	14 15	-	CIND	GNE	_	Ì		щ	_	4	<			_	-	2	4	-	=	2	2	1	ON CHARLES
	13		DBO	2 6	2	2	2	2	2	2	2	2	2	2	2	2	<	4	4	B	<	m	m m
	12		DS	В	В	<	<	<	<	<	4	B	m	m	m	2	×	H	×	2	2	ы	×
	n		DBS	2	2	2	2	2	2	2	2	2	2	2	2	2	<	4	<	В	4	В	4
	. 10		D3	В	Д	Ø	В	m	æ	Ø	æ	В	Ø	Ø	М	2	×	Ħ	Ħ	2	2	1	×
COMBITTONS	9		DB3	2	2	2	2	2	2	2	2	2	2	2	2	2	4	4	V	4	Д	m	<
8	8		/.a	A	Ø	M	B	æ	8	Ø	m	m	A	<	<	2	×	H	×	2	2	ı	ı
	7		DBA	2	N	2	12	2	2	2	2	2	2	2	2	2	4	4	4	4	B	A	m
TRIBAT	9		Dpt	m	m	m	m	m	m	m	m	m	m	٧	<	2	=	=	×	2	2	H	Ħ
-	*	_	DB#	2	2	2	2	2	2	2	2	2	12	2	2	2	4	۷	4	щ	4	m	<
1	-	-	WR	A	A	A	A	A	A	A	A	A	A	B	BB	B	B	B	B	B	В	×	4
1	2 3	-	TTH	B		_	-	-		_	-			7	_	_	_				-	×	<u> </u>
H	-		SIS	ВВ	B	8	B	B	8	B	B	B	B	B	A	A	A	A	A	A	A	A	A
CASE			10 m		_			54		7	_	_			1								1
٥		008LT	-	4	4	4	-	4	4	4	4	_	2	2	8	2	2	2	ı,	2	8%	,	9
		-dis-1														1							1 100
		1000	us																			177	100
	_	_	ns	_	-	-	-	-	-	1000	_	_	_			-	_	_	-		-		

Table 6-2. Functional test for the 8228

Table 6-2. Functional test for the 8228

	_	LING	4	yo.			→ 200									_				
		2005	ž																	
		Subgroup 3	Min																	
		_	X								-01	-		_	-					
	TEST LIMITS	Subgroup 2 1A = 125°C	+		_	-	-	-								_		_		
	TEST	Sub 's	Min																	
		1 50 C	T &					100%												
		Subgroup 1 TA = 25°C	Min																	
T	1	VSUREMP TERMINA	7.	TT	on Louis		LIL CHEMIS													
-	28		ΛC	200	5		>co Co							A load as shown below is connected to the outputs. The output voltage shall be measured from Tons to lotus after the bigh						
-	27.2	MO	-	2	2	2	2	•			_	Г		e or						
	26	MW	WE	2	Z	2	2			ren				5						
	28 25	RO.		7.	2	2	N		9	for Sound	X X	Max	Мах	ed t		2		5,5	54	6
-	23.2	ATI	_	2 2	2 2	2	2.21+	•	(1) A forcing voltage and the resulting current must meet the table below:	Limit for Resulting Current	-250uA Max.	20uA Max.	100uA Max.	A load as shown below is connected to The output voltage shall be measured from Tone to loans after the high	impedance control line is enabled.	pin shall be: 1.0V S Vout S 2.0V	RL	5362+5%	\$5-12501	" S \$ 1 1 1 2 5 1 1 1 5 5 5 5 5 5 5 5 5 5 5 5
-	8	NEEN	_	4	<	· 4	4	•	le le	i se	-25	1"	٦	00 e	S er	ut 5		53	10	P
L	2		DÇ	N	17	×	a		ta					hall	ne	N		+5%	+ 5%	*
	20	96	DE	æ	en ·	8	В		the st	Forcing	٥.4٧	5.50	5.5v	ge s	1 15	8	RI	332K 12+ 55	237Kn + 55	2
£	19		sa	2	1	H	7	-	tage	Vol.	0	10	2	oun	ntro			33	23	
0	27 18 19		DB	<	B	m	m		vol				5:	s sh	00 0	1 be		7		7 3
A P	16 1		DT DE	2 V	B	H	B	-	cing nt m		:00:		D1; D3-D5;	ad a	lanc	shal	5	Do, D1, D3-5, D7		111
13			DC	-					for		DBQ-DB7; DQ; D1; D3-D5; D7	787	15	A lo	ad a	ıı,	OUTPUT	, D3	750	10
18 H	12 13 14 15	(D	-	Z QND	ı	H	CMD	•	A	Pins	1-0a(DP-0-DB7	1 :0 _Q	(2)			٦	O,D	DE0-D37	
1	=	OE	Acres de la constitución de la c	В	æ	m	В		2							-		Δ.	Ω	
· L			DS	2	1	×	1						t ble	t			1			
EL	10 11	35		æ	m	m	m						e ta	for	-750uA Max.	100uA Max.	100	0		
TOMS	6		DE	12	17	=	н	. 7				9 5	the the	Limit for ting Curr	OuA	OuA	tput	£		
E -	8	83	D	4	<u>m</u>	m	m			puts		ed i	tine	Limit for Resulting Current	-75	٦	900	oved		
TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)	7 8	7.8	-	2 ¥	B	H	E .			out		not	esul	Resu			danc	ithe foll		
	9		na	2	1	*	-			ther utpu		e. oint	nd 1			_	impe	e (9		
1	3	78	_	В	B	B	æ		>	600		stat ta p	ge ag			-	lgh.	may D		
	3	NIB	DI	В	A	4	< <		B = 0.8V	Min. for all other outputs Max. for all outputs		<pre>impelance state. It must be it every data point noted in 7:</pre>	22	age			ir h	uding D ₂ and D ₆) either of procedures may be followed:		
	~		W	¥	4	A	<:	-	A	444	are .	ver	outs	ng Yoltage			othe	ne ced		
L	2	LDA	-	В	В	m	m,				, C	at a	outp w:	ing	0.47	5.54	178	pro		
+	-	ETST	+	4	4	K	a:		2.9	2.40	- Don't Care	ked	for belo	Forci			For	(excluding D ₂ and D ₆) either of two test procedures may be followed:		
CASE		1231	9	101	105	103	107	ñ	*		× .	2 = High impedance state. It must be checked at every data point noted in subgroup 7:	a. A forcing voltage and resulting current for outputs 22 and 36 must meet the table below:				ا ا			
	£88.	OTS-111						10733	٦,	i	m .	;								
		700043	,					4												
	-	necron	, +	-	_		-					_		-	_		-	_	-	

Table 6-2. Functional test for the 8228

Table 6-3. Functional test for the 8238

		8	TING		NAC-		=			_		=				_	_	=				_		ADC	
1			20	š						Nati			- te-pi												14
THE STATE OF THE S			55	_	-	_	_			_	_	_		_	-	_	_		-	-	_	_	-	-	
			So 4	Min				-						_									_		
		13	19 2 15°C	¥8×																					
		LIM	Pgro.	-						_															
THE STATE OF THE S		TEST		_		_	_	_		_	_		-	_			_	_	_	_	-	-			-
THE STATE OF THE S			25°C	Max																			V		
THE STATE OF THE S			LA -	Min																					
Company Comp	T				IIS	_	_					_							-			_		OTS	
Company Comp				A3M	NA PA		_					_											→ ;	OUTP	
THE THE TOWN IN THE THE TOWN IN THE THE TOWN IN THE THE THE TOWN IN THE THE TOWN IN THE THE TOWN IN THE THE THE TOWN IN THE THE THE TOWN IN THE		28												=		11877								Vcc.	
No.				10/I	×	ч	×	1	H	ы	ы	ы	ы	H	H	H	H	×	H	H	H	H	H	Ħ	
THE STATES OF TH		26		MEM	×	=	1	H	×	×	æ	×	×	T	H	ı	ы	ı	ы	ы	H	×	H	H	
THE CONTINE OF THE PARTY OF THE		25			×	1	H	ı	×	1	ı	1	H	×	1	H	1	H	1	×	H	H	H	H	
CARE 1 1 1 1 1 1 1 1 1		_			×	-	×	×	×	_	×	×	×	_		×	-		1			×			
1	L	_		INI	×	ч	=	1	×	H	ы	ı	×	=	I	×	×	×	=	=	=	=	=	=	-4
TABLIAN OUT DATE OF THE PLANT O	L	_	N	BUSI	×	80	100	8	m	m	m	m	B	м	А	м	А	A	м	A	м	m	m	Д	
CARTINIA CHINS FILE B	F	_		_		-	_	_	_	_	_	_		_	_		_		_	_					
1	L	_		_	×	2	2	2	2	2	×	=	=	=	2	13	2	#	=	×	2	2	2	2	
Continuity Con	â L	-			×		<	М	m	м		_	_	_	4	_			_			4	4		
THE STATE OF THE S		_		_	-	-		_		_	_	_	-	_	_	-	_		_	_	_	_	_	_	
100 100	ARE	-			×	m	A	М	М	m	m	m	ф	В	m	щ	- Д	m	4	4	4	4	<	<	
THENDOLINA CONTINUES 1 1 1 1 1 1 1 1 1		16		DBJ	-			_	2	_	_	_	_		_		_		_	×	_	N	_		
THENDOLINA CONTINUES 1 1 1 1 1 1 1 1 1	10			ca		4	A	4	<	<	*	4	4	4	М	m	М	m	4	<	m	М			
THENDOLINA CONTINUES 1 1 1 1 1 1 1 1 1	S	-		_	GND	_	_				_		_	=	_				_		_		_	R	
TABILIAN 1 CONDITION 1 CASE	200	2 13		_	_					_		×		_						_		2	2		
THERMAN STATE 1 1 1 1 1 1 1 1 1	200			-	×	m	4	m	æ	m	m	4	4	4	m	æ	A	œ	80	m	4	4	4	<	
MIL-STD-663 WILL-STD-663 WIL		And Harris		_	×	2	2	2	2	2	ы	=	×	Æ	2	2	2	-1	н	ы	2	12	2	2	
### H H H H H H H H H H H H H H H H H H	SMO	-		_	×	М	<	M	A	m	m		М	A	m	m	m	m	4	4	4	4	4	<	
### H H H H H H H H H H H H H H H H H H	EL	6		DB3	×	2	2	2	. 2	7	H	H	ы	1	2	2	2	ы	×	×	2	2	2	2	
MIL-STD-663 WILL-STD-663 WIL		_		_	×	4	m	¥	4	4	¥	<	¥	4	4	4	V	4	4	4	4	4	4	<	
### 1989-013-11M ### 1990-013-11M ### 1990-013	3	7		DBA	×	12	2	2	13	13	H	×	H	×	2	N	2	Ħ	=	×	2	2	2	2	
### 1989-013-11M ### 1990-013-11M ### 1990-013	ERM	-		Dγ	×	4	Ø	×.	4	4	4	4	4	4	м	m	a	m	4	4	m	m	м	A	
MIL-STD-683		2			×	2	7	2	2	2	×	=	×	×	2	2	2	ы	×	=	2	2	2	2	
N VOTH	L	4	N	DBI	M	M	A	М	m	М	m	М	М	a	М	М	m	m	М	m	m	m	M	M	
100ms 100ms		~		WR	×	4	4	A	m	4	4	¥	М	4	¥	В	¥	¥	~	æ	4	m	4	4	
ESS-GIR-LIM LOGYR		N	4	HID	×	<	4	4	4	4	4	4	4	4	4	4	V	¥	A	4	æ	æ	æ	m	
GONLEM C98-GIS-TIM TOGMAS		-	<u>EB</u>	SIS	m	B	А	В	æ	m	4	4	V	4	В	щ	В	×	4	4	В	A	8	4	
GONLEM C98-GIS-TIM TOGMAS	CASE			NO.	7	N	3	4	2	9	7	8	0	10	п	77	13	14	15	91	17	18	19	50	
TOBIAS	1		GOHT 294				_				_				-	-	-	-		_	-	-	-	-	
		€88	-dis-1	IM																					
anovorns			1000	AS																					
	_		BCROUP	ns	-	_	_									_				_		_		-	

Table 6-3. Functional test for the 8238

Functional test for the 8238

Table 6-3.

	S	TINA		VDC	_		_		_								_		_		_	-	ADC
		up 3	Hex																				
		Subgroup 3	Min																				
	2		Max																				
	TEST LIMITS	Subgroup 2 1A = 125°C	_						-		_	_						-					
	TEST		x Min	_	-							-		-	-			-					
		Subgroup 1 TA = 25°C	Hin Max	-	-			-		_		-		_		-	_			-	-	-	
_		Sub	Œ	ço			_	_					_			_		_	_			_	S
		OREME		ALL	_				-	_		_							_	_		→ :	OUTPUTS
r	28		Λος	Nco Nco		-		_											_		_		200
	27		0/1	H	1	н	н	Æ	×	E	2	2	2	2	2	2	2	Z	2	2	2	2	N
	26	<u>M</u>	MEM	н	H	H	H	н	H	H	2	2	2	2	2	2	2	2	2	2	2	2	2
L	25	Section 1973	0/I	H	H	H	H	H	H	H	2	2	2	2	7	2	Z	2	2	2	2	2	2
1	3 24		INI	H	н	ы	ы	1	×	×	2	2	2	2	2	2	2	2	2	2	2	2	2
L	23			H	=	=	=	H	H	H	2	2	2	2	2	2	2	2	2	2	2	2	2
L	22	<u>Na</u>	BUS	ю	м	. ы	М	м	щ	м	4	×	4	4	4	<	×	×	4	V	4	4	<
ŀ	2		90	2	M	щ	2	×	×	2	H	H	×	1	ı	H	H	רו	1	2	m	4	12
ŀ	20		DBQ	×	2	ы	×	×	×	×	A	4	м	В	B	4	A	щ	m	2	2	Z	⋖
L	61		DE	2	⋖	4	N	×	×	2	H	н	ы	×	H	H	ы	1	ы	2	4	m	2
-	17 18		DJ	×	2	#	×	×	×	×	EQ.	m	A	4	¥	м	m	М	m	2	2	2	м
L	-		DBT	2	м	m	2	×	×	2	ы	H	H	H	×	H	н	ы	H	2	K	m	N
H	91		-	×	2	H	×	×	×	×	В	B	. A	4	A	В	B	m	m	2	2	2	A
E	15		DO	2 0	м	B	2	×	×	2	×	H	H	н	П	ы	H	H	H	2	Д	K	2
	13 14		CMD DBO	GND	_	=	_	=			_	_	_										S. S.
ŀ	12 1		DS	×	Z ¥	A	× 2	×	×	×	Н	Н	H	T B	LB	LA	H	LA	LA	2 2	В	A	Z
1	11	-	DBS		-			_	_	_	-		-	-		-			-			_	
	10.	-	D3	×	2 8	В	×	·×	×	×	LA	LA	LB	н	н	H	LA	LB	I B	2	2	B Z	⋖
-	6		DB3				2	×	×	2	T	_			_	_		-	_	2	×.		2
H	8	-	La	×	2	-	×	×	×	×	m ,	<u>m</u>	A.	V V	<u> </u>	B	<u>m</u>	<u>m</u>	m ,	7	2	2	m
	7		DBJ	2	4	_	2	×	×	2	1	1	1	×	H	H	H	n	1	2	A	В	2
F	9	_	Dβ	× 2	A	¥ V	× 2	×	×	×	H	H	H	LA	L	LB	H	I B	L B	2 2	BZ	A	2
r	~		DBp	×	2	H	×	×	×	X	A	A	В	В	В	A	A	В	В	2 2	2	2	A 2
1	3	N	DBI	m	m	B	m	4	4	m	4	- A	•		4	4	_	_	_	m	В	м	м
r	-		WR	A	A	A	A	A	A	A	A	A	A	A	A	A	4	4	4	V .	A	V	Κ .
r	2	٧	HTD	B	m			_	_	_	~		_	B	_	_	m	_	_	B	~		•
T	1	81	SIS	A .	В	W W	A A	4	4	A A	B	B	B	B	B	В	B	m m	V V	A A	A A	A	4
T			NO.	81		83				118													77.
L		dours		~					~	w	~		-	-	-	-	-	-	-	-		-	Ä
		700			-			-	-	_					-			-		-	-		

		Subgroup 3	Мах	où.		Š					_								
		Subg	Min																
	HITS	300 1	Max																
	TEST LIMITS	Subgroup 2 1A = 125°C	Min																
	-		Мах																
		Subgroup 1 rA = 25°C	Min																
	11	EMINA	MEAS TT	ALL		ALL													
	28		Vec	Vcd	_	→ ŏ	_						A load as shown below is connected to the outputs. The output voltage shall be measured from Tous to lobus after the high						
	27		O/I	2	2	2 2	_						outp						
	26		MEM	2	2	2 2	_		t of				the						
	25	2	MEM MEM	2	2	2 2	_		in in				3 4						
	23 24	_	INI	2 2	2 2	2 7514	-	ing	150	ğ	Max	Max	ted	ed.	2	RL	25	54	3
	22		BNS	A	4	4 4	-	(1) A forcing voltage and the resulting current must meet the table below;	Limit for Resulting Current	-250uA Max.	20uA Max.	100ua Max.	A load as shown below is connected to The output voltage shall be measured from Tous to 100us after the high	impedance control line is enabled.	pin shall be: 1.0V ≤ Vout ≤ 2.0V	2	5362+5%	\$5 TC501	Service O Five 59.
	5		90	2	-	H 1	-	le le	Lesu	1,5	1"	¥	o e d	S er	ut is		53	ĭ	P
	20		DBQ	В	В	m m		t t	-	_	-		w is	ne i	0		53	5%	ě.
	37		DZ	2	ы	# 1	_	the th	ing	٥.4٧	5.50	5.5v	e sl	H	8	R	332K.24 55	237K3±55	2
	18		DBS	ď	æ	m m		seet t	Forcing	0	2	0	lta 100	tro	-	-	335	237	I
	17		DŢ	2	1	H 7		volt st m			-		sho t	con	be:				
	14.		DBT	4	m	д д		E III		3.5		00; 01; 03-05;	tpu Tous	nnce	118		10,		.1
	27		DO	2	-2	# 13		orci		7; P(-	i D	load e ou	peda	n sh	OUTPUT	03-5	1	110
1	1.4		CND	GND	_	→8	_	A	S	DEO-DB7;DO: D1;D3-D5;D7	DP-0-DB7	10:		H. F	pi	90	Do, D1, D3-5, D7	DE0-D37	
	12 13		DBO	2 2	L B	H H	_	Ξ	Pins	DP	DE	00	(2)				Do	DB	
	=		DS				_				_			_	_	7			
	- 5		DBS D3	2 2	П	H 1	_					abl	ent	ż	3				
Will must deliver the ment of the state of t	-6		DB3	- V	B	B B	-					urre he t	Limit for Resulting Current	-750uA Max.	100uA Max.	uts	9		
1	. &		La	2	L	H H	-		s t		in	et c	imi ing	750n	1000	outp	d t		
-	1-		DBS	4	В	м м	-		tpu	Ē	ted	ltin me	ulti	1		e o	low		
I	9		Dγ	2	1	H 1			r or	#	t n	resu	Res			edar	fol		
I	U".		DBr	м	В	д д			othe	9	poin	and De	-		-	- im	(9c		
1	ŧ	N	DBI	Д	V	4 4		.€	544	+	ta	and				iigh	und may		
-	~1		ЯW	4	¥.	4 4		B = 0.8v	2.57 Min. for all other or 0.57 Max. for all outputs	4	every data point noted in	A forcing voltage and resulting current for outputs D2 and D6 must meet the table helow:	Voltage			other high impedance outputs	(excluding D ₂ and D ₆) either of two test procedures may be followed:		
I	"	A	HLD	В	В	A B	_	m		are	ever	ng v	Vol	1	,	oth	ing ced		
1		ET.	SIS	4	4	A W	_		Ma Ma	4	at	out;	ing	0.47	5.5V		pre		
	· 14	,	72.5T 760.	101	100	103			= 3.3% Min. for D_0 - D_7 = 2.4% Min. for all other outputs = 0.5% Max. for all outputs	= Don't Care	checked at	a. A forcin for outp	forcing		•		test pr		
		-012-1					NOTES:	۷ :		3. ×	2 2	ď				Ġ			
ĺ		7000	AS																
-		BCKON	-	-		*									_	_	_		

Table 6-3. Functional test for the 8238

SECTION VII

DEVELOPMENT OF A LOGIC INTEGRITY TEST FOR THE 8224 CLOCK GENERATOR AND DRIVER FOR THE 8080A CPU

Objective

Develop logic integrity tests for the 8224, clock generator and driver for the 8080A CPU.

Circuit Description

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet his particular system speed requirements. Figure 7-1 shows configuration, logic diagram and pin nomenclature.

Internal circuits are included to provide power-up reset, advance status strobe and synchronization of ready.

Circuit Investigation and Vector Generation

Before the 8224 test vectors could be generated, information not contained in the device specification sheets was requested and received from Vendor C. This information consisted of the timing relationship between \emptyset 1, \emptyset 1A, \emptyset 2 and \emptyset 2D (Figure 7-2) and a method of operating the chip without a crystal. The latter was required to simplify synchronization of the device with the test equipment being used. The method used consists of driving the XTAL 1 and XTAL 2 inputs with complimentary levels as shown in Figure 7-3. The phase of the oscillator output is related to the XTAL 1 and 2 inputs as shown in Figure 7-4.

The test vectors were developed using the timing information from Vendor C, lab data, and the 8224 logic diagram. An initialization procedure (Figure 7-5) was devised to reset all internal flip-flops and insure that the device input and output levels are always identical prior to vector 1.

3260 Test

A test program was developed for a Tektronix 3260 automatic tester. This program functionally tests the device by applying the set of input vectors described above to the device and checking the resulting output states against the expected output vectors. Appendix A contains the wiring list for the socket card, load module schematic, and copies of the test program, pin assignment program and test pattern file.

SECTION VII

DEVELOPMENT OF A LOGIC INTEGRITY TEST FOR THE 8224 CLOCK GENERATOR AND DRIVER FOR THE 8080A CPU

Objective

Develop logic integrity tests for the 8224, clock generator and driver for the 8080A CPU.

Circuit Description

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet his particular system speed requirements. Figure 7-1 shows configuration, logic diagram and pin nomenclature.

Internal circuits are included to provide power-up reset, advance status strobe and synchronization of ready.


Circuit Investigation and Vector Generation

Before the 8224 test vectors could be generated, information not contained in the device specification sheets was requested and received from Vendor C. This information consisted of the timing relationship between \emptyset 1, \emptyset 1A, \emptyset 2 and \emptyset 2D (Figure 7-2) and a method of operating the chip without a crystal. The latter was required to simplify synchronization of the device with the test equipment being used. The method used consists of driving the XTAL 1 and XTAL 2 inputs with complimentary levels as shown in Figure 7-3. The phase of the oscillator output is related to the XTAL 1 and 2 inputs as shown in Figure 7-4.

The test vectors were developed using the timing information from Vendor C, lab data, and the 8224 logic diagram. An initialization procedure (Figure 7-5) was devised to reset all internal flip-flops and insure that the device input and output levels are always identical prior to vector 1.

3260 Test


A test program was developed for a Tektronix 3260 automatic tester. This program functionally tests the device by applying the set of input vectors described above to the device and checking the resulting output states against the expected output vectors. Appendix A contains the wiring list for the socket card, load module schematic, and copies of the test program, pin assignment program and test pattern file.



(C) Pin Names

RESIN	RESET INPUT	XTAL 1	CONNECTIONS
RESET	RESET OUTPUT	XTAL 2	FOR CRYSTAL
RDYIN	READY INPUT	TANK	USED WITH OVERTONE XTAL
READY	READY OUTPUT	osc	OSCILLATOR OUTPUT
SYNC	SYNC INPUT	Ø2 (TTL)	Ø2 CLK (TTL LEVEL)
5,000	STATIS STB	VCC	+5V
STSTB	(ACTIVE LOW)	VDD	+12V
Ø ₁		GND	ov
Ø2	CLOCKS	to a barow ten	OF BER ALKEOTO FERD

Figure 7-1. 8224 configuration, logic diagram and pin names



(C) Pin Names

RESIN	RESET INPUT	XTAL 1	CONNECTIONS FOR CRYSTAL
RESET	RESET OUTPUT	XTAL 2	FOR CRISTAL
RDYIN	READY INPUT	TANK	USED WITH OVERTONE XTAL
READY	READY OUTPUT	osc	OSCILLATOR OUTPUT
SYNC	SYNC INPUT	Ø2 (TTL)	Ø2 CLK (TTL LEVEL)
STSTB	STATIS STB	VCC	+5V
STSTB	(ACTIVE LOW)	VDD	+12V
Ø ₁	√ 8080 √	GND	ov
Ø2	CLOCKS	Tegoles	NOT BEEN BEETS ON FREE

Figure 7-1. 8224 configuration, logic diagram and pin names





Figure 7-2. 8224 clock timing diagram






Figure 7-3. 8224 test circuit
VII-4




Figure 7-4. Oscillator input/output timing diagram




Figure 7-5. Initialization procedure

	STIM	oda	→ §	
TEST	XAM	hown	hown	100
-3	NIM	H 8	→ # %	жы
	HENSURE	A11 A11	All Sutputs	
16	υοΛ	÷.5	*.*	2.00
เร	T TATX	4 M 4 M 4 M 4 M 4 M 4 M 4 M 4 M 4 M 4 M	M 4 M 4 M 4 M	Exe y
14	S JATX	医人员人员人员人员人员人员人员	AUAUAUA	LEOT .
13	ТАИК			lunia .
12	oso	开心开心用心用心用心耳心耳心耳	リエリエリエリ	- 6
11	τø	жжж нччччччччч	ЧЕЕЕГЧ	
10	δ		TTTTE	
9	αα _Λ	10.8	10.8	
8	CND	GND •	ewo	
7	atsts	*****	444444	
9	(III) Sø		セサササドボ	la an
2	SYNC	СКВ В В В В В В В В В В В В В В В В В В В	44444	The second
4	READY	<u>к</u> Гчччччччччччччччч	444444	878 E
8	RDYIN		A A A A A A A A	100.00
2	KEZIN	IALIZA B B B B B B B B B B B B B B B B B B B	ппппппп	(max
-	Tasar		HHHHHH	122.54
CASE	TEST NO.	1 5 5 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	232223 2532333 253333333333333333333333	
	MIL-STD-	3014		Store
	TOEMAS	TRUTH TABLE TEST		2 3000
al.	SUBGROU	_	 >	

	STIM	Şi → Dig
TEST	XAM	thown thown
-3	MIM	ш « т « т «
	MEASURE	TIA TIA stugtuO studyuO
16	ρο	4.5 4.5
SI .	T TATX	《日内日内日内日内日内日内日内日内日内日内日内日内日内日内日内日内日内日内日内
14	S JATX	百典百典召《召《召《召《召《召《召《召《日《
13	TANK	PARTY S
12) SO	其七月七月七日七日七日七日七日七日七
n	τø	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP
10	ξŞ	*********
6	ΛDD	10.8
8	СИД	GND GND
7	aters	九九九九九九九九九九九九九九九五月月月月月日
9	(TTL) S	ининининого объедити
5	SXAC	~~~~~~~~~~~~~~~~~
4	READY	
6	RDYIN	qqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqq
2	KEZIN	ппппччччччччччч
1	RESET	п п п п п п п п п п п п п п п п п п п
CASE	TEST NO.	かれから からない なん かん かん かん かん かん なん
	MIT- 21D	3014
	SAMBOL	PEST TEST TEST
ar	SUBGRO	La contraction of the contractio

Table 7-1. Functional test for the 8224

Table 7-1. Functional test for the 8224

SECTION VIII

GENERATION OF LOGIC INTEGRITY TESTS FOR THE 6821 PERIPHERAL INTERFACE ADAPTER

Objective

Develop Logic Integrity Tests for the 6821 Peripheral Interface Adapter.

Circuit Description

The Peripheral Interface Adapter (PIA) provides the universal means of interfacing peripheral equipment to the 6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes.

The block diagram for the 6821 is shown in Figure 8-1.

Vector Evaluation

Vendor G provided a logic diagram of the 6821 and a copy of their Fairchild Sentry test program which contained the functional tests for the device.

Descriptions of the Sentry tester and program language were obtained and studied to aid in the interpretation of the program for this device. This information will be useful in the future since virtually all manufacturers use Sentry testers and all programs supplied to RADC and GE are in Sentry format.

GE requested and received a better definition of some of the functional blocks used in the logic diagram and a description of the functional tests which indicated what portion of the logic was being checked by each vector. This description was helpful but it was not apparent when information was written into some of the registers. Therefore, a timing diagram was drawn to show the relationship between the inputs, outputs, and internal control signals.




Figure 8-1. 6821 block diagram

It was then possible to determine, for each vector in the functional test, the contents of the internal registers, the data on the data and peripheral interface buses, and the direction in which the buses were transferring data. This information, which can be found in Appendix C, was necessary to check for register independence, bit independence, and cell integrity and to check the multiplexer which feeds the data bus. GE was in the process of using this information to determine the adequacy of the functional tests when it was learned that the 6821 is being redesigned. Although Vendor (G) stated that the functional test should not change very much, the evaluation was halted until the redesign is completed. When Vendor (G) submits this new information, GE will determine the impact on the functional test and the analysis.

This effort is continuing on another RADC characterization contract.

