

AD-A071 396

VARIAN ASSOCIATES PALO ALTO CA SOLID STATE LAB  
SUBMICRON FETS USING MOLECULAR BEAM EPITAXY. (U)  
JUN 79 S BANDY, D COLLINS, C NISHIMOTO

F/G 9/1

N00014-77-C-0655

NL

UNCLASSIFIED

| OF |

AD  
A071396



END  
DATE  
FILMED  
9-79  
DDC

**LEVEL** II

12

SUBMICRON FETs USING MOLECULAR BEAM EPITAXY

ADA071396

ANNUAL REPORT NO. 1  
(August 1977 - August 1978)

Prepared by:

S. Bandy, D. Collins, C. Nishimoto

Prepared for:

Office of Naval Research  
800 N. Quincy Street  
Arlington, VA 22217

Contract N00014-77-C-0655  
Contract Authority NR 251-027

Solid State Laboratory  
Varian Associates, Inc.  
611 Hansen Way  
Palo Alto, CA 94303

DDC  
RECEIVED  
JUL 19 1979  
D

DDC FILE COPY.

Approved for public release; distribution unlimited.

Reproduction, in whole or in part, is permitted  
for any purpose of the U.S. Government.

79 07 18 001

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER Annual Report No. 1	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER Aug 77 - Aug 78
4. TITLE (and Subtitle) Submicron FETs Using Molecular Beam Epitaxy.	5. TYPE OF REPORT & PERIOD COVERED Annual Report No. 1 8/77 - 8/78	
		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s) S. Bandy, D. Collins, C. Nishimoto	8. CONTRACT OR GRANT NUMBER(s) N00014-77-C-0655	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Varian Associates, Inc. 611 Hansen Way Palo Alto, CA 94303	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS PE 62762N RF 54-581-001 NR 251-027	
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research 800 N. Quincy Street Arlington, VA 22217	12. REPORT DATE June 1979	13. NUMBER OF PAGES 50
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) DCASMA - San Francisco 1250 Bayhill Drive San Bruno, CA 94066	15. SECURITY CLASS. (of this report) Unclassified	
15a. DECLASSIFICATION/DOWNGRADING SCHEDULE		
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 16 F54581 17 RF54581001		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES ONR Scientific Officer Telephone: (202) 696-4218		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Low-noise GaAs FET, MBE GaAs, Electron-beam exposure, Anodic Thinning		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Electron-beam exposure and MBE material have been used to achieve quarter-micron gate length GaAs FETs. A noise figure of 2.2 dB with an associated gain of 12 dB has been measured at 8 GHz.		

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

409910

Handwritten signature

TABLE OF CONTENTS

	<u>Page</u>
SUMMARY . . . . .	iii
SYMBOLS . . . . .	iv
1.0 INTRODUCTION . . . . .	1
2.0 QUARTER-MICRON GATE FABRICATION . . . . .	6
3.0 GROWTH OF EPITAXIAL LAYERS FOR LOW NOISE FETs BY MBE . . . . .	14
4.0 DEVICE FABRICATION AND EVALUATION . . . . .	22
4.1 Anodic Thinning of the Channel to Lower $R_s$ . . . . .	22
4.2 Device Evaluation . . . . .	33
5.0 CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK . . . . .	43
6.0 REFERENCES . . . . .	45

SUMMARY

Using electron-beam exposure and MBE GaAs, FETs have been fabricated with gate lengths ranging from 0.15 to 0.45 microns. An anodic thinning procedure was developed to remove the  $n^+$  layer in the gate region, resulting in low source resistance (3.1 ohms) and high transconductance (30-32 mmhos) for 150-micron wide devices. A noise figure of 2.2 dB with an associated gain of 12 dB has been measured at 8 GHz. Problems with gate resistance, anodization damage, and layer profiling remain to be solved.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DDC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or special
A	

## SYMBOLS

a	Channel thickness
AES	Auger electron spectroscopy
$b_{11}$	Imaginary part of the FET small-signal admittance parameter $Y_{11}$
$C_{gd}$	Drain-to-gate feedback capacitance
C-V	Capacitance-voltage
CVD	Chemical vapor deposition
E	Electric field
f	Frequency
FET	Field-effect transistor
$g_m$	FET transconductance
$g_{11}$	Real part of the FET small-signal admittance parameter $Y_{11}$
$G_a$	Associated gain
$I_d$	FET drain current
L	FET gate length
LPE	Liquid-phase epitaxy
MAG	Maximum available gain
MBE	Molecular-beam epitaxy
n	Electron concentration
$N_D$	Channel doping
$NF_m$	Minimum noise figure
PMMA	Polymethyl methacrylate
$r_c$	FET small-signal channel resistance

$r_g$	FET gate resistance
$r_{in}$	FET input resistance
$R_s$	FET source resistance
SEM	Scanning electron microscope
$t$	Thickness
$T$	Temperature
$v$	Electron velocity
$v_s$	Saturated electron velocity
$V_g$	FET gate voltage
VPE	Vapor-phase epitaxy
$Z$	FET gate width
$\mu_0$	Low-field mobility
$\phi_B$	FET gate built-in voltage
$\omega$	Radian frequency

## 1. INTRODUCTION

"Transient velocity overshoot" was proposed by Ruch<sup>1)</sup> in 1972 to partially explain why GaAs, while having only a marginal advantage over Si with regards to the saturated drift velocity in the high field region (Fig. 1) is able to outperform Si in a FET structure. Cold electrons injected at the source may never reach their steady-state velocity before being collected at the drain but travel at a higher velocity, approximately

$$v = \mu_0 E \quad (1.0)$$

where  $\mu_0$  is the low-field mobility, before relaxation effects take place. This transient phenomenon is due to the disparity between the energy and momentum relaxation times, causing the average velocity in the channel to overshoot its usual saturation value.

Figure 2 shows a computed plot of velocity vs. distance down the channel for both GaAs and InP, assuming a constant field.<sup>2)</sup> These plots illustrate the significant role that velocity overshoot can play in increasing the effective electron velocity in sub-micron gate devices. Silicon also shows velocity overshoot, but the improvement is much smaller and would require gate lengths less than 1000 Å to realize it.<sup>1)</sup> It may thus be possible to increase the effective saturated velocity in the FET channel without resorting to "super velocity" materials, by reducing the gate length of GaAs FETs.

It may well be that the proposed performance advantages of "super velocity" alloys such as InGaAsP will only be realized by the mechanism of velocity overshoot. As shown






Fig. 1. Velocity-field characteristics in GaAs and silicon.




Fig. 2. Instantaneous velocity vs distance for 300 K,  $N_a = 10^{17}$ , (a) GaAs, (b) InP. 2)




Fig. 3. Velocity-field characteristic of  $\text{Ga}_{0.27}\text{In}_{0.73}\text{P}_{0.4}\text{As}_{0.6}$  with and without random potential alloy scattering. Shown for comparison are the velocity-field curves for GaAs, InP, and  $\text{Ga}_{0.5}\text{In}_{0.5}\text{As}$ . The doping level is  $10^{17}\text{cm}^{-3}$ .

by the computations of Littlejohn, et al.<sup>3)</sup> in Fig. 3, while the computed static velocity-field characteristic of InGaAsP shows a higher low-field mobility which can be utilized to advantage by velocity overshoot according to Eq. (1), the velocity in the high-field region is less than that of GaAs. Thus, the investigation of the transient effects of velocity overshoot for other materials such as InP, InGaAs, InGaAsP, and other promising materials is also a matter of importance.

Besides the ability to provide quarter-micron openings in resist with electron beam photolithography, the gate metallization scheme must preserve the resist profile, the active layer must be thinner to prevent  $g_m$  reduction, and the effective source-gate spacing must be reduced to avoid source resistance domination. In addition to all this, it may be that a reduction in device width or the addition of multiple gate pads may be necessary to overcome the increased gate resistance brought about by using such small gate lengths. If a narrower-width device is used, it may be that a driver FET of larger dimensions must be integrated on the same chip to drive the off-the-chip parasitics involved in the realization of practical broadband microwave amplifiers (being the second stage, its gain and noise figure are of less importance).

## 2. QUARTER-MICRON GATE FABRICATION

The technique of etching 0.25-micron gates by undercutting a resist mask as is done in fabricating 0.5-micron gate lengths in our labs was deemed unfeasible. As the gate length decreases, it is necessary to at least maintain the metal thickness to avoid gate resistance problems, and to etch through 4000 Å of Al with 7000 Å of undercutting would mean that a 1.65-micron line would have to be etched to a uniform length of 0.25 micron. This has been tried, but most of the gates were discontinuous and the few that were not were so ragged that it would be hard to ascribe any particular gate length to them. The study of velocity overshoot effects would need to be correlated with a particular uniform gate length. Consequently, to achieve quarter-micron gate lengths for this contract, the gate metal was deposited through a PMMA resist opening defined by electron-beam exposure.

From past experience, the best gate characteristics had always been obtained with sputtered Pt gates deposited after a sputter cleaning of the gate area needed to ensure sticking of the Pt. Gates formed by evaporation of Al followed by a resist lift-off have frequently shown  $g_m$  compression near zero gate bias. In one case where the gate area was first sputter cleaned and then transferred rapidly to another vacuum system for Al evaporation, no  $g_m$  compression was seen.

Using lines exposed in 0.7-0.8 micron thick PMMA resist by an ETEC Model U-1 Autoscan SEM, it was confirmed that resist patterns that give 0.15 to 0.2 micron evaporated Au gate lengths also give 0.35 to 0.4 micron sputtered Pt gate lengths. These trials were done by exposing the PMMA resist

on the wafer, breaking the wafer in two, and evaporating Au on one half and sputtering Pt on the other half. Evidently the sputtering process itself widens the resist both during the sputter cleaning and during deposition as shown in Fig. 4. Perhaps also the resist has a overhang which would cause the sputtered gates to be wider than the evaporated gates. Reducing the sputter voltage from 1000 V to 600 V did not help, and neither did elimination of the sputter cleaning step before deposition.

Gates were electron-beam exposed in PMMA resist and developed. It appeared that the developed resist walls were near to being vertical when observed with the SEM (hopefully with the intensity low enough so as to avoid altering the resist profile while in the act of looking at it). The wafer was then halved and one half was dc sputter cleaned for 10 min at 1 keV in argon. 1600 Å of Au was then evaporated on both halves and lift-off was used to form the gates. It appeared that the sputter-cleaned gates were around 0.05 to 0.1 micron longer than the unsputtered-cleaned gates. This would indicate that the sputtering process itself widens the resist opening apart from any widening that might occur due to the ability of sputtered material to deposit under an overhang in the resist.

Narrowing the resist lines below 0.15 micron so that after sputtering the gates would be 0.25 micron would be difficult without using thinner resist. The resist thickness must be kept at 0.7 to 0.8 micron to obtain good liftoff of the 4000 Å gate metal thickness (needed to maintain low gate resistance for such narrow gates). Sputtering may not be the way to go anyway for the additional reason that the sputter cleaning always non-uniformly removes some material, and this could be a problem for thin channel devices.




Fig. 4. Resist recession.

An effort was made to evaporate Pt using a new 6-kW E-gun system. 1000 Å of Pt was put down at 1.3 kW, followed by 3000 Å of Au at ~0.5 kW. Evidently the Pt evaporation was too hot for the PMMA, causing the resist to recede from its original profile as shown in Fig. 4 to give an approximately 0.4-micron long gate. Evaporation of W was also tried with the same system, and the heat generated actually fried the resist.

Using evaporated Al, quarter-micron gates could be easily obtained, but Al has been found to give  $g_m$  compression near zero gate bias, as has previously been mentioned. The decision was thus made to use evaporated Au as the gate metal in light of all the aforementioned problems with other metallization schemes. Although the use of Au does not give a reliable gate because of possible interaction with the underlying GaAs with time and temperature, it should be adequate for the purposes of studying performance and velocity overshoot immediately after device fabrication. Au does not stick well to GaAs, so special precautions were taken to ease the liftoff procedure by using a 1000 Å  $\text{SiO}_2$  layer under the resist as shown in Fig. 4 and avoiding the use of ultrasonic energy.

Figure 5 shows the gate for one of the devices fabricated on a part of an InGaAs wafer used for InGaAs run #59 (8.5% In) on ONR Contract N00014-75-C-0125.<sup>4)</sup> The evaporated Au gate length is only 0.15 micron, with the device being fabricated as part of the study mentioned previously to determine the effects of sputter cleaning on the gate length. Only half the gate was intact because of poor Au adhesion. Figure 6 shows the drain characteristic for half of the device ( $Z = 75$  microns), revealing fairly good saturation with no  $g_m$  compression at zero gate bias.







Fig. 5. 0.15 micron gate ( $1.688 \times 10^4$  mag.)



half of a device  $l_g = 0.14 \mu m$   $V_{ds} = 20V$

Fig. 6. Drain characteristic of Fig. 5 device.

Figure 7 shows a plot of  $I_d$  vs. gate bias for device #59-1 ( $L = 0.74$  micron) and for the Fig. 6 device (multiplied by a factor of two to simulate a whole device for purposes of comparison).  $I_d$  at zero bias is a little lower for the Fig. 6 device, probably because the active layer is a little thinner in this portion of the wafer. In spite of the lower current, it is significant to note that the pinch-off voltage is about a volt higher! This would seem to be an indication of the effect described in Ref. 5 where because the gate length is less than the channel thickness, the gate depletion layer is circular instead of flat, requiring more voltage to deplete to the same depth and thus reducing  $g_m$ . The channel thickness is around 0.2 to 0.25-micron thick with a doping of  $10^{17} \text{cm}^{-3}$ . The solution to this is to increase the channel doping to around  $2-4 \times 10^{17} \text{cm}^{-3}$  and decrease the thickness, which suggests the use of MBE for better control of thin growth. The problem will also be alleviated by going to 0.25-micron gate lengths.

$I_{DS}(mA)$

30

20

13


10

0

$L_g = 0.74 \text{ micron}$

$L_g = 0.15 \text{ micron}$

Fig. 7. Long and short gate comparison.




### 3. GROWTH OF EPITAXIAL LAYERS FOR LOW NOISE FETs BY MBE

The growth of epitaxial layers of Sn-doped GaAs by MBE for the fabrication of low-noise FETs has been developed to the stage where layers of desired thickness and donor concentration can be routinely and reproducibly grown. The epitaxial structure for the FETs described in this report consists of an undoped GaAs buffer layer (~1-2 microns thick) grown on a Cr-doped GaAs substrate followed by an active layer with  $n \approx 3.5 \times 10^{17} \text{cm}^{-3}$  (~1200 Å thick) and finally a contact layer with  $n^+ \approx 2.5 \times 10^{18} \text{cm}^{-3}$  (~1000 Å thick).

In order to grow this structure by MBE, it was first necessary to grow device quality n-type GaAs by MBE. This was accomplished using Sn as the donor impurity. For  $n \geq 10^{16} \text{cm}^{-3}$  the mobilities of Sn-doped MBE GaAs grown in this laboratory are comparable to n-type GaAs grown by LPE and VPE techniques (see Fig. 8).

To evaluate the effective saturated velocity of the MBE material, 150-micron wide FETs having a gate length of 0.5 micron were fabricated on  $10^{17} \text{cm}^{-3}$  material grown atop a one-micron undoped buffer layer. Figure 9 shows a plot of the drain current  $I_d$  vs.  $\sqrt{\phi_B - V_g + I_d R_s}$  whose slope is proportioned to the saturated drift velocity  $V_s$  at the gate depletion region edge. The linearity of the plot from zero gate bias to pinch-off shows that there is no velocity degradation at the interface. A value of around  $1.3 \times 10^7 \text{cm/sec}$  was obtained for  $v_s$  from the slope, which is typical of the values obtained from devices having similar gate lengths fabricated on VPE grown layers. A minimum noise figure of 2.5 dB with an associated gain of 9.4 dB was obtained at 8 GHz from these devices.


After demonstrating the ability to grow device quality n-type GaAs by MBE, it was necessary to develop growth procedures



Electron mobilities versus doping for n-type MBE GaAs.

Fig. 8

Fig. 3. Saturated drift velocity determination for MBE growth.




which overcome the problems resulting from Sn segregation at the surface of the film during MBE growth. This Sn segregation results in non-abrupt changes in donor concentration and hence doping profiles which are not suitable for FETs. To overcome this problem, a procedure involving pre-deposition of Sn prior to initiating growth was developed.

The problem imposed on obtaining abrupt doping transitions due to Sn segregation is illustrated in the C-V profile of an FET active layer shown in curve #1 of Fig. 10. The target values for doping and thickness of this layer were  $n = 10^{17} \text{ cm}^{-3}$  and  $t = 0.3$  micron, respectively. The layer was grown at  $T_{\text{substrate}} = 544^\circ\text{C}$  following a 15-minute Sn predeposition which was intended to negate the effects of Sn segregation. The lack of a sharp step change in doping concentration in this C-V profile clearly indicates that the 15-minute Sn predeposition was not adequate.

Figure 11 displays the results of Auger electron spectroscopy (AES) measurements of Sn segregation carried out for  $T_{\text{substrate}} = 581^\circ\text{C}$  and  $T_{\text{Sn furnace}} = 981^\circ\text{C}$  (corresponding to a steady-state donor concentration of  $\sim 2.5 \times 10^{18} \text{ cm}^{-3}$  as measured by Van der Pauw). Based on the relative intensity of the Sn 450 eV Auger transition with respect to the low energy (0-100 eV) As and Ga Auger transitions, the 60-minute Sn predeposition resulted in approximately a full monolayer of Sn on the GaAs surface (Fig. 12).


After a total of 60 minutes of Sn predeposition, a 1.35-micron thick epitaxial layer was grown under the same conditions as those used for the Sn predeposition (i.e.,  $T_{\text{substrate}} = 581^\circ\text{C}$ , and  $T_{\text{Sn furnace}} = 981^\circ\text{C}$ ). After this growth, AES indicated that the same concentration of Sn was present on the GaAs surface as that present after the 45-minute Sn predeposition.






Doping profiles for two different MBE GaAs films.

- (1) Sn doped,  $T_{\text{substrate}} = 544^{\circ}\text{C}$ , 15 minute Sn predeposition.
- (2) Sn doped,  $T_{\text{substrate}} = 581^{\circ}\text{C}$ , 45 minute Sn predeposition.



The circle at  $t = 45$  min. indicates the intensity of the Sn 430 eV Auger transition after a  $1.35 \mu\text{m}$  epitaxial growth following the 60 min. Sn predeposition. This indicates that for  $T_{\text{Sn Furnace}} = 981^\circ\text{C}$  and  $T_{\text{Substrate}} = 581^\circ\text{C}$  a 45 min. Sn predeposition is necessary to obtain an abrupt change in doping. The steady-state doping under these conditions is  $n = 2.5 \times 10^{18} \text{ cm}^{-3}$ .



Auger spectrum of GaAs substrate after 60 min. Sn predeposition with  $T_{\text{Sn Furnace}} = 981^\circ\text{C}$  (corresponding to a steady-state donor concentration of  $2.5 \times 10^{18} \text{ cm}^{-3}$ ) and  $T_{\text{Substrate}} = 581^\circ\text{C}$ .

This is indicated by an open circle at  $t = 45$  minutes in Fig. 11. Since it can be assumed that the steady-state doping level had been reached by the completion of the 1.35-micron growth, it is clear that a 45-minute Sn predeposition is required to achieve a sharp doping transition under the conditions of this experiment. That this is indeed the case is illustrated in curve #2 of Fig. 10, where a Sn predeposition time of 45 minutes was used with  $T_{\text{substrate}} = 581^{\circ}\text{C}$  and  $T_{\text{Sn furnace}} = 876^{\circ}\text{C}$  (steady-state donor concentration of  $2 \times 10^{17} \text{ cm}^{-3}$  based on Van der Pauw measurements).

Through the use of this Sn predeposition technique at both the buffer layer-active layer interface and at the active layer-contact layer interface, the  $n^+$ -on- $n$  FET structure has been successfully grown by MBE. Because of the high degree of control which can be achieved with MBE, it has been possible to routinely reproduce this device structure.

#### 4. DEVICE FABRICATION AND EVALUATION

The device geometry used on this phase of the contract is that used for the 0.5-micron self-aligned FETs produced by Varian (Fig. 13), with the only difference being that the gate is written as a straight line with the ETEC Autoscan SEM controlled by a VDM 620/i minicomputer. The SEM also writes the 1.5-micron wide leg connecting the gate to the gate pad. Alignment of the gate is accomplished by aligning two points on the SEM CRT which define the gate trajectory with respect to the outermost edges of the source. The remainder of the processing for this 150-micron-wide device is with conventional photolithography.

##### 4.1 Anodic Thinning of the Channel to Lower $R_s$

It was determined that the gate could not be aligned in the SEM closer to the source than about 0.5 micron. The beam is focused on a device mesa (which destroys the device) after which about five gate exposures are done before refocusing the beam again. Movement of the stage to expose a new device causes the beam to in general go slightly out of focus, thus changing the gate length and perhaps altering where the gate is written with respect to its intended position as indicated by the alignment marks. Additionally, the source edge is shifted by an amount in crossing the mesa edge (Fig. 14), and this amount cannot be determined from the narrow window slits used for alignment. Furthermore, as shown in Fig. 15, the source edge is not well-defined, perhaps because of using a combination of evaporation and sputtering to deposit it. And finally, the source metallization is around 6000-7000 Å thick so that the resist is thicker near the source as shown in Fig. 16, resulting in poor gate exposure if done too near the source.




Fig. 13. FET geometry used for electron-beam exposed gates.




Fig. 14. Source edge shift over mesa.



Fig. 15. Ill-defined source edge.






Fig. 16. Thick resist near the source preventing good edge exposure when the gate is placed near the source.

A source-gate spacing larger than the gate length would mean parasitic dominance of the small signal parameters. Source resistance would dominate the channel resistance,  $r_c$ , in determining  $g_{11}$ , resulting in a loss of gain and a higher noise figure unless the gate resistance dominates both  $r_c$  and  $R_s$ .

Figure 17 gives the process that was developed on this contract to provide a self-aligned technique for minimizing the source resistance. The  $n^+$  layer will lower the contact resistance of the source contact and enable the "effective" source-gate spacing to be on the order of 0.1 micron or less. Figure 17(e) shows that thicker gate metal can be lifted. It was originally hoped that the freshly-etched gate trough would enable Al to be evaporated without the accompanying  $g_m$  bunching, but such was not the case. The very thin channel needed for a small gate length (in addition to the sensitivity of the etch rate to slight variations in the resist opening) precludes using ordinary solution etching. Anodic thinning enables good control of the channel thickness to be achieved, independent of etch rate variations from device to device, and lateral etching can be achieved to avoid contact of the gate with the  $n^+$  layers without affecting the channel thickness.

MBE is especially suited for growing the  $n^+$  layer because of its lower growth temperature and its ability to abruptly increase the doping significantly with the wafer remaining in-situ. The VPE systems in operation use Sn and S as n-type dopants. The Sn source is molten and is capable of only a factor of around three in doping change, while efforts using S have revealed that the  $n^+$  layer diffuses into the thin active layer so that there is little, if any, thickness of constant-doped active layer.








Fig. 17. Gate anodization process.

Using molecular beam epitaxy, 1500 Å of GaAs doped  $2 \times 10^{17} \text{ cm}^{-3}$  followed by 500 Å of greater than  $10^{18} \text{ cm}^{-3}$  doping were grown on a Cr-doped semi-insulating substrate. Because of the  $n^+$  layer, no doping profiles could be taken, so that the parameters listed are only estimates. Without forming mesas (so that electrical contact could be made to each device via tweezers) source and drain ohmic contacts were put down, followed by PMMA spin-on and gate exposure. The channel was anodically thinned using phosphoric acid diluted with water to a pH of 2.8. With  $18.6 \text{ Å/V}^6$  and using 50 V to increase the amount of GaAs removed and to make the oxide visible resulted in the resist lifting and the Au-Ge/Ni ohmic contacts being severely attacked. Even voltages as low as 6V were found to attack the ohmic contacts, albeit not so vigorously (in exposing the gate pattern with the SEM, alignment using the ohmic contacts always bares a portion of the metal). As the anodic voltage is increased, the attack on the ohmic contacts increases and extends further under the resist until at 50 V almost all of the ohmic contact is destroyed (as shown in Fig. 18) in the time it takes to grow the oxide.

While the lower voltages did not cause any observed resist lifting, the resist was found to lift at 25 V which is about the lowest voltage that can be used and yet see the oxide. Deciding to solve the resist lifting first, 500 Å of  $\text{SiO}_2$  was CVD deposited over an unmetallized wafer. The PMMA resist was then spun over it and exposed and developed, followed by an  $\text{SiO}_2$  etch and the anodization. The thinking was that the resist was lifting because it too was being anodized at the GaAs-resist interface, and an insulating layer between the resist and the GaAs should prevent this. The scheme worked, and Fig. 19 shows a photo of the results after a 50-V anodization and gate evaporation.




Fig. 18. Anodic attack of  
the ohmic contacts.





Fig. 19. Anodically thinned channel and gate.

When the ohmic contacts were employed, the  $\text{SiO}_2$  did not prevent the attack of the metallization from spreading outward from the areas bared by the alignment. Under the hypothesis that this was because of poor adhesion of the  $\text{SiO}_2$  to Au, an Al layer was put over the Au to promote the  $\text{SiO}_2$  adhesion. This stopped the attack on the metallization except in the small exposed areas resulting from alignment. However, Al on Au is unacceptable for well-known metallurgical reasons (it was used for a quick method of determining if better adhesion would solve the problem, which it did). The Al could be etched off afterwards, but if the gate were Al it would be removed also. A layer of Ti-W was tried over the Au and worked fairly well, although not as well as the Al. The Ti-W would also serve the purpose of acting as a barrier between the ohmic contact and the Au overlay, improving both the contact resistance and the bondability.<sup>7)</sup> The adhesion of  $\text{SiO}_2$  to W was mediocre, but certainly better than the  $\text{SiO}_2$  to Au. How much the Ti helps is not certain since it is present only in a 10%-alloy form with the W, and the HF used to remove the  $\text{SiO}_2$  used in defining the ohmic contact patterns also attacks Ti. A subsequent deposition of more Ti-W followed by Au after the anodization was found to provide a very good surface to bond to.

During the course of the anodization studies, an interesting phenomenon was observed. Whereas the anodic thinning of the wafer would stop when the breakdown voltage equaled the pinch-off voltage when the whole wafer surface was being anodized, when anodically thinning the thin gate regions the oxide growth would continue indefinitely unless it was absolutely dark and removed when done (it would still continue slowly even in the dark). Evidently this is because of the concentration of the thermally-generated holes when etching

a thin region in contrast to the whole wafer surface. For actual device fabrication, light was used along with a determined voltage to remove a given amount of material, so this phenomenon was of little concern.

The procedure used for the ohmic contacts was evaporation of Au-Ge/Ni/Au followed by  $\sim 700 \text{ \AA}$  of sputtered Ti-W and  $\sim 100 \text{ \AA}$  of Ti to promote oxide adhesion. After anodization, another  $700 \text{ \AA}$  of Ti-W was sputtered followed by an evaporated Au overlay.

#### 4.2 Device Evaluation

Aluminum was evaporated onto a Cr-doped substrate and lifted to form patterns for determining its conductivity. The Al thickness was  $5220 \text{ \AA}$  and was measured to have a conductivity of  $2.66 \times 10^{-6} \text{ ohm-cm}$ , i.e., bulk conductivity. Hence, for an 0.25-micron long gate, the gate resistance should be 2.7 ohms using Eq. (B5b) of Wolfe.<sup>8)</sup> The wafer was then alloyed at  $455^\circ\text{C}$  for 15 sec without any deterioration of the conductivity: It appears that the gates can be singed without altering the conductivity of the metallization.

Following development of anodic thinning in the gate region to the point of being applicable to actual device runs, device run EBl was made on an  $n^+$ -on-n MBE wafer (#85). The  $n^+$  layer was nominally  $1000 \text{ \AA}$  and  $\geq 10^{18} \text{ cm}^{-3}$ , and the n layer was  $1500 \text{ \AA}$  thick and doped  $2 \times 10^{17} \text{ cm}^{-3}$ ; however, the high doping of the  $n^+$  layer precludes obtaining a doping profile. The drains were connected to enable anodization with mesas, and W-Ti was used for promoting oxide adherence to the ohmic contact metallization. Al was used for the gate metallization. Because of difficulty in lifting the gate pad and the source-drain overlay patterns, ultrasonic energy



was used which in turn caused all of the gates to break or lift off. Although no complete gated devices were found for which rf data could be obtained, curve tracer measurements indicated that devices having complete gates would have a high  $g_m$  of around 30 mmhos. Those portions of the gates that did exist were 0.4 to 0.5 microns long.

A run was made on a wafer having the active layer grown by VPE (doped  $3-4 \times 10^{17} \text{cm}^{-3}$  and 1100 Å thick as revealed by C-V profiling) followed by an  $n^+$  layer grown by MBE (nominally doped  $\geq 10^{18} \text{cm}^{-3}$  and 1000 Å thick). This combination was tried in order to overcome the difficulties associated with growing an  $n^+$  layer by VPE (because of S diffusion) and the difficulties of profiling the MBE active layers. Evidently 1000 Å was not enough distance for the Sn to build up to properly dope the  $n^+$  layer in spite of an Sn predeposition since the source resistance  $R_s$  was a very high 50 ohms.

Run EB3 was made on VPE wafer TR55-9 (no  $n^+$  layer, doped  $3-4 \times 10^{17} \text{cm}^{-3}$  and 1100 Å thick) to simplify the processing and to see how significant the source resistance is in limiting the performance when no  $n^+$  layer is used (there was some evidence from Run EB1 that the MBE  $n^+$  growth was not reaching  $10^{18} \text{cm}^{-3}$ ). Run EB2 was made on the same material, but because of the problem depicted in Fig. 16, there was no yield. The gate lengths ranged from 0.25 to 0.5 micron. There was a problem with getting the ohmic contacts to become ohmic after the alloy for some reason, necessitating a repeat of the alloy several times. All of the devices exhibited  $g_m$  compression near zero gate bias. Up to and including this run, the Al gates used with anodization had not showed  $g_m$  compression while those without it had, seeming to indicate the need for anodic cleaning.

Table I gives the rf data obtained at 8 GHz for some of the devices from Run EB3 (the pinch-off voltage is around 3 V).

TABLE I

8-GHz Performance for Run EB 3

Device	Maximum Available Gain MAG (dB)	Minimum Noise Figure $NF_m$ (dB)	Associated Gain $G_a$ (dB)	Gate Length L ( $\mu\text{m}$ )
EB 3-1	15.2 ( $V_g = -1.25\text{V}$ )	2.45	10.7 ( $V_g = -1.89\text{V}$ )	0.4
EB 3-2	13.1 ( $V_g = -1.82\text{V}$ )	3.54	10.0 ( $V_g = -2.28\text{V}$ )	0.625
EB 3-9	15.4 ( $V_g = -1.8\text{ V}$ )	2.71	12.3 ( $V_g = -2\text{V}$ )	0.39

All the 0.25-micron gate devices were burned out, leaving only the longer gates for testing. For all of the devices tested, no oscillations occurred at zero gate bias where the gain was low due to  $g_m$  compression. As the gate bias was increased, oscillation set in (possibly of the Gunn type) which went away with further increase in gate bias. Because of the  $g_m$  compression, MAG is not as high as it could be. Furthermore, it is not certain what effect the phenomenon that causes  $g_m$  compression has on the minimum noise figure  $NF_m$ .

Bell Laboratories' formula for  $NF_m$ <sup>9)</sup> was used to see whether it could predict the values measured in Table I. Although the formula appears too rudimentary, it seems to be able to predict what they measure within 0.1 dB or less. The technique of Pucel, et al<sup>10)</sup> is in contrast very cumbersome

and prone to calculation errors. According to the BTL formula, if the parasitic gate and source resistances ( $r_g$  and  $R_s$ ) are zero,  $NF_m = 0$ , taking into account none of the noise arising from the intrinsic device such as intervalley scattering noise which has been reported to be important.<sup>11)</sup> Including the intrinsic channel resistance,  $r_c$ , into the formula gives

$$NF_m = 1 + KfL^{5/6} \left( \frac{N_D}{a} \right)^{1/6} z^{1/2} (r_c + r_g + R_s)^{1/2} \quad (2)$$

where  $K = 0.033$  for "good FETs,"  $f$  is the frequency in GHz,  $L$  the gate length in microns,  $N_D$  the channel doping in units of  $10^{16} \text{cm}^{-3}$ ,  $a$  the active layer thickness in microns, and  $z$  the gate width in mm. The transient behavior of velocity implies a transient behavior of electron temperature as a function of distance in the channel, which could be expected to alter the value of  $K$  in Eq. (2). At any rate, Eq. (2) will provide a basis of comparison and will provide a measure of the effect of the parasitic resistances upon the noise figure.

The assumption will be made that the device input resistance is given by

$$r_{in} \cong r_c + r_g + R_s \quad (3)$$

Y-parameters were measured at 8 GHz at the appropriate gate bias for  $NF_m$ , and the input resistance  $r_{in}$  was then determined from

$$r_{in} \cong \frac{g_{11}}{g_{11}^2 + (b_{11} - \omega C_{gd})^2} \quad (4)$$

where  $C_{gd}$  is the drain-to-gate feedback capacitance. The y-parameter measurements cannot be made on the devices for which the rf data were obtained (since they are mounted in a matched amplifier circuit), and hence were made on two additional devices, EB 3-6 and EB 3-8. Table II summarizes the results.

TABLE II

Computed Noise Figure Performance at 8 GHz for Run EB 3

Device	$r_{in}(\text{ohm})$	$R_s(\text{ohm})$	L( $\mu\text{m}$ )	NF <sub>m</sub> (dB)	
				Calc.	Meas.
EB 3-6	25	--	0.39	2.07	--
EB 3-8	36	12.4	0.2	1.52	--
EB 3-1	--	10.	0.4	--	2.45
EB 3-2	--	28.4?	0.625	--	3.54
EB 3-9	--	17.2	0.39	--	2.71

The question mark behind  $R_s$  for EB 3-2 indicates uncertainty due to the fact that the drain characteristic deteriorated when the device was observed in the SEM for purposes of gate length measurement after the rf measurement but before the  $R_s$  measurement. It is interesting to note that although EB 3-8 has about half the gate length of EB 3-6 (and hence should have a smaller value of  $r_c$ ), its input impedance is significantly higher. It wouldn't seem that  $R_s$  is the culprit since it is already fairly low for EB 3-8 and it couldn't be much lower for EB 3-6. Rather, it seems that, because of the smaller gate length,  $r_g$  has risen significantly, implying that the gate resistance is not as low as deduced previously

from the Al conductivity study (no control structures for ascertaining the Al conductivity were included in either of the Al evaporations for EB 2 or EB 3). It's hard to make any comparison in Table II between measurement and calculation since no two devices have the same  $L$  (and hence  $r_g$  and  $r_c$ ) and  $R_s$ . In general,  $g_m$  compression and perhaps gate resistance seem to be responsible for the lack of better results from Run EB 3. At this point it was thought that the  $g_m$  compression could be dealt with by using an anodic cleaning before the gate deposition.

Run EB 4 (MBE wafer #115 with an n layer only) was not given an anodic cleaning before the gate Al deposition, and showed  $g_m$  compression. Run EB 5 (MBE wafer #117 with an  $n^+$ -on-n layer) was given the anodic etch, of course, and also showed  $g_m$  compression, discounting the previously held notion that the anodic etch would cure this problem. In spite of the complexities of the added  $n^+$  layer, it was only with this layer that the unaccountably high values of  $g_m$  reported previously were seen, so an effort was made to fabricate a completed device having the  $n^+$  layer.

Run EB 6 was done with MBE wafer #118. As with all the MBE wafers, the active layer was grown on an approximately one-micron thick buffer layer also grown by MBE. The active layer doping was estimated to be  $3.5 \times 10^{17} \text{ cm}^{-3}$  as deduced from the growth conditions. Devices were fabricated on this wafer using the anodic thinning process, and Au instead of Al was used as the gate metal. It was felt that perhaps the  $g_m$  compression was related to the Al, and maybe the use of Au might circumvent this problem.

The completed devices showed no  $g_m$  compression, and Fig. 20 shows a typical characteristic. Indeed, the  $g_m$  at zero

bias is quite high, being around 30-32 mmhos for the 150-micron wide devices. Two of the devices were rf tested in an amplifier circuit, giving the results shown in Table III.

TABLE III  
8-GHz Performance for Run EB 6


<u>Device</u>	<u>MAG (dB)</u>	<u>NF<sub>m</sub> (dB)</u>	<u>G<sub>a</sub> (dB)</u>	<u>L</u>
EB 6-1	14.4	2.23	12.0	0.445
EB 6-5	14.2	2.2	12.2	0.305

It is interesting to note that although EB 6-5 has two-thirds the gate length of EB 6-1, its rf performance is virtually the same.

Fortunately, both these devices were able to be unbonded from the amplifier circuit and rebonded in the s-parameter jig. This enabled the results shown in Table IV to be obtained.

TABLE IV  
Computed Noise Figure Performance at 8 GHz for Run EB 6

<u>Device</u>	<u>r<sub>in</sub> (ohm)</u>	<u>R<sub>s</sub> (ohm)</u>	<u>NF<sub>m</sub> (dB, BTL formula)</u>
EB 6-1	18.15	3.1	2.14
EB 6-5	36.2	3.1	2.02



100-1 0.5 μm 11/6/1


Fig. 20. Drain characteristic for Run EB 6.

The computed values for the noise figure agree quite well with the measured values. Evidently the smaller gate length of EB 6-5 is offset by its higher input resistance,  $r_{in}$ . These values for  $r_{in}$  are for zero gate bias, but should not differ markedly from their values at the bias for minimum noise figure unless the channel resistance is significant. Since  $R_s$  is the same for both devices and since the channel resistance would seem to be smaller for the shorter gate length device, it appears that gate resistance is the culprit for the high input resistance. Preliminary tests seem to indicate that the gate metal conductivity is not at fault and that perhaps there is a high resistance interface layer between the gate metallization and the GaAs. This is presently being investigated.

Figure 21 gives a plot of  $I_d$  vs  $\sqrt{\phi_B - V_g + I_d R_s}$  and shows a good linear characteristic almost to pinchoff, signifying a good active layer-buffer layer interface. The linearity also indicates constant doping across the channel. Assuming a channel doping of  $3.5 \times 10^{17} \text{cm}^{-3}$ , the slope gives a saturated drift velocity of  $1.69 \times 10^7 \text{cm/sec}$  for EB 6-1 and  $1.28 \times 10^7 \text{cm/sec}$  for EB 6-5. EB 6-5 has the shortest gate length and hence should have the most velocity overshoot, contrary to these results. Perhaps the doping varies across the wafer.



Fig. 21. Saturated drift velocity determination for Run EB 6.



## 5.0 CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK

GaAs FETs have been fabricated on MBE material using an anodic thinning procedure to remove the  $n^+$  layer in the immediate vicinity of the gate. The gates are defined by electron-beam exposure and range in length from 0.15 to 0.45 microns. The use of the  $n^+$  layer has resulted in the lowest source resistance (3.1 ohms) and the highest  $g_m$ s (30-32 mmhos) observed to date for 150-micron wide devices. The best rf data obtained at 8 GHz was a minimum noise figure of 2.2 dB with an associated gain of 12 dB for devices with gate lengths ranging from 0.3 to 0.45 microns.

In terms of device performance, it appears that the gate resistance may be the limiting factor. To ensure good liftoff, rather conservative thicknesses of gate metal have been deposited (3000 Å of Al for Run EB 3 and 2000 Å of Au for EB 6). An effort should be made to determine the maximum thickness of gate metal that can be reliably lifted. Even with the thicknesses used, the gate resistance should be much lower than the values inferred from the  $r_{in}$  measurements. Perhaps the gate profile is triangular rather than rectangular, and perhaps the conductivity is less than expected from previous trial runs (no control structures were included in the device gate depositions for conductivity determinations). As indicated by the increasing slope of the forward characteristic of the gates of Run EB 6 as they were turned on harder, there may be a high resistance interface layer between the gate metalization and the GaAs for that run. Perhaps the HCl etch to remove the anodic oxide should be replaced with a plasma etch to minimize possible contamination. New designs employing either multiple gate pads and/or a smaller device width should also be evaluated and implemented. Because of the

high  $g_m$ s achieved with the use of the  $n^+$  layer, there may be no problem with off-the-chip driving capability with a narrower device.

In terms of yield, anodization damage to the ohmic contacts still occurs even with the use of Ti-W. The degree of damage varies from run to run, and was the yield limitation for Runs EB 3 and EB 6 which netted little more than the few devices tested. Shortening the delay between the Ti-W and  $\text{SiO}_2$  depositions may solve this problem.

Another problem area is knowing the exact doping profile of the MBE wafers. This is necessary because the anodization without light stops when the pinch-off voltage equals the breakdown voltage, and further anodization must be done with light and a knowledge of how far to go. With light there is no natural stop action other than the applied voltage. The  $\sim 10^{18} \text{cm}^{-3}$  doping of the  $n^+$  layer makes profiling difficult because of leakage. Upon anodically thinning the  $10^{18} \text{cm}^{-3}$  layer off, good profiles are still not obtained for the MBE active layer again because of leakage. This problem area should also be dealt with.

## 6. REFERENCES

1. J. G. Ruch, "Electron Dynamics in Short Channel Field-Effect Transistors," IEEE Trans. ED-19, 652 (1972).
2. T. J. Maloney and J. Frey, "Transient and Steady-State Electron Transport Properties of GaAs and InP," J. Appl. Phys. 48, 781 (1977).
3. M. A. Littlejohn, J. R. Hauser, and T. H. Glisson, "Velocity-Field Characteristics of  $Ga_{1-x}In_xP_{1-y}As_y$  Quaternary Alloys," Appl. Phys. Lett. 30, 242 (1977).
4. S. G. Bandy, S. B. Hyder, T. J. Boyle, and C. K. Nishimoto, "InGaAs Microwave FET," Final Report N00014-75-C-0125, Office of Naval Research, Arlington, VA, August 1978.
5. M. Reiser and P. Wolf, "Computer Study of Submicrometre F.E.T.s," Electron. Lett. 8, 254 (1972).
6. D. L. Rode, B. Schwartz and J. V. DiLorenzo, "Electrolytic Etching and Electron Mobility of GaAs for FETs," Solid-State Electron. 17, 1119 (1974).
7. S. G. Bandy, R. Sankaran and D. M. Collins, "Noncoplanar High Power FET," Annual Report No. 3, Contract N00014-76-C-0303, Office of Naval Research, Arlington, VA, Dec. 1977.
8. P. Wolf, "Microwave Properties of Schottky-barrier Field-effect Transistors," IBM J. Res. Develop. 14, 125 (1970).
9. B. S. Mewitt, H. M. Cox, H. Fukui, J. V. DiLorenzo, W. O. Schlosser and D. E. Iglesias, "Low-Noise GaAs M.E.S.F.E.T.S," Electron. Lett. 12, 309 (1976).

10. R. A. Pucel, H. A. Haus and H. Statz, "Signal and Noise Properties of Gallium Arsenide Microwave Field-Effect Transistors," in Advances in Electronics and Electron Physics, ed. L. Marton (Academic Press, New York, 1975), Vol. 38, p. 195.
11. W. Baechtold, "Noise Behavior of GaAs Field-Effect Transistors with Short Gate Lengths," IEEE Trans. ED-19, 674 (1972).

DISTRIBUTION LIST  
TECHNICAL REPORTS

Contract N00014-77-C-0655

Code 427 Office of Naval Research Arlington, VA 22217	4	Dr. H. C. Nathanson Westinghouse Research and Development Center Beulah Road Pittsburgh, PA 15235	1
Naval Research Laboratory 4555 Overlook Avenue, S.W. Washington, D.C. 20375		Dr. Daniel Chén Rockwell International Science Center P. O. Box 1085 Thousand Oaks, CA 91360	1
Code 5211	1		
Code 5220	1		
Defense Documentation Center Building 5, Cameron Station Alexandria, VA 22314	12	Mr. G. J. Gilbert MSC 100 Schoolhouse Road Somerset, NJ 08873	1
Dr. R. L. Remski AFAL/DHM Wright-Patterson AFB, OH 45433	1	Drs. C. Krumn/C. L. Anderson Hughes Research Laboratory 3011 Malibu Canyon Road Malibu, CA 90265	1
ERADCOM DELET-M Fort Monmouth, NJ 07703	1	Mr. Lothar Wandinger ECCM/AMSEL/TL/IJ Fort Monmouth, NJ 07003	1
Texas Instruments M.S. 105/W. Wisseman P. O. Box 5936 Dallas, Texas 75222	1	Dr. Harry Wieder Naval Ocean Systems Center Code 922 271 Catalina Blvd San Diego, CA 92152	1
Commanding Officer Office of Naval Research Branch Office 1030 East Green Street Pasadena, CA 95051	1	Dr. William Lindley MIT Lincoln Laboratory F124A P. O. Box 73 Lexington, MA 02173	1
Dr. R. Bell, K 101 Varian Associates 611 Hansen Way Palo Alto, CA 94304	1	Mr. Sven Roosild AFCRL/LQD Hanscom AFB, MA 01731	1
Dr. M. Malbon Varian Associates 611 Hansen Way Palo Alto, CA 94304	1		

Commander U.S. Army Electronics Command V. Gelnovatch (DRSEL-TL-IC) Fort Monmouth, NJ 07703	1	Prof. Hauser & Littlejohn Dept. of Electrical Engineering North Carolina State University Raleigh, NC 27607	1
RCA Microwave Technical Center Princeton, NJ 08540 Attn: Dr. F. Sterzer	1	ARACOR 1223 E. Arques Avenue Sunnyvale, CA 94086 Attn: T. Magee	1
Hewlett-Packard Corporation Page Mill Road Palo Alto, CA 94306 Attn: Dr. Robert Archer	1	Raytheon Research 28 Seyon Street Waltham, MA 02154 Attn: J. Vorhous	1
Watkins-Johnson Co. E. J. Crescenzi, Jr./ K. Niclas 3333 Hillview Avenue Stanford Industrial Park Palo Alto, CA 94304	1		
Commandant Marine Corps Scientific Advisor (Code AX) Washington, D.C. 20380	1		
Microwave Associates Northwest Industrial Park Burlington, MA 01803 Attn: Drs. F. A. Brand/J. Saloom	1		
Professors L. Eastman & W. Ku Phillips Hall Cornell University Ithaca, NY 14853	1		
Commander Harry Diamond Laboratories 2800 Powder Mill Road Adelphia, MD 20783 Attn: Mr. Horst W. A. Gerlach	1		
Advisory Group on Electron Devices 201 Varick Street, 9th floor New York, NY 10014	1		
D. Claxton MS/1414 TRW Systems One Space Park Redondo Beach, CA 90278	1		