


UNCLAS	SIFIED	MAR 75	RNG	DEUPPAR	гн			ATION O			NL		
) of 20 4067694					HERE A DESCRIPTION OF A					Arran	American Strength Str	
	An experimental sector of the	 A subscription of the subscriptice of the subscription of the subscription of the subscriptio											
	A second se		An experimental sector of the		₹ 1 ¥	Antipatrantes de la construcción de la constru		1 1000 1 10000 1 10000 1 10000 1 1000 1 1000 1 1000 1 1000 1 1000 1 1000 1 100					
	$\left[\frac{\frac{1}{2}}{\frac{1}{2}} \frac{1}{2} \frac{1}{2$									4 mail			THE HE
1			A second				The second		The Mar	Para Sana Sana Sana Sana Sana Sana Sana S	1000 miles		
Î						and the sea					A Destination of the second se		
Response Response Response Response Response	ENT 6 29 DDc	Conir										-	





REPO	RT DOCUMENTATION	PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
REPORT NUMBER	/	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
NPS67-79-00	2		
TITLE (and Subtitio)			S. TYPE OF REPORT & PERIOD COVERE
	of a Device for		Master's Thesis: Mar
	on of Multiple S uter-Controlled		6. PERFORMING ORG. REPORT NUMBER
AUTHOR(.)			8. CONTRACT OR GRANT NUMBER(4)
Robert Neld	on Geopfarth		
NODEL C NELL			
	ZATION NAME AND ADDRESS raduate School	/	10. PROGRAM ELEMENT, PROJECT, TAS AREA & WORK UNIT NUMBERS
Monterey CA		-	
	E NAME AND ADDRESS		March 1979
Monterey CA	raduate School 93940		13. NUMBER OF PAGES
	Y NAME & ADDRESS(II differen	t from Controlling Office)	15. SECURITY CLASS. (of this report)
Naval Postg	raduate School		Unclassified
Monterey CA			IS. DECLASSIFICATION DOWN GRADING
	r public release		
Approved for			
Approved for	EMENT (of the abstract entered		
Approved for	EMENT (of the abstract entered		
Approved for	EMENT (of the abstract entered		
Approved for . DISTRIBUTION STATE	EMENT (of the abstract entered	in Block 20, il different in	ų: Raport)
Approved for DISTRIBUTION STATI	EMENT (of the obstract entered	in Block 20, il dillorant in In Block 20, il dillorant in In Block 20, il dillorant in	er Report)
Approved for DISTRIBUTION STATI	EMENT (of the ebetrect entered DTES on reverse elds If necessary a computer interfa	in Block 20, il dillorant in In Block 20, il dillorant in In Block 20, il dillorant in	er Report)
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO KEY WORDS (Continue Scanivalve-	EMENT (of the ebetrect entered DTES on reverse elds If necessary a computer interfa	in Block 20, il dillorant in In Block 20, il dillorant in In Block 20, il dillorant in	er Report)
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO Scanivalve- acquisition	EMENT (of the obstract entered otes on reverse elds if necessary a computer interfa system.	in Block 20, if different for d Identify by block number, ice; pneumatic	scanner; data
Approved for DISTRIBUTION STATION SUPPLEMENTARY NO Scanivalve- acquisition A control	EMENT (of the ebstreet entered otes on reverse side if necessary a computer interfa system. an reverse side if necessary and lier (designated	in Block 20, if different in differentity by block number, ice; pneumatic differentity by block number, HG-78K) was	scanner; data
Approved for DISTRIBUTION STATION SUPPLEMENTARY NO Scanivalve- acquisition A control and computed	EMENT (of the ebstreet entered of the ebstreet entered of computer interfa system. en reverse side if necessary en ller (designated r-directed acqui	In Block 20, 11 different for d (dentify by block number, ace; pneumatic d (dentify by block number) HG-78K) was sition of pne	scanner; data built to permit manual umatic data from multip
Approved for DISTRIBUTION STATION SUPPLEMENTARY NO Scanivalve- acquisition A control and computer Scanivalves	EMENT (of the obstract entered otes on reverse olds if necessary a computer interfa system. ller (designated r-directed acqui . The controlle	In Block 20, 11 different for d Identify by block number, ice; pneumatic d Identify by block number, hG-78K) was sition of pne- r incorporate	scanner; data
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO KEY WORDS (Continue Scanivalve- acquisition A control and computer Scanivalves electronic of the Hewlett	EMENT (of the obstract entered ores computer interfa system. en reverse side II necessary a computer interfa system. en reverse side II necessary a computer interfa system.	In Block 20, 11 different for d Identify by block rumber, Ice; pneumatic HG-78K) was sition of pner r incorporaters designed as ce Bus (HP-IB	scanner; data built to permit manual umatic data from multip d a low cost digital a peripheral device or) to enable computer
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO KEY WORDS (Continue Scanivalve- acquisition A control and computer Scanivalves electronic of the Hewlett- interrogatic	EMENT (of the obstract entered ores computer interfa system. en reverse side II necessary and lier (designated r-directed acqui . The controlle circuit which wa -Packard Interfa on of port addre	In Block 20, 11 different for d Identify by block number, Ice; pneumatic HG-78K) was sition of pner r incorporaters designed as ce Bus (HP-IB sses of multi	scanner; data built to permit manual umatic data from multip d a low cost digital a peripheral device or) to enable computer ple Scanivalves.
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO KEY WORDS (Continue Scanivalve- acquisition A control and computes Scanivalves electronic the Hewlett: interrogatic Computer pro	EMENT (of the ebstract entered ores computer interfa system. ller (designated r-directed acqui . The controlle circuit which wa -Packard Interfa on of port addre ograms were writ	In Block 20, 11 different for d Identify by block number, ace; pneumatic HG-78K) was sition of pner r incorporate s designed as ce Bus (HP-IB sses of multi ten in BASIC	scanner; data built to permit manual umatic data from multip d a low cost digital a peripheral device or) to enable computer
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO Scanivalve- acquisition A control and computer Scanivalves electronic the Hewlett- interrogatic Computer pro	EMENT (of the obstract entered ores computer interfa system. en reverse side II necessary and lier (designated r-directed acqui . The controlle circuit which wa -Packard Interfa on of port addre	In Block 20, 11 different for d Identify by block number, and identify by block number, ice; pneumatic didentify by block number, hG-78K) was sition of pner r incorporate s designed as ce Bus (HP-IB sses of multi ten in BASIC	scanner; data built to permit manual umatic data from multip d a low cost digital a peripheral device or) to enable computer ple Scanivalves.
Approved for DISTRIBUTION STATE SUPPLEMENTARY NO Scanivalve- acquisition A control and computer Scanivalves electronic the Hewlett- interrogatic Computer pro	TES The reverse of the ebstract entered or reverse of the first entered computer interfa system. Iler (designated r-directed acqui . The controlle circuit which wa -Packard Interfa on of port addre ograms were writ Diffiem of 1 Nov 46 15 0800	In Block 20, 11 different for d Identify by block number, ace; pneumatic HG-78K) was sition of pner r incorporate s designed as ce Bus (HP-IB sses of multi ten in BASIC	scanner; data built to permit manual umatic data from multip d a low cost digital a peripheral device or) to enable computer ple Scanivalves. and FORTRAN languages



Approved for public release; distribution unlimited

Development of a Device for the Incorporation of Multiple Scanivalves into a Computer-Controlled Data System

by

Robert Neldon Geopfarth Lieutenant, United States Navy B.S., University of Kansas, 1972

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN AERONAUTICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL March 1979

Author

Robert N. Geopfarth

Approved by:

Raymond P. Shreene

Thesis Advisor

May F. Plate

Chairman, Department of Aeronautics

-D 0 TIELOAT ST. BISTRIESTICE / AVAILABILITY CODES AVAIL and/or SPESIAL

William Science and Engineering Dean of



ABSTRACT

A controller (designated HG-78K) was built to permit manual and computer-directed acquisition of pneumatic data from multiple Scanivalves. The controller incorporated a low cost digital electronic circuit which was designed as a peripheral device on the Hewlett-Packard Interface Bus (HP-IB) to enable computer interrogation of port addresses of multiple Scanivalves. Computer programs were written in BASIC and FORTRAN languages and operation of the system was verified using HP-9830A and HP-21MX computers.

TABLE OF CONTENTS

I.	INTR	ODUCTIONll
II.	HG-7	8K SCANIVALVE CONTROLLER14
	Α.	DESIGN REQUIREMENTS14
	в.	MANUAL OPERATION14
	с.	COMPUTER OPERATION15
	D.	HG-78K SCANIVALVE CONTROLLER LAYOUT16
III.	s/V	MUX PCB DESCRIPTION17
	Α.	GENERAL FEATURES17
	в.	HP-IB CONSIDERATIONS18
	с.	CIRCUIT DESCRIPTION20
		1. DATA I/O Section
		2. DEVICE ADDRESS Section
		3. DATA STORAGE Section23
		4. MULTIPLEXER Section24
		5. HANDSHAKE Section24
		6. CLOCK and CLEAR Sections26
		7. HP-IB DISPLAY
	D.	HARDWARE DESCRIPTION
	E.	"DAV" DRIVER LINE DELAY ADJUSTMENT
IV.	PROG	RAMMING INSTRUCTIONS
	Α.	I/O SPECIFICATIONS
	в.	SAMPLE PROGRAM CODE
v.	CONC	CLUSIONS AND RECOMMENDATIONS

APPENDIX A: DATA ACQUISITION PROGRAM EXAMPLES
A.1 HP-9830A BASIC Program
A.2 HP-21MX FORTRAN Program
APPENDIX B: HG-78K HARDWARE64
B.1 HG-78K Input/Output Wiring64
B.2 S/V Address Decoder/Driver PCB64
APPENDIX C: S/V MUX PCB HARDWARE74
LIST OF REFERENCES
INITIAL DISTRIBUTION LIST

LIST OF TABLES

I.	Logical Equivalences
II.	Logic Circuit Conventions
Al.	HP-IB Device Codes
A2.	Scanner #1 Channel Assignments
A3.	HP-9830A Program Listing58
A4.	HP-21MX Program Listing60
Bl.	24-PIN HP-IB Connector
B2.	19-PIN Transducer Connector
вз.	14-PIN Frequency Connector
В4.	19-PIN Scanivalve Input Connectors
B5.	6-PIN Scanivalve Advance Connector
B6.	6-PIN Scanivalve Home Connector
B7.	S/V Address Decoder/Display Edge Connections73
с1.	S/V MUX PCB Component Listing75
C2.	S/V MUX PCB Test Point Summary
СЗ.	S/V MUX PCB Left Edge Connections77
C4.	S/V MUX PCB Right Edge Connections

LIST OF FIGURES

のないないないないであるなななななないである

1.	Scanivalve Functions35
2.	HG-78K Scanivalve Controller
3.	Scanivalve Computer System Installation37
4.	HG-78K Functional Block Diagram
5.	HP-IB Lines
6.	S/V MUX PCB Block Diagram40
7.	Bi-Directional Bus Connections41
8.	Data I/O Section42
9.	Device Address Section43
10.	HP-IB Address Word Format44
11.	Data Storage Section45
12.	Multiplexer Section46
13.	Handshake Section47
14.	Listener Timing Diagram48
15.	Talker Timing Diagram49
16.	DAV Time Delay Sequence
17.	Clock and Clear Sections
18.	HP-IB Display
19.	S/V MUX PCB53
20.	Modified Multiplexer Section54
Bl.	HG-78K Back Panel Layout65
B2.	Transducer Signal Conditioning71
вз.	Scanivalve Address Decoder/Display Circuit72

8

--

TABLE OF ABBREVIATIONS

ADRL	Addressed to Listen
ADRT	Addressed to Talk
BCD	Binary Coded Decimal
CR	Carriage Return
DVM	Digital Voltmeter
DVR	Driver
EOI	End-of-Information
IC	Integrated Circuit
I/0	Input/Output
LED	Light Emitting Diode
LF	Line Feed
MUX	Multiplexer
NC	No Connection
PCB	Printed Circuit Board
RCVR	Receiver
S/V	Scanivalve
TX	Transducer

5-

-

ACKNOWLEDGEMENT

Significant technical achievements occur as a result of teamwork. It is richly rewarding to have been a member of the team who produced the HG-78K Scanivalve Controller. The alphanumeric designation of this device represents the pride we share in its development.

Mr. J.E. Hammer was principally responsible for the major design concept formulation and device requirements. His extensive instrumentation experience and knowledge of data acquisition requirements produced concise physical design specifications.

Mr. J.C. King, a man of infinite resource, was principally responsible for the hardware fabrication of both the HG-78K and the intricate S/V MUX PCB. His experience and competence in electronics, plus his ability to acquire impossible-to-find parts, were responsible for the rapid transition from schematic design to physical reality.

Associate Professor R.P. Shreeve guided the team's effort. His attentive support and his faith and trust in his team created a professional and fertile environment in which to complete this work.

I. INTRODUCTION

In tests of compressors and turbines, simultaneous measurements of many steady-state pressures are required. In past years, Scanivalves' have been used for this purpose at the Turbopropulsion Laboratory at the Naval Postgraduate School. Up to four Scanivalves were incorporated into a data logging system which output data on paper tape [1]. In order to replace this system with on-line data acquisition to the Laboratory's new computer system, a Scanivalve control device compatible with the computer system was required. This report documents the logic and hardware design of the HG-78K Scanivalve Controller which was designed and built to answer this requirement. new device permits acquisition of steady-state data from multiple Scanivalves under manual or computer control. The design incorporates low-cost digital electronic circuits and the unit itself functions as a computer peripheral device on the Hewlett-Packard Interface Bus (HP-IB)². The development was carried out primarily to satisfy the data acquisition requirements of a transonic

¹"Scanivalve" is the registered trademark for a mechanical pneumatic selector switch manufactured by Scanivalve Corporation, P.O. Box 20005, San Diego, California 92120.

²The HP-IB is the Hewlett-Packard implementation of IEEE Standard 488-1975, "Digital Interface for Programmable Instrumentation".

compressor research program sponsored by Naval Air Systems Command, Code 310A.

The Scanivalve (S/V) is a device having multiple pneumatic input ports and a single pressure-measuring transducer. A mechanical rotor, driven by an electric motor, pneumatically connects one input port at a time to the transducer. Rotor position is controlled electronically. The transducer output is a voltage which, after proper conditioning, can be measured using a precision voltmeter and, through calibration, interpreted as pressure.

Operation of a Scanivalve involves three essential tasks: Address interrogation, position control and transducer measurement. Address interrogation is the process by which the Scanivalve port address is identified. Position control involves the process by which the Scanivalve is positioned to a specified input port. Transducer measurement involves the process by which the electrical output of the pressure transducer is transformed and sampled. These three tasks are completely independent, yet are involved each time Scanivalve data is taken. In this report the concept of these essential tasks is referred to as the "Task Triad":

INTERROGATION TRANSOUCER ASTTIAN EASLIREMENT

ADDRESS

In the following section the operation and description is given for the HG-78K Scanivalve Controller which was designed to perform the above tasks. The device is a single control station which features digital port address display, manual S/V control functions, signal conditioning, transducer outputs and computer address interrogation of each of the five laboratory Scanivalves. In Section III, a detailed description is given of the Scanivalve multiplexer printed circuit board (S/V MUX PCB). This digital electronic device was designed to perform the address interrogation task for multiple Scanivalves under computer control. Section IV contains programming instructions necessary to accomplish data transfer between the computer and the S/V MUX PCB. Conclusions and a recommended design improvement for the S/V MUX PCB are given in Section V. Sample computer programs which demonstrate the BASIC and FORTRAN code necessary to obtain steady-state data using the HP-21MX and the HP-9830A computers are given in Appendix A. Appendices B and C contain complete hardware documentation of the HG-78K Scanivalve Controller and the S/V MUX PCB, respectively.

II. HG-78K SCANIVALVE CONTROLLER

A. DESIGN REQUIREMENTS

The pressure transducer in a Scanivalve must be calibrated and checked at intervals. The calibration procedure involves applying a known pressure to an input port, selecting that port, and adjusting the resistance in the transducer bridge circuit to obtain the proper span and balance voltages. This procedure requires position control of the Scanivalve as well as electrical access to the transducer bridge circuit. The five Scanivalves in the Turbopropulsion Laboratory were at different locations. The first requirement was to provide a single location at which each of the five Scanivalves could be manually controlled and calibrated. Real-time display of the port address of each Scanivalve at the same location was required to complete the task triad.

The acquisition of data using the Scanivalves was to be programmed on the computer. Therefore, the second design requirement was to provide computer control of the task triad. The final requirement was that manual and computer-directed tasks be simultaneously operable. These requirements were met in the design of the HG-78K Scanivalve Controller.

B. MANUAL OPERATION

The electrical arrangement of a Scanivalve is shown in Figure 1. The elements associated with the task triad can be identified

in this figure. Attention is directed to the binary coded decimal (BCD) form of the port address. Four lines (0-3) carry the binary code for the least significant decimal digit while the other three lines (4-6) carry the binary code for the most significant decimal digit. In the HG-78K, these address lines were connected to a decoder/display circuit board (Appendix B) to provide continuous digital display of the selected port on the front panel. A view of the front panel is shown in Figure 2.

Manual position control of the Scanivalve was enabled by connecting panel-mounted push-button switches in series with the control lines. Transducer bridge circuit junctions were wired to front panel receptacles, and the bridge span and balance potentiometer adjustment knobs were also mounted on the front panel.

C. COMPUTER OPERATION

The Scanivalve installation in relation to the laboratory's computer equipment is shown in Figure 3. The interface bus (HP-IB) is controlled by either the HP-21MX or the HP-9830A computer. The other three devices shown connected to the bus in Figure 3 execute the task triad under the direction of either bus controller as follows:

'Address interrogation of a selected Scanivalve is performed by the S/V MUX PCB.

'<u>Position control</u> is obtained by closing predetermined relays (via a software command) in the HP-3495A Scanner, which

in turn connects the 24-Vdc S/V control voltage to the selected Scanivalve advance or home control line.

'<u>Transducer measurement</u> of the pressure on the selected Scanivalve port is made by the HP-3455A DVM when a relay in the Scanner is commanded (in software) to connect the selected transducer output.

Representative programming code to execute the task triad is listed and described in Appendix A. Codes used to address the devices connected on the HP-IB are given in Table Al.

D. HG-78K SCANIVALVE CONTROLLER LAYOUT

A functional block diagram of the HG-78K is shown in Figure 4. The non-interference of manual and computer operations can be understood with reference to this figure. Address lines are connected in parallel. The S/V decoder/display PCB continuously displays the port addresses while the address data is simultaneously available to the computer by the S/V MUX PCB without interference. Manual control line switches and Scanner control relays are connected in parallel so that a position control function will occur whenever <u>either</u> electrical path is completed. Transducer output lines are connected in parallel to both the front panel test points and to the Scanner relays.

A description of the hardware and wiring plans for the HG-78K Scanivalve Controller is given in Appendix B.

III. S/V MUX PCB DESCRIPTION

A. GENERAL FEATURES

The S/V MUX PCB was designed to satisfy the following requirements:

1. Perform the Scanivalve port address interrogation task under control of either laboratory computer.

2. Perform random port address interrogation of multiple Scanivalves.

3. Function independently from the manual features of the HG-78K Scanivalve Controller.

To satisfy the first requirement, the S/V MUX PCB was designed as a peripheral device on the HP-IB, as shown in Figure 3. This approach offered significant advantages. First, logic circuits could be designed to respond to the established protocol of a single device, the HP-IB, rather than individual laboratory computers. Second, HP-IB compatible computers could be added or changed in the future without affecting circuit performance or causing hardware alterations.

The second design requirement was accomplished by electronically selecting the Scanivalve address information in the following way. Referring to Figures 1 and 3, port address data (7-bits) from the five Scanivalves are input to the S/V MUX PCB. Corresponding bits are connected to input ports of seven multiplexer IC's. A binary number, representing the Scanivalve to

be selected, is sent from the computer to the S/V MUX PCB where it is stored and routed to the address inputs of the seven multiplexer IC's. Each multiplexer IC, representing one bit of the S/V port address, electronically selects the input line represented by the binary code latched on its address input. The state of the selected input lines are transferred to the bus line drivers for transmission to the computer. Computer software then decodes the S/V address.

The third design requirement was accomplished by simply connecting manual and computer-controlled functions into electrically parallel paths. A special high-current relay module was installed in the HP-3495A Scanner to provide ten relays for handling the Scanivalve control lines. Scanner relay/channel assignments are listed in Table A2. Control current can be routed to a Scanivalve by either pressing a button on the front panel or by issuing a computer command to close a parallel-connected Scanner relay. In a similar manner, transducer voltage lines were connected to both the front panel outlets and to HP-3495A Scanner relays which were connected to the HP-3455 DVM. Scanivalve address information was parallelconnected to both the Decoder/Display PCB and to the S/V MUX PCB and was continuously available to either device.

B. HP-IB CONSIDERATIONS

All devices connected to the HP-IB must conform to a rigidlydefined protocol. Reference 2 presents an excellent description

of the features, protocol and electrical characteristics of the bus. Presented here is a brief overview of the HP-IB environment.

The HP-IB is a serial-byte interface which permits bidirectional communication between multiple instruments. All instruments on the bus can be uniquely addressed and can function as one of the following:

bus CONTROLLER -- controls bus information flow

bus LISTENER -- receives information from the bus

bus TALKER -- sends information to the bus Bus communication uses sixteen lines which have been organized into three functional types:

DATA lines (8)

TRANSFER lines (3)

CONTROL lines (5)

The bus lines used by the S/V MUX PCB are shown with their mnemonic definitions in Figure 5.

The S/V MUX PCB uses only two control lines; IFC and ATN. The IFC line is driven by the bus CONTROLLER to initialize the bus and clear any bus activity. The ATN line is driven by the bus CONTROLLER and places the bus in either the COMMAND mode or in the DATA mode. In the COMMAND mode, address information is transmitted on the data lines to establish those instruments that are to talk, listen or remain dormant. In the DATA mode, the instrument addressed to talk will communicate on the data lines with those instruments addressed to listen. Only one TALKER is permitted.

The three transfer lines (DAV, NRFD, NDAC) execute the transfer of each information byte on the data lines by an interlocked "handshake" technique. This allows asynchronous data transfer at the speed of the slowest instrument on the bus. The DAV line is driven by the TALKER and indicates the validity of information on the data lines. When DAV is driven true, information on the DATA lines is unconditionally valid. The NRFD and NDAC lines are driven by all LISTENERS to indicate if they are ready to accept data or if the data has been accepted. When NRFD is driven false, a LISTENER indicates that it is unconditionally ready to accept one information byte. When NDAC is driven false, a LISTENER indicates that the information byte has been unconditionally accepted, and that the information on the data lines is no longer needed.

C. CIRCUIT DESCRIPTION

The following sequence of events occurs each time the S/V MUX PCB supplies the computer with Scanivalve address information:

1. Bus placed in COMMAND mode.

- 2. S/V MUX PCB addressed to LISTEN.
- 3. Bus placed in DATA mode.
- 4. Data byte sent to S/V MUX PCB.
- 5. Bus placed in COMMAND mode.
- 6. S/V MUX PCB addressed to TAL

7. Bus placed in DATA mode.

8. Computer reads one data byte.

The remainder of this section describes in detail the digital circuit designed to implement this transfer sequence in the HP-IB environment.

Boolean algebraic expressions were written for each circuit line to define the required logic. Implementation of these expressions in hardware often made use of the logical equivalences shown in Table I. The circuit conventions which identify component labeling and line states are given in Table II.

A functional block diagram of the S/V MUX PCB is shown in Figure 6. The following discussion describes each block in detail. Reference is made to detailed schematic diagrams in which components are identified by numbers that follow standard practice. Hardware components are identified in Appendix C.

1. DATA I/O Section

Bi-directional data lines are used because the S/V MUX PCB functions at different times as both a LISTENER and a TALKER. The logical devices used to form bi-directional bus lines are shown in Figure 7. The receiver is a standard inverter while the driver is an open-collector NAND gate. Each individual bus line, whether used or not, <u>must</u> be terminated in the resistor divider network shown. Four of these bi-directional circuits are contained in a single bus transceiver IC (MC3441P).

The DATA I/O section schematic is shown in Figure 8. In this section the ATN control line and the seven data lines, DIO1 through DIO7, are connected from the HP-IB to bus transceivers Ul and U2. Data line DIO8 is not used and is terminated

by the resistor divider network formed by Rl and R2. All received lines are inverted for use in other parts of the circuit. Driver input lines to Ul and U2 from the multiplexer section identify the selected Scanivalve port address. The DRIV_ENABLE line (from the HANDSHAKE section) enables the bus drivers in Ul and U2 to place data on the data lines.

2. DEVICE ADDRESS Section

The DEVICE ADDRESS section is shown in Figure 9. This section determines when the S/V MUX PCB has been addressed to talk or to listen. When the bus is in the COMMAND mode (ATN), the bus CONTROLLER places an address word on the data lines. The address word format is shown in Figure 10. If the received address word corresponds to the address physically set on the circuit board, the logic state of one address line (ADR_T or ADR_L) will be defined "true". The state of this line will remain valid after the bus returns to the DATA mode (ATN), unless cleared by IFC.

A five bit comparator (U6) was used to implement the ADDRESS ENABLE line defined as:

ADDRESS ENABLE = $(DAV) \cdot (B = A)$

where A = bit pattern set by the address switch

B = bit pattern received on the data lines. When DAV is true and the bit patterns match, the ADDRESS ENABLE line goes high to enable U27(a) and U27(b).

The ADR_{T} line is defined by the following expression:

 $ADR_{T} = (ATN \cdot \overline{B6} \cdot B7 \cdot ADDRESS ENABLE) + (TALK HOLD)$ where TALK HOLD = $(ADR_{T} \cdot \overline{UNTALK})$

UNTALK = $(ATN \cdot Bl \cdot B2 \cdot B3 \cdot B4 \cdot B5 \cdot \overline{B5} \cdot B7)$ The ADR_T expression is implemented by U27(a), U30(c), U7(c), U26 and U30(d). The ADR_T output line is set when U7 receives a positive-edged clock pulse. The TALK HOLD logic allows the ADR_T line to remain valid after the bus returns to the DATA mode (\overline{ATN}). ADR_T is cleared by making TALK HOLD false or by a CLEAR signal to U7.

A similar circuit was used to implement the ADR_L line which is defined as follows:

 $ADR_{L} = (ATN \cdot B6 \cdot \overline{B7} \cdot ADDRESS ENABLE) + (LISTEN HOLD)$ where LISTEN HOLD = $(ADR_{T} \cdot \overline{UNLISTEN})$.

• UNLISTEN = $(ATN \cdot B1 \cdot B2 \cdot B3 \cdot B4 \cdot B5 \cdot B6 \cdot \overline{B7})$ The ADR_L expression is implemented by U27(b), U30(b), U7(b), U25 and U30(a). Implementation of the above expressions made use of the logical equivalence shown in Table I.

3. DATA STORAGE Section

The schematic diagram for the DATA STORAGE section is shown in Figure 11. Device U9 is a positive-edge-triggered flip-flop. Data appearing on its input is transferred to its output only when the clock line transitions from a low to a high state. Thus, data storage is completely controlled by the DATA STORE line connected to the clock input gate. This line is defined as follows:

$$(DATA STORE) = (\overline{ATN} \cdot ADR_{\tau} \cdot DAV)$$

When addressed to listen while the HP-IB is in the DATA mode, the three least significant bits on the data lines will be stored whenever the TALKER sets DAV true. The three bits, Al, A2 and A3 are used to select Scanivalve address data.

4. MULTIPLEXER Section

The MULTIPLEXER circuit is shown in Figure 12. Address lines Al, A2 and A3 are connected to the data select pins of multiplexers U10-U16. The bit pattern on these lines determines which one of eight multiplexer input lines is selected. In this circuit only inputs one through five are connected and correspond to Scanivalves one through five.

A Scanivalve port address is represented by seven bits. The output of each multiplexer IC represents one of these bits. Multiplexer inputs are the corresponding bits from each of five Scanivalves.

Scanivalves physically define port addresses by grounding "true" bits; "false" bits are open circuic. Buffers Ul7-U22 invert address data bits to make multiplexer input logic conform to the "high" = "true" convention. Thus, grounded inputs to the buffers are output "high" while open inputs result in a "low" output [3].

5. HANDSHAKE Section

The HANDSHAKE circuit is shown in Figure 13. This section executes the transfer of each information byte by manipulating the transfer lines. Circuit response is dependent upon the designated function of the S/V MUX PCB; i.e., as

LISTENER, TALKER or dormant. The driver circ its in bus transceiver U3 were permanently enabled. Therefore, line driver enabling logic was incorporated into the individual driver inputs. Unused control lines REN, SRQ and EOI are shown with their required terminal resistor divider networks.

The circuit responds as a LISTENER whenever designated as a LISTENER (ADR_L) or when the bus is in the COMMAND mode (ATN). As a LISTENER, the DAV line is received and the NRFD and NDAC lines are driven. Figure 14 shows the timing sequence of these transfer lines during the transfer of one byte from the computer. The received DAV line is sampled every 100-nsecs by the clocked flip-flop U7(a). Depending on the synchronization of the DAV signal with the clock signal, a time delay of approximately zero to 100-nsec will occur between time of receipt and the time DAV is available to the remainder of the circuit. The driven transfer lines are defined by the following expressions:

NRFD = DAV • (LSN RDY)

 $NDAC = \overline{NRFD} \cdot (LSN RDY)$

where (LSN RDY) = (ATN + ADR,) • \overline{IFC}

The LSN RDY line is implemented by U29(a) and U29(b), the NRFD line by U28(c) and the NDAC line by U5, U31(c) and U31(d). (U31 was used to create an AND gate from available logic components.)

The circuit responds as a TALKER when so designated by the computer (ADR_T). As a TALKER the DAV line is driven and the NRFD and NDAC lines are received. Figure 15 shows the timing

25

sequence of the transfer lines during the transfer of one data byte to the computer. Information is placed on the data lines whenever the DRIVE ENABLE line is true:

U28(d) U32(a)

DRIVE ENABLE = $(\overline{\text{ATN}} \stackrel{\ddagger}{\cdot} \text{ADR}_{T} \stackrel{\ddagger}{\cdot} \overline{\text{NRFD}})$

Whenever this condition exists, Scanivalve address information is unconditionally present on the data lines. An end-of-record (EOR) signal is <u>not</u> provided by this circuit; therefore, the computer must be programmed not to expect or to require one. The driven DAV line is defined as:

 $DAV = (DAV ENABLE) \cdot \frac{1}{NRFD} + (NDAC \cdot CLEAR)$

When using open-collector bus drivers, a 2 µsec delay is required to allow line ringing and signal transients to decay [2]. The delay was provided by U24, a retriggerable one-shot multivibrator, and U23, a positive-edge-triggered flip-flop. These components provide a pre-set delay between receipt of $\overline{\text{NRFD}}$ and driving the DAV line "true". Figure 16 describes the time delay sequence. Adjustment of the time delay circuit is described in Section III-E.

6. CLOCK and CLEAR Sections

The CLOCK and CLEAR circuit diagrams are shown in Figure 17. The CLOCK consists of multivibrator U8 and crystal Y1. The CLOCK output is a 10MHz sinusoidal signal and is available to the circuit sections shown in Figure 6.

The CLEAR section sets the initial operating state of the circuit when power is first applied and also monitors the IFC control line. Whenever the IFC or the PRE-CLEAR lines are "true", the following circuit state is set:

> ADR_L set false ADR_{π} set false

All HANDSHAKE driver lines disabled

DRIVE ENABLE set false

The pre-clear circuit provides an 8-msec "high" pulse to U29(c). When power is first applied, capacitor C2 charges through resistor R5. This develops a voltage which biases transistor Q1 into saturation and lowers the collector to nearly ground potential. The collector state is inverted by U5 to create the PRE-CLEAR pulse. When C2 is charged, no current flows through R5 and Q1 is cut-off. The collector potential then is at the supply voltage, and the inverted PRE-CLEAR signal is set "false". After the pre-clear sequence is complete, the CLEAR lines respond only to IFC.

7. HP-IB Display

It is useful to the programmer to monitor circuit response to computer-issued commands. The HP-IB display circuit was added to provide front panel display of the ADR_L, ADR_T and stored data lines Al, A2, A3. The circuit is shown in Figure 18. The selected lines were input to open-collector inverters. When input lines are "true", the inverters sink enough current to allow the LED's to illuminate. When input lines are "false",

the inverter output becomes electrically transparent and the LED's do not illuminate.

D. HARDWARE DESCRIPTION

The S/V MUX PCB, shown in Figure 19, was laid out, photo etched and fabricated at the Naval Postgraduate School. Appendix C contains a complete description of components and wiring specifications.

E. "DAV" DRIVER LINE DELAY ADJUSTMENT

- The DAV driver circuit was discussed in Section III (C5) and is shown in Figure 13. Adjustment of the 2 µsec delay is easily accomplished using the HP-9830A computer and a singletrace memory oscilloscope. The oscilloscope is connected to the circuit as follows:

CONNECTIONS:	External Trig Signal Input	
SETTINGS:	Time Sweep: Sweep:	l µsec/div Single Max persistence Write mode
	Trigger:	Ext (-) slope DC input
	Signal:	l volt/div DC (+) input

The HP-9830A is programmed, as follows, to perform successive read operations:

10	CMD	"?G\$"	50	NEXT I		
20	FOR	I = 1 to 75	60	OUTPUT	(13,70)	256,95;
30	A =	RBYTE13	70	FORMAT	2B	
40	WAIT	5 750	80	END		

Execution of this program causes the DAV drive circuit to be active. Program line 40 provides 0.75 seconds to manually reset the oscilloscope sweep trigger. Many traces are required to "burn" a visible presentation onto the screen.

A negative-going signal on TP7 triggers U24 and the oscilloscope sweep. U24 output is driven low for the time interval determined by C4 and R6, then resets high. The low-high transition clocks the DAV ENABLE (high) state on U23 to the DAV bus driver U3 (TP8). Resistor R6 is adjusted until the oscilloscope presentation (from TP8) goes high 2 μ sec after receipt of the trigger pulse (from TP7).

IV. PROGRAMMING INSTRUCTIONS

A. I/O SPECIFICATIONS

The S/V MUX PCB was designed to receive one binary data byte and to transmit one binary data byte <u>only</u>. End of record codes (EOI, CR, LF) are neither transmitted nor processed by the PCB. When designated as a LISTENER, the PCB stores every byte sent to it by the bus CONTROLLER. For this reason, the CONTROLLER <u>must</u> be programmed to suppress terminal carriage return (CR) and line feed (LF) characters when communicating with the S/V MUX PCB. When designated as a TALKER the PCB can place only one information byte on the data lines and will transmit this byte repeatedly when requested by the CONTROLLER. For this reason, the CONTROLLER must be programmed to read data without requiring any end-of-record indication from the PCB.

The data byte received from the S/V MUX PCB is in the binary form shown in Figure 1. The bus CONTROLLER must decode this information.

B. SAMPLE PROGRAM CODE

References 4-8 contain programming specifications for the HP-9830A and HP-21MX computers. Tables A3 and A4 contain example program codes used to acquire steady-state data. The code used to communicate with the S/V MUX PCB is annotated and listed in the program lines as follows:


CONTROLLER	TABLE	PROGRAM LINES
HP-9830A	A3	295 - 360
HP-21MX	A4	INTEGER FUNCTION IPORT

V. CONCLUSIONS AND RECOMMENDATIONS

The HG-78K Scanivalve Controller described here, when used together with a Scanner and DVM, allows data acquisition from up to five Scanivalves on-line to any computer which is compatible with the Hewlett-Packard Interface Bus. Programs were developed and the operation of the controller was verified using both the HP-9830A and HP-21MX computers. Concurrent manual and computer-controlled operation of each Scanivalve without interference was provided for in the design.

The S/V MUX PCB in the controller was developed as a computer-peripheral device on the HP-IB to enable the computer to obtain Scanivalve address information. The logic circuitry developed and described here satisfied all functional requirements at low cost and high reliability.

While no changes in the design are necessary, a possible improvement in the MULTIPLEXER section is shown in Figure 20. The design in Figure 20 would provide greater input flexibility and fewer components than the initial design shown in Figure 12.








Table II

Logic Circuit Conventions




4. "TRUE" = "HIGH" level = +2.4 to +5.0 Vdc
"FALSE" = "LOW" level = 0.0 to +0.4 Vdc




Denotes component U6, section (b). Input "x" comes from an edge connector; input "y" comes from another part of the circuit; variable "z" is routed to other circuit sections not shown on the diagram.

Denotes component U4 has an open-collector output.

Line identifiers denote the mnemonic logic "high" state. The example shown represents a line that will be "high" when logic dictates a DAV (not DAV) condition.



7. <u>_____</u>DAV



~






Figure 2: HG-78K Scanivalve Controller






·_..

Figure 4: HG-78K Functional Block Diagram

FUNCTION


5




HP-IB Lines


-


Figure 5





S/V MUX PCB Block Diagram





C---




Figure 9: Device Address Section

HP-IB Address Word Format

Figure 10

5


Meaning: Device with address decimal 5 to LISTEN


EXAMPLE


Word: 0100101 (ASCII %)

- Bit Position - Al -Device Address A2 2 A3 e A4 ŧ A5 5 Mode - LISTEN 9 TALK 5 - NC 8

.








~

~----

Figure 12

46




and the state of the second seco

a the second second second second second

Handshake Section

Figure 13




-

. ...

to	Device designated a LISTENER.
tl	Information placed on data lines.
t ₂	TALKER indicates data is valid.
t ₃	Device indicates data is accepted and that it is not ready for more data.
t ₄	TALKER indicates data is invalid and removes information on data lines.
t ₅	Device return to state t _o .
٨	Variable.0-100 papo-sec.

Figure 14

Listener Timing Diagram




Device designated a TALKER; computer returns bus to data mode.

to

 t_1 Computer ready for data. Valid data on lines. t_2 Device indicates data is valid. t_3 Computer indicates receipt of data. t_4 Return to state t_1 . Δ 2 µsec

Figure 15

Talker Timing Diagram



t₁ NRFD received; U24 triggered.

t₂ Positive-edged clock pulse latches DAV enable state to DAV driver line.

t₃ NDAC received; U23 (DAV) cleared; trigger reset by receipt of NRFD.


 Δ_1 2 µsec delay; adjustable by resistor R6.


 Δ_2 7.2 µsec for HP-9830A.

to

Figure 16

DAV Time Delay Sequence







A CONTRACTOR OF A CONTRACTOR O

and the state of the


HP-IB Display

Figure 18









APPENDIX A

DATA ACQUISITION PROGRAM EXAMPLES

This section contains two programs which illustrate the code required to acquire steady-state data using the HP-9830A and HP-21MX computers. The programs were written in modular form to illustrate separately the codes used for each task. Except for INTEGER FUNCTION IPORT, programming efficiency was not intended. In both programs, HP-IB device codes were obtained from Table Al and Scanner channel assignments were obtained from Table A2.

Table Al

HP-IB Device Codes

Device	21-MX _LU#	9830 Talk Listen
21-MX HPIB PCB	7	@ [SP]
Scanner #1	8	1
DVM	10	C #
HP-9830	11	D \$
S/V MUX PCB	14	G ·

Table A	2	
---------	---	--

Scanner #1 Channel Assignments

\backslash	FUNCTION			
s/v #	Advance	Home	Read	
1	00	05	10	
2	01	06	11	
3	02	07	12	
4	03	08	13	
5	04	09	14	
I	I-1	I+4	I+.9	

APPENDIX A.1: HP-9830A BASIC Program

The program shown in Table A? was written as a mainline program that calls task subroutines. Each subroutine completes one of three tasks; address interrogation, position control or transducer measurement. The program is straight forward and steps are annotated for clarity.

APPENDIX A.2: HP-21MX FORTRAN Program

The program shown in Table A4 was written as a mainline program with calls to subroutines which communicate with particular HP-IB peripheral devices.

Integer Function IPORT communicates with the S/V MUX PCB using RTE-IV system EXEC calls [5]. Single byte EXEC read and write commands operate on the <u>upper</u> half of the 16-bit word [2]. The factor 256 in lines 76 and 78 represents a shift left or right of 8-bits in the word used to transmit and receive data from the S/V MUX PCB.

Subroutine CNTL communicates with Scanner #1. As discussed in Reference 9, two ASCII characters are required to identify a Scanner channel. For channels ten or above, subroutine CODE can create the necessary ASCII string. For channels 00-09, however, leading zeros are ignored by CODE and the required ASCII string is not formed. To preserve leading zeros, direct ASCII conversion was achieved by adding octal 60 to both the upper and lower bytes of the 16-bit integer word ICHAN (line #124). In either case, the converted integer word is output to Scanner #1 as a two-byte ASCII string in A2 format.

Table A3

HP-9830A Program Listing

100 REM BUS CONTROLLER: HP-9830A 105 REM 110 REM VARIABLES: 115 REM I = DESIRED 3/V (1-5) A = PRESENT PORT ADDRESS P = DESIRED PORT ADDRESS 120 REM 125 REM 130 REM 135 REM C = SCANNER CHANNEL V = VOLTAGE Z = S/V DOUBLE BCD PORT CODE T = TEN'S DIGIT U = ONE'S DIGIT 140 REM 145 REM 150 REM 155 REM J = DUMMY VARIABLE 160 REM 165 REM 170 REM 175 REM * * * MAINLINE * * * 180 DIM B\$[12] 185 DISP "ENTER SZV IDENT"; 190 INPUT I 195 DISP "ENTER DESIRED PORT"; 200 INPUT P 205 REM DEFINE DVM FUNCTION CODES - "T3" HUST BE SPECIFIED 210 B#="F1R2M3H1T3A1" 215 N2=2 220 IF I=2 OR I=3 THEN 230 [REF. 10] 225 N2=1 230 REM 235 REM INTE 240 GOSUB 295 INTERROGATE SZV "I" 245 REM 250 REM POS 255 GOSUB 370 POSITION S/V "I" TO PORT "P" 260 REM 265 REM READ 265 REM READ 270 GOSUB 530 275 STOP 280 GOTO 185 READ AND PRINT PRESSURE 285 REM ---290 REM 295 REM * * * INTERROGATION SUBPOUTINE * * * 305 CMD "00" SEND 1 DATA BYTE TO MUX 310 OUTPUT (13,315)1: 315 FORMAT B PCB (SUPPPESS CRILF) [REF. 4] 320 CMD "CG#" 325 Z=PBYTE13 330 U=BIAND(Z+15) 335 P=POT(Z+4) READ 1 DATA BYTE DECODE S/V ADDRESS 340 T=BIAND(R.T) 345 A=10+1+0 350 OUTPUT +13-305+356,951 355 FORMH1 28 360 RETURN { UNTALK S/V MUX PCB

365	REM				
	REM	2 2 2 0	ONTOOL C	HEGOLITTHE .	
		* * * •	ONTROL 3	SUBROUTINE * *	*
	REM				
380	FORMAT F3.0				
385	D=P-A				
	IF D=0 THEN	515			
000	CMD "2D!"	210			
320	CHD YD!		-	SCANNER TO LI	SIEN
400	IF DOO THEN	450			
405	REM				
410	REM HOME S	/W "T"			
	REM				
				"HOME" CODE (TA	DI = A2)
	C = I + 4		-	HOME CODE CO	Bec inter
	OUTPUT (13,3		7	CLOSE, OPEN REL	AND YA
430	OUTPUT (13,+)"C"	<	PAUSE 4-SEC	
435	WAIT 4000		J	PAUSE 4-SEC	
	GOTO 495				
	REM				
450	REM ADVANC	E SZV "I	" TO POP	T "P"	
455	REM			×	
460	C=I-1		-	"ADVANCE" CODE (TABLE AZ)
	FOR J=1 TO D				
	OUTPUT (13,3				
475	OUTPUT (13,*)"C"			
480	WAIT 50		-	ALLOW SIN MECH	DT MZINAL
	NEXT J			RESET	
	REM				
495	REM VERIFY	ADDRESS	& RETUR	(N	
495 500	REM VERIFY REM	ADDRESS	& RETUR	RN .	
495 500	REM VERIFY	ADDRESS	& RETUR	IN	
495 500 505	REM VERIFY REM GOSUB 295	ADDRESS	& RETUR	EN .	
495 500 505 510	REM VERIFY REM GOSUB 295 GOTO 385	ADDRESS	& RETUR	:N	
495 500 505 510 515	REM VERIFY REM GOSUB 295 GOTO 385 RETURN	ADDRESS	& RETUR	IN .	
495 500 505 510 515 520	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM	ADDRESS	& RETUP	:N	
495 500 510 515 520 525	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM REM	ADDRESS	& RETUR	:N	
495 500 510 515 520 525	REM VERIFY REM GOSUB 295 GOTO 385 RETURN RETURN REM				
495 500 510 515 520 525 525	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM +			SUBROUTINE *	• •
495 500 510 510 520 525 520 535	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM * REM *				• •
495 500 510 520 520 520 520 525 530 535 540	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM + REM + FORMAT B				• •
495 500 505 510 520 525 520 525 520 525 525 525 540 545	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 38				 * *
495 500 505 510 520 525 520 525 520 525 525 525 540 545	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM + REM + FORMAT B				• •
495 5005 510 525 525	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 38			SUBROUTINE *	
495 500 510 520 520 520 520 520 520 520 55 55 55 55 55 55 55 55 55 55 55 55 55	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 53.0 CMD "20!"				
495 505 515 525 525 525 525 525 525 555 555 55	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM + REM + FORMAT B FORMAT B FORMAT 3B FORMAT 73.0 CMD "7D!" C=I+9			SUEROUTINE *	
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM + REM + FORMAT B FORMAT B FORMAT B FORMAT 53.0 CMD "9D!" C=I+9 OUTPUT <13.55			SUBROUTINE *	
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 53.0 CMD "7D!" C=I+9 OUTPUT (13,5) CMD "7D"	* * MEAS 50)C		SUEROUTINE + CLOSE "READ" R (TABLE A2)	ELAY
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 88 FORMAT 98 CMD "90!" C=I+9 OUTPUT (13,5) CMD "90" OUTPUT (13,5)	* * MEAS 50)C		SUEROUTINE * Close "READ" R (TABLE A2) REMOTE ENABLE	EUS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 73.0 CMD "20!" C=I+9 OUTPUT (13.5) CMD "20#".6#	* * MEAS 50)C 40)768	UREMENT	SUEROUTINE + CLOSE "READ" R (TABLE A2)	EUS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 73.0 CMD "20!" C=I+9 OUTPUT (13.5) CMD "20#".6#	* * MEAS 50)C 40)768	UREMENT	SUEROUTINE * CLOSE "READ" R (TABLE AZ) REMOTE ENABLE PROGRAM DVM	EUS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT B FORMAT B FORMAT B FORMAT B FORMAT 38 FORMAT 53.0 CMD "20!" C=I+9 OUTPUT (13.5 CMD "20#".8# OUTPUT (13.5)	* * MEAS 50)C 40)768	UREMENT	SUEROUTINE * CLOSE "READ" R (TABLE A2) REMOTE ENABLE PROGRAM DVM TRIGGER DVM	ELAY BUS EUNICTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 38 FORMAT 73.0 CMD "90" C=I+9 OUTPUT (13.5) CMD "9D#".8# OUTPUT (13.5) CMD "9D#".8# OUTPUT (13.5) CMD "9C#"	+ + MEAS 50)C 40)256,8	UREMENT	SUEROUTINE * CLOSE "READ" R (TABLE AZ) REMOTE ENABLE PROGRAM DVM	ELAY BUS EUNICTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM + REM + REM + FORMAT B FORMAT B FORMAT B FORMAT 3B FORMAT 73.0 CMD "70!" C=I+9 OUTPUT (13,5) CMD "70#",8# OUTPUT (13,5) CMD "70#",8# OUTPUT (13,5) CMD "70#"	+ + MEAS 50)C 40)768 40)256+8 V	UREMENT	SUEROUTINE * CLOSE "READ" R (TABLE A2) REMOTE ENABLE PROGRAM DVM TRIGGER DVM	ELAY BUS EUNICTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 38 FORMAT 73.0 CMD "20" C=I+9 OUTPUT (13.5) CMD "20" OUTPUT (13.5) CMD "20" ENTER (13.4)' WPITE (15.60'	* * MEAS 50)C 40)768 40)256,8 V 5)1.A.V	UREMENT	SUBROUTINE * CLOSE "READ" R (TABLE AZ) REMOTE ENABLE PROGRAM DVM TRIGGER DVM READ VOLTAGE	ELAY BUS EUNICTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 38 FORMAT 53.0 CMD "20!" C=I+9 OUTPUT (13,5) CMD "20#",8# OUTPUT (13,5) CMD "20#",8# OUTPU	* * MEAS 50)C 40)768 40)256,8 V 5)I,A,V *2.0,"	UREMENT	SUBROUTINE * CLOSE "READ" R (TABLE AZ) REMOTE ENABLE PROGRAM DVM TRIGGER DVM READ VOLTAGE	ELAY BUS EUNICTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 38 FORMAT 53.0 CMD "20!" C=I+9 OUTPUT (13,5) CMD "20#",8# OUTPUT (13,5) CMD "20#",8# OUTPU	* * MEAS 50)C 40)768 40)256,8 V 5)I,A,V *2.0,"	UREMENT	SUEROUTINE * CLOSE "READ" R (TABLE A2) REMOTE ENABLE PROGRAM DVM TRIGGER DVM READ VOLTAGE 3.0." = ".F9.	ELAY BUS FUNCTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 38 FORMAT 53.0 CMD "20!" C=I+9 OUTPUT (13.5) CMD "20#".8# OUTPUT (13.5) CMD "20#".8# OUTPUT (13.5) CMD "20#".8# OUTPUT (13.5) CMD "20#".80 FORMAT "5.40" CMD "20!"."C	* * MEAS 50)C 40)768 40)256,8 V 5)I,A,V *2.0,"	UREMENT	SUBROUTINE * CLOSE "READ" R (TABLE AZ) REMOTE ENABLE PROGRAM DVM TRIGGER DVM READ VOLTAGE	ELAY BUS FUNCTIONS
45555555555555555555555555555555555555	REM VERIFY REM GOSUB 295 GOTO 385 RETURN REM REM FORMAT 8 FORMAT 8 FORMAT 8 FORMAT 38 FORMAT 38 FORMAT 53.0 CMD "20!" C=I+9 OUTPUT (13,5) CMD "20#",8# OUTPUT (13,5) CMD "20#",8# OUTPU	* * MEAS 50)C 40)768 40)256,8 V 5)I,A,V *2.0,"	UREMENT	SUEROUTINE * CLOSE "READ" R (TABLE A2) REMOTE ENABLE PROGRAM DVM TRIGGER DVM READ VOLTAGE 3.0." = ".F9.	ELAY BUS FUNCTIONS

Table A4

HP-21MX Program Listing

FTN4,L PROGRAM HG78K 0001 0003 C 0004 0000 BUS CONTROLLER : HP-21MX 0006 VARIABLES: 0007 IVALVE = DESIRED S/V (1-5) IAPR = PRESENT PORT NUMBER IADES = DESIRED PORT NUMBER ICHAN = SCANNER CHANNEL VOLTS = DVM VOLTAGE READING 0008 000000000 0009 0010 0012 0013 * * * * * MAINLINE * * * * * 0014 0015 DATA ISTEP /1/ WRITE(1,60) READ (1,50) IVALVE WRITE(1,62) READ (1,52) IADES 0016 0018 0020 0021 IF(IVALVE.EQ.2 .OR. IVALVE.EQ.3) ISTEP=2 IAPR = IPORT(IVALVE) IDEL = IADES - IAPR IF (IDEL) 100,300,200 0022 10 0023 0024 0025 C CC 0026 HOME SCANIVALVE 0028 100 ICHAN = IVALVE + 4 0029 CALL CNTL(ICHAN,2) 0030 GO TO 10 С 0031 CC ADVANCE SCANIVALVE 0032 0033 ICHAN = IVALVE - 1 DO 210 J=1,IDEL,ISTEP 0034 200 0035 0036 CALL CNTL(ICHAN,1) GO TO 10 210 0038 C 0039 C MEASURE TRANSDUCER C 300 ICHAN = IVALVE + 9 CALL CNTL(ICHAN,3) CALL DVH(VOLTS) 0040 0041 0043 0044 C 0045 CC LIST STEADY-STATE DATA 0046 0047 0048 WRITE(1,64)IVALVE, IAPR, VOLTS WRITE(8,66) 0049 STOP 0050 C 50 FORMAT(I1) 0051 FORMAT(12) 0052 52 FORMAT("S/V #:") FORMAT("DESIRED PORT #:") 0053 60 62 0054 0055 64 FORMAT("S/V PORT VOLTS -/1X, 11,6X, 12,3X, F9.6) 0056 66 FORMAT("C") END

FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)

** NO WARNINGS ** NO ERRORS **

COMMON = 00000

PROGRAM = 00176

0058	•	INTEGER FUNCTION IPORT (IVALVE)
0060		THIS PROGRAM INTERROGATES SCANIVALVE
0061		"IVALVE" AND CONVERTS PORT ADDRESS
0062		INTO A DECIMAL VALUE,
0063	272	INTO A DECIMAL VALUE.
0064		S/V MUX PCB = LU\$14
0065		HPIB BUS PCA = LU#7
0066		AFIS BUS FCA = LUFF
0067		VARIABLES:
8000		
0069		IVALVE = DESIRED S/V
0070		IP = S/V INPUT BUFFER
0071		MSD = MOST SIGNIF. DIGIT
0072		LSD = LEAST SIGNIF. DIGIT
0073		IPORT = DECIMAL S/V ADDRESS
0074	G	LU = 14 + 21008 - CONFIGURE DRIVER WORD
0075		
0076		CALL EXEC(2, LU, IVALVE*256, -1) [REF 5 P. 3-3]
0077		CALL EXEC(1,LU, IP,-1)
0079		IP=IP/256
0079		MSD = IAND(IP/16,7B)
0800		LSD = IAND(IP,17B)
0081		IPORT = 10*MSD + LSD
0082		CALL ABRT(7,1)
0083		RETURN
0084		END

FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)

** NO WARNINGS ** NO ERRORS ** PROGRAM = 00068

CCMMON = 00000

0085		SUBROUTINE CNTL (ICHAN,K)
0086	-	
0087	CC	THIS PROGRAM CONTROLS THE Closing of Scanner Relays.
0089	č	PROGRAM OPTIONS ARE INPUT
0090	č	THROUGH VARIABLE "K" AS:
0091	č	
0092	C	K FUNCTION
0093	C	
0094	C	1 CLOSE RELAY FOR 10-MS,
0095		OPEN RELAY, RETURN
0096	c	2 SAME AS K=1 EXCEPT
0078	č	DELAY 4-SEC PRIOR TO RTN.
0099	c	
0100	C	3 CLOSE RELAY, RETURN.
0101	C	
0102	C	
0103	C	SCANNER LU#=8
0104	c	VARIABLES:
0106		ANKINDES!
0107	č	ICHAN = SCANNER CHANNEL
0108		J = ASCII STRING
0109	C	
0110		IF(ICHAN.LT.0 .OR. ICHAN.GT.14) GO TO 900
0111	-	IF(ICHAN.LT.10) GO TO 100
0112		ASCII CONVERSION
0114		ICHAN >= 10
0115		
0116		CALL CODE
0117		WRITE(J,60) ICHAN
0118	60	FORMAT(12)
0119	c	GO TO 200
0121	č	ASCII CONVERSION
0122		ICHAN (10
0123	C	THE THERE ANTES
0124		J = ICHAN + 300608 - ADD GOB TO UPPER & LOWER BYTES
0125	C	
0127	c	CLOSE RELAY
0128		WRITE(8,65)] SEND INTEGER "J" AS
0129		WRITE(8,65)J) SENO INTEGER JAS FORMAT(A2)) 2-BYTE ASCII STRING
0130		IF(K ,EQ. 3) RETURN
0131	C	
0132		10-MS TIME DELAY
0134	C	CALL WAIT(1)
0135	C	
0136	C	OPEN RELAY
0137	C	
0138		WRITE(8,68)
0139	68	FORMAT("C")
0140	C	
0141	C	150-MS TIME DELAY
0142	C	
0143		CALL WAIT(15)
0144	~	IF(K .EQ. 1) RETURN
0145	C	4-SEC TIME DELAY
0147	č	
0148		CALL WAIT(400)
0149		RETURN
0150	900	
0151 0152	90	RETURN
0152		END

FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)

** NO WARNINGS ** NO ERRORS ** PROGRAM = 00127 COMMON = 00000

..

dis

.

 0154
 SUBROUTINE DVM (VOLTS)

 0155
 C

 0154
 C

 0155
 C

 0157
 C

 0157
 C

 0158
 C

 0159
 C

 0157
 C

 0158
 C

 0159
 DVM LU#=10

 0160
 C

 0161
 C

 0162
 CALL RMOTE (10)

 0163
 CALL CLEAR (10,1)

 0164
 WRITE (10,60)

 0165
 CALL TRIGR (10)

 0166
 READ (10,*) VOLTS

 0167
 RETURN

 0168
 60
 FORMAT ("FIR2M3A0T3")

 0167
 END'

FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)

** NO WARNINGS ** NO ERRORS ** PROGRAM = 00039

COMMON = 00000

0170		SUBROUTINE WAIT (N)
0171	C	
0172	C	THIS PROGRAM USES THE HP-21MX
0173		SYSTEM CLOCK TO PRODUCE A
0174	C	DELAY OF (N#10)-HILLISECONDS.
0175	C	
0176	C	VAR IABLES:
0177	C	
0178	C	NM = + OF MINUTES
0179		IT = INPUT TIME BUFFER
0180	C	ITF = COMPUTED FINAL TIME
0181	C	INOW = PRESENT TIME
0182	C	
0183	C	
0184		DIMENSION IT(5)
0185		CALL EXEC (11, IT, IY)
0186		NM=IT(3)
0187		ITF=IT(1) + 100*IT(2) + N
0188	10	IF(ITF.LE.5999) GO TO 20
0189		NM=NM + 1
0190		ITF=ITF - 6000
0191		GO TO 10
0192	20	CALL EXEC (11, IT, IY)
0193		INOW=IT(1) + 100#IT(2)
0194		IF(ITF-INOW)30,30,20
0195	30	IF(NM-IT(3))99,99,20
0176	99	RETURN
0197		END

FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)

** NO WARNINGS ** NO ERRORS ** PROGRAM = 00092 COMMON = 00000


APPENDIX B HG-78K HARDWARE

APPENDIX B.1: HG-78K Input/Output Wiring

This section documents the I/O wiring of the HG-78K Scanivalve Controller. Figure Bl shows the back panel layout and Tables Bl through B6 list the associated wiring connections. Figure B2 shows the Scanivalve transducer signal conditioning circuit with associated back and front panel connections.

APPENDIX B.2: S/V Address Decoder/Display PCB

The address lines in a Scanivalve are connected to circuit ground to define a "true" state. In the DECODER/DISPLAY, the address lines were connected to 7404 inverters in order to convert to the "high" = "true" logic required for input to HP-5082 -7300 BCD-DECIMAL decoder/driver display integrated circuits. The circuit is shown in Figure B3 and external wiring is listed in Table B7.



NI4-S

BNC

- NId-61

Table Bl

24-Pin HP-IB Connector

HP-IB PIN #	FUNCTION	S/V MUX PCB LEFT EDGE CONNECTOR
1	DIO1	19
2	DI02	20
3	DIQ3	22
4	DI04	21
5	EOI	N
6	DAV	2
7	NRFD	4
8	NDAC	3
9	IFC	1
10	SRQ	L
11	ATN	8
12	NC	
13	DI05	5
14	DI06	6
15	DI07	10
15	DIOS	17
17	REN	R
18	CKT GND	J
19	CKT GND	J
20	CKT GND	J
21	CKT GND	J
22	CKT GND	J
23	CKT GND	J
24	CKT GND	J

いたとないとなっていたいのである

66

.

Table B2

1	9-P:	in T	ransd	ucer (Conn	ector
---	------	------	-------	--------	------	-------

PIN	FUNCTION	WIRE
A	TX #1; Pin B	White
В	TX #1; Pin C	Green
С	Shield #1	Black
D	TX #2; Pin B	White
E	TX #2; Pin C	Green
F	Shield #2	Black
G	TX #3; Pin B	White
H	TX #3; Pin C	Green
J	Shield #3	Black
К	TX #4; Pin B	White
L	TX #4; Pin C	Green
M	Shield #4	Black
N	TX #5; Pin B	White
P	TX #5; Pin C	Green
R	Shield #5	Black
S	NC	
T	NC	
U	NC	
V	NC	

Table B3

14-Pin Frequency Connecto	r
---------------------------	---

PIN	FUNCTION	WIRE	
A	BNC #1	OR	
в	GND	BL	
c	BNC #2	OR	
D	GND	BL	
E	BNC #3	OR	
F	GND	BL	
G	BNC #4	OR	
н	GND	BL	
I	BNC #5	OR	
J	GND	BL	

Table B4

19-Pin Scanivalve Input Connectors

		S/V C	Connec	tor #	ŧ	
PIN	1	2	3	4	5	FUNCTION
A						Chassis ground
В						Logic ground
c						+24 VDC
D						Advance
E						Home
F	1/0	2/0	3/0	4/0	5/0	Address bit 0
G	1/1	2/1	3/1	4/1	5/1	Address bit 1
H	1/2	2/2	3/2	4/2	5/2	Address bit 2
J	1/3	2/3	3/3	4/3	5/3	Address bit 3
к	1/4	2/4	3/4	4/4	5/4	Address bit 4
L	1/5	2/5	3/5	4/5	5/5	Address bit 5
M	1/6	2/6	3/6	4/6	5/6	Address bit 6
N						Address common (ground)

and the second second

Table B5

6-Pin Scanivalve Advance Connector

SOURCE *				PIN	SCANNER CHANNEL
Pin	В			A	
s/v	#1;	Pin	D	В	00
s/v	#2;	Pin	D	C	01
s/v	#3;	Pin	D	D	02
s/v	#4;	Pin	D	E	03
s/V	#5;	Pin	D	F	04


Table B6

6-Pin Scanivalve Home Connector

SOURCE *	PIN	SCANNER CHANNEL
Pin B	A	
S/V #1; Pin E	В	05
S/V #2; Pin E	C	06
S/V #3; Pin E	D	07
S/V #4; Pin E	E	08
S/V #5; Pin E	F	09

*Table B4

70







Figure B2



	1		
COMPONENT TYPE	NUMERIC DISPLAY HP-5082-7300 (2 & /socket)	7404 HEX INUERTER	
PIN CONNECTIONS	4, 8, 11, 15 9, 10, 13, 14	H 7	
INPUT	+5 Gud	+ 5 GND	
JC	sa - ka	L'a - 1a	

Figure B3: Scanivalve Address Decoder/Display Circuit

Table B7

S/V Address Decoder/Display Edge Connections

Component S	ide	Foil Si	de	
	Ground	1 - A	1/4	Wht
Red	1/5	2 – B	1/6	Red
		3 - C	1/1	Blk
Blk	1/2	4 - D	1/3	Grn
Wht	1/0	5 – E	2/4	Grn
Red	2/5	6 - F	2/6	Wht
		7 – H	2/1	Grn
Wht	2/2	8 - J	2/3	Blk
Grn	2/0	9 – K	3/4	Grn
Blk	3/5	10 - L	3/6	Blk
		11 - M	3/1	Red
Grn	3/2	12 - N	3/3	Red
Grn	3/0	13 - P	4/4	Red
		14 - R	4/5	Grn
		15 - S	4/6	Grn
		16 - T	4/1	Wht
Red	4/2	17 - U	4/3	Blk
Red	4/0	18 - V	5/4	Blk
Wht	5/5	19 - W	5/6	Wht
		20 - X	5/1	Blk
Wht	5/2	21 - Y	5/3	Wht
	+5Vdc	22 - Z	5/0	Red

EXAMPLE

PIN F is Scanivalve #2, bit 6 and has a white wire connected to its terminal.

APPENDIX C S/V MUX PCB HARDWARE

A component listing is given in Table Cl. Test points provided on the circuit board are summarized in Table C2. External connections are given in Tables C3 and C4.

Table Cl

Integr	rated Circu	its		Resi	stors
Ul	MC3441P			Rl	3.0K
U2	MC3441P			R2	6.2K
U3	MC3441P			R3	4.7K
U4	7404			R4	4.7K
U5	7404			R5	4.7K
U6	9324DC			R6	50K (10-turn)
U7	74LS175			R7	3.0K
U8	MC4024P			R8	6.2K
U9	74LS175			R9	3.0K
U10	74LS151			RLO	6.2K
U11	74LS151			Rll	3.0K
U12	74LS151			R12	6.2K
U13	74LS151				
U14	74LS151			Capac	citors
U15	74LS151			Cl	10µF TANTALUM
U16	74LS151			C2	
U17	7404			C3	.lµF
U18	7404			C4	360pF
U19	7404			U F	900 PT
U20	7404			Trans	sistor
U21	7404				
U22	7404			Ql	2N3904
U23	7474				
U24	74LS122			Cryst	al
U25	7430	U29	7402	Yl	56MHZ
U26	7430	U 3 0	7400		
U27	7420	U31	7400		
U28	7408	U32	7408		

Table C2

S/V	MUX	PCB	Test	Point	Summary

TP1	Clock
TP2	Data Store
TP3	ADRL
TP4	ADRT
TP5	DAV Enable
TP6	Clear
TP7	Trigger
TP8	DAV Driver

Table C3

S/V MUX PCB Left Edge Connections

		Left	Edge Co	onnector		
		Component Si				
			A - 1	L IFC	(BLK)	9
			B - 2	2 DAV	(WHT)	6
			c - 3	3 NDAC	(GRN)	8
			D - 4	+ NRFD	(RED)	7
			E - 9	5 DI05	(BLK)	13
Pwr supp	(RED)	+5Vdc	F - 6	5 DIO6	(WHT)	14
			Н - 7	7		
24	(BLK)	CKT GND	J - 8	B ATN	(GRN)	11
			к - 9	9		
10	(WHT)	SRQ	L - 3	10 DI07	(RED)	15
			M - 1	11		
5	(RED)	EOI	N - 2	12		
			P - 3	13		
17	(GRN)	REN	R - 1	14		
			s - 3	15		
			т - 3	16		
Pwr supp	(BLK)	Supp GND	U - 1	17 DI08	(BLK)	16
			V - 3	18		
			W - 1	19 DI01	(WHT)	1
			x - 3	20 DI02	(GRN)	2
			Y - 2	21 DI04	(RED)	4
†			Z - 3	22 DI03	(BLK)	3 †
		HP-II	3 Conneo			

EXAMPLE: PIN 8 is the ATN line connected by a green wire from HP-IB connector PIN 11.

77

Table C4

S/V MUX PCB Right Edge Connections

		Right	Edge Conn	ector		
		Component Si	de Fo	il Side		
		Ground	A - 1	Ground		
			B - 2		•	
		+5 Vdc	C - 3	+5 Vdc		
G/2	(GRN)	2/1	D - 4			
G/3	(RED)	3/1	E - 5	5/3	(WHT)	J/5
G/5	(BLK)	5/1	F - 6	2/4	(GRN)	K/2
H/2	(WHT)	2/2	H - 7	4/4	(RED)	K/4
J/1	(GRN)	1/3	J - 8	4/3	(BLK)	J/3
J/3	(RED)	3/3	K - 9	1/4	(WHT)	K/l
H/l	(BLK)	1/2	L - 10	3/4	(GRN)	K/3
G/4	(WHT)	4/1	M - 11	1/5	(RED)	L/1
F/2	(GRN)	2/0	N - 12	3/5	(BLK)	L/3
F/4	(RED)	4/0	P - 13	5/5	(WHT)	L/5
G/1	(BLK)	1/1	R - 14	4/5	(GRN)	L/4
F/l	(WHT)	1/0	S - 15	2/5	(RED)	L/2
F/3	(GRN)	3/0	T - 16	5/4	(BLK)	K/5
F/5	(RED)	5/0	U - 17	2/6	(WHT)	M/2
J/2	(BLK)	2/3	V - 18	4/6	(GRN)	M/4
H/5	(WHT)	5/2	W - 19	1/6	(RED)	M/l
H/3	(GRN)	3/2	X - 20	3/6	(BLK)	M/3
H/4	(RED)	4/2	Y - 21	5/6	(WHT)	M/5
		Ground	Z - 22	Ground		
1			ivalve 19			+

Scanivalve 19-Pin

EXAMPLE

and the second second

PIN 10 is S/V3, bit 4 connected by a green wire from PIN K of Scanivalve 19-Pin connector #3.

LIST OF REFERENCES

- 1. Naval Postgraduate School Report 57Va72091A, <u>A Description</u> of the Turbopropulsion Laboratory in the Aeronautics Department at the Naval Postgraduate School, by M.H. Vavra and R.P. Shreeve, September 1972.
- Operating and Service Manual, Bus Input/Output Interface <u>Kit 59310A</u>, Hewlett-Packard, 1975.
- 3. Lancaster, D., TTL Cookbook, Sams, 1976.
- 4. Operating Manual, <u>11272B Extended I/O ROM</u>, Hewlett-Packard, 1972.
- 5. User's Guide, <u>HP 59310A/B Interface Bus I/O Kit</u>, Hewlett-Packard, 1977.
- User's Manual, <u>The HP-IB in HP 1000 Computer Systems</u>, Hewlett-Packard, 1978.
- 7. User's Guide, <u>Hewlett-Packard Interface Bus for Systems</u> Based on the HP-9830A Calculator, Hewlett-Packard, 1974.
- 8. Programming and Service Manual, <u>HP-IB Calculator Interface</u> 59405A, Hewlett-Packard, 1974.
- 9. Programming and Service Manual, <u>HP-3495A Scanner</u>, Hewlett-Packard, 1977.
- 10. Operating Information, <u>HP-3455A Digital Voltmeter</u>, Hewlett-Packard, 1976.

INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Documentation Center Cameron Station Alexandria VA 22314		2
2.	Library, Code 0142 Naval Postgraduate School Monterey CA 93940		2
3.	Department Chairman, Code 67 Department of Aeronautics Naval Postgraduate School Monterey CA 93940		1
4.	Assoc. Professor R.P. Shreeve, Code 67Sf Department of Aeronautics Naval Postgraduate School Monterey CA 93940		1
5.	LT R.N. Geopfarth, USN 2211 Cecelia Terrace San Diego CA 92110		1
6.	Mr. J.E. Hammer, Code 67 Department of Aeronautics Naval Postgraduate School Monterey CA 93940		1
7.	Mr. J.C. King, Code 67 Department of Aeronautics Naval Postgraduate School Monterey CA 93940		l
8.	Turbopropulsion Laboratory, Code 67 Naval Postgraduate School Monterey CA 93940	1	0
9.	Dr. H.J. Mueller Naval Air Systems Command, Code 310A Department of the Navy Washington DC 20361		1
LO.	Mr. Karl H. Guttmann Naval Air Systems Command, Code 330C Department of the Navy Washington DC 20361		l

11. Commanding Officer ATTN: Mr. Al Martino Naval Air Propulsion Center Trenton NJ 08628 12. Mr. James R. Patton, Jr. Power Program, Code 473 Office of Naval Research Arlington VA 22218 National Aeronautics and Space Administration 13. Lewis Research Center (Library) 21000 Brookpark Road Cleveland OH 44135 14. Library General Electric Company Aircraft Engine Technology Division DTO Mail Drop H43 Cincinnati OH 45215 15. Library Pratt & Whitney Aircraft Post Office Box 2691 West Palm Beach FL 33402 16. Library Pratt & Whitney Aircraft East Hartford CT 06108 17. Library AiResearch Mfg. Corporation Division of Garrett Corporation 402 South 36th Street Phoenix AZ 85034 18. Library Detroit Diesel Allison Division of General Motors Corporation Indianapolis IN 46206 19. Library CAG Boeing Company Seattle WA 98124 20. Library Army Aviation Material Laboratories Department of the Army

Fort Eustice VA 23604

1

1

1

1

1

1

1

1

1

1

-

21.	Library Air Force Aero Propulsion Laboratory (AFSC) Wright Patterson Air Force Base OH 45433
22.	Library The Pennsylvania State University University Park PA 16802
23.	Library Iowa State University Ames IA 50010

1


1


1


1

24. Library Massachusetts Institute of Technology Cambridge MA 02139









SUPPLEMENTARY

INFORMATION

NAVAL POSTGRADUATE SCHOOL

MONTEREY. CALIFORNIA - 93940

IN REPLY REFER TO:

NC4(67Sf)/hkg 9 January 1981

Department of Aeronautics

Dear Sir,

AD-A067694

Enclosed are revisions to the publication "Development of a Device for the Incorporation of Multiple Scanivalves into a Computer-Controlled Data System" by Robert Neldon Geopfarth, Naval Postgraduate School Technical Report NPS67-79-002 and M.S. Thesis, March 1979.

Revisions have been made to pages 26, 47, 49 and 50. The enclosed revised pages should be inserted in place of the original pages in your copy, or copies, of this document.

Sincerely,

Raymond P Shreene .

Dr. R. P. Shreeve Director, Turbopropulsion Laboratory sequence of the transfer lines during the transfer of one data byte to the computer. Information is placed on the data lines whenever the DRIVE ENABLE line is true:

U28(d) U32(a)

DRIVE ENABLE = (ATN * ADR, * NRFD); LATCHED BY U23(b)

Once this condition exists, Scanivalve address information is unconditionally present on the data lines until cleared by receipt of \overline{NDAC} . An end-of-record (EOR) signal is <u>not</u> provided by this circuit; therefore, the computer must be programmed not to expect or to require one. The driven DAV line is defined as:

U31(a) U29(d) $+ (DAV ENABLE) \cdot \overline{NRFD}_{DELAYED} \cdot (NDAC \cdot \overline{CLEAR})$


When using open-collector bus drivers, a 2 µsec delay is required to allow line ringing and signal transients to decay [2]. The delay was provided by U24, a retriggerable one-shot multi-vibrator, and U23(a), a positive-edge-triggered flip-flop. These components provide a pre-set delay between receipt of NRFD and driving the DAV line "true". Figure 16 describes the time delay sequence. Adjustment of the time delay circuit is described in Section III-E.


6. CLOCK and CLEAR Sections

The CLOCK and CLEAR circuit diagrams are shown in Figure 17. The CLOCK consists of multi-vibrator U8 and crystal Y1. The CLOCK output is a 10MHz sinusoidal signal and is available to the circuit sections shown in Figure 6.

26

Revised Dec. 1980





Device designated a TALKER; computer returns bus to data mode.


t.o

 t_1 Computer ready for data. Valid data on lines. t_2 Device indicates data is valid. t_2 Computer arbitrarily resets NRFD. t_3 Computer indicates receipt of data. t_4 Return to state t_1 . Δ 2 µsec

Figure 15

Talker Timing Diagram

Revised Dec. 1980



t U31(b) and U32(a) enabled.

^tl NRFD received; U24 triggered, U23(b) Drive enable clocked latching logic true on output line.

t₂ Positive-edged clock pulse latches DAV enable state to DAV driver line.

t_{2a} Trigger reset by receipt of NRFD.

t₃ NDAC received; U23(a) (DAV) and U23(b) (Drive enable) cleared. Data is removed from bus lines.

 Δ_1 2 µsec delay; adjustable by resistor R6.

 Δ_2 7.2 µsec for HP-9830A.

Figure 16

DAV Time Delay Sequence

Revised Dec. 1980