
UNCLAS	SIFIED	AUG 70	кнк	C C C C C C C C C C C C C C C C C C C	1. Distances:	-	SAMSO-T	R-78-14	2	-77-0-0	NL	-	
	AD 64489												
			= 1 (10, 10, 10, 10, 10, 10, 10, 10, 10, 10,		nin ola substantia i substantia international substantia international		- white - statistical statistical - white and a statistical - white and a statistical stat			William the second			
	00 		<u>ini</u> isawa				  00000000000000000000000000000000000	Constraints of the second seco					
	Real and the second sec			ipt <sup>i</sup> ngeligelige									
			And a second sec						The second secon			A CONTRACTOR OF A CONTRACTOR A CONTRACTOR A CONTRACTOR A C	Alternational and a second sec
									in average interaction	an areas and a second	a finite a		



5

40

AD A 0 64

COPV

E

# METHODOLOGIES AND TOOLS FOR DEVELOPING ROBUST FTSC SOFTWARE

UNIVERSITY OF SOUTHERN CALIFORNIA LOS ANGELES, CA 90007



31 AUGUST 1978

FINAL REPORT

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

79

02 08 064

134326

# PREPARED FOR

SPACE AND MISSILE SYSTEMS ORGANIZATION AIR FORCE SYSTEMS COMMAND LOS ANGELES AIR FORCE STATION BOX 92960, WPC LOS ANGELES, CALIFORNIA 90009 This final report was submitted by the University of Southern California, Los Angeles, California, under contract F04701-77-C-0120 with the Space and Missile Systems Organization, Los Angeles Air Force Station, Los Angeles, California. Second Lieutemant Douglas D. Orville (YCD) was the Project Officer.

This report has been reviewed by the Information Office (01) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication. Publication of this report does not constitute Air Force approval of the report's findings or conclusions. It is published only for the exchange and stimulation of ideas.

Inday D. Owille

Konald A. Spray

DOUGLAS D. ORVILLE, 2LT, USAF Project Officer

RONALD G. SPRAY, Lt<sup>4</sup>Col, ØSAF Deputy Director for Subsystems

FOR THE COMMANDER

LEONARD E DISTU LINE S

LEONARD E. BALTZELL, Col, USAF Asst. Deputy for Advanced Space Programs

REPORT DOCUMENTATION P	AGE READ INSTRUCTIONS BEFORE COMPLETING FORM
(12) SAMS (1)	TR - 78 - 14209
TITLE (AND GLOGIES AND TOOLS FOR DEVELOR METHODOLOGIES AND TOOLS FOR DEVELOR FTSC SOFTWARE	PING ROBUST
AUTHOR() K.H. KIM	8. CONTRACT OR GRANT NUMBER(*)
PERFORMING ORGANIZATION NAME AND ADDRESS University of Southern California Departments of Elec. Eng. and Compu- Los Angeles, CA 90007	uter Science 63401F, 2181 02
CONTROLLING OFFICE NAME AND ADDRESS Space and Missile Systems Org. (YO LAAFS, P.O. Box 92960, Worldway PO Los Angeles, California 90009 MONITORING AGENCY NAME & ADDRESS(I different	ostal Center 13. NUMBER OF PAGES
	UNCLASSIFIED
	15. DECLASSIFICATION DOWNGRADING SCHEDULE
DISTRIBUTION STATEMENT (of the abstract entered in	n Block 20, il different from Report)
DISTRIBUTION STATEMENT (of the abstract entered in	n Block 20, il different from Report)
	n Block 20, if different from Report)
SUPPLEMENTARY NOTES	
SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse side if necessary and Fault-Tolerant Recovery Programs	Identify by block number)
DISTRIBUTION STATEMENT (of the abstract entered in SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse eide if necessary and Fault-Tolerant Recovery Programs System Recovery Strategies Error Recovery	Identify by block number) Distributed Systems
SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse side if necessary and Fault-Tolerant Recovery Programs System Recovery Strategies Error Recovery ABSTRACT (Continue on reverse side if necessary and ins is a report of the results that imed at learning methodologies and iable software of the Fault-Tolerar ivided in three areas. First, a st ing well-structured recovery program pror to recover an operational system	Identify by block number) Distributed Systems Rollback Point Insertion PASCAL Implementation Identify by block number) t have been obtained from a research project developing tools useful for obtaining re- nt Spaceborne Computer (FTSC). Results are tudy was performed on the methods of design- ns which are invoked on detection of an em configuration and a consistent computation erimental development of an FTSC recovery

Contraction of the second s

#### UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Deta Entered)

program. This report discusses several program design and system recovery strategies that have been found useful in obtaining an easily understandable recovery program, together with the program developed. Second, a language processor was developed to facilitate experimenting with recovery block which is a language construct designed to support structured incorporation of program redundancy. It translates programs written in PASCAL augmented with recovery block into equivalent programs in ordinary PASCAL. The translation strategy used and the organization of the translator are described. Third, a new approach to error recovery in distributed systems of cooperating parallel processes was developed. In such systems processes must cooperate in recovery, in contrast to the previously studied approaches that require the program designer to coordinate the recovery point specifications of processes. the new approach relieves the programmer of that burden by using an intelligent processor system. Methods for efficient implementation of such a processor system were also developed.



## UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

SAL BAT

# METHODOLOGIES AND TOOLS FOR DEVELOPING ROBUST FTSC SOFTWARE

K. H. Kim

Departments of Electrical Engineering and Computer Science University of Southern California Los Angeles, California 90007

August 31, 1978

Final Report for Period July 1, 1977 - August 31, 1978

Contract No: F04701-77-C-0120

Prepared for:

USAF (AFSC) HQ Space and Missile Systems Organization P. O. Box 92960 Worldway Postal Center Los Angeles, CA 90009

79 02 08 064

## Table of Contents

		Page
Abstract		1
Introducti	.on	1
Part I:	Structured Design of a Fault-Tolerant	3
	Recovery Program of the FTSC	
Part II:	A Translator of PASCAL Augmented with	76
	Recovery Block	
Part III:	Programmer-Transparent Coordination of	124
	Recovering Parallel Processes	
Acknowledg	gement	184

de st

Abstract: This is a report of the results that have been obtained a research project aimed at learning methodologies and from developing tools useful for obtaining reliable software of the Fault-Tolerant Spaceborne Computer (FTSC). Results are divided in three areas. First, a study was performed on the methods of designing well-structured recovery programs which are invoked on detection of an error to recover an operational system configuration a consistent computation state. This study involved the and experimental development of an FTSC recovery program. This report discusses several program design and system recovery strategies that have been found useful in obtaining an easily understandable recovery program, together with the program developed. Second, a language processor was developed to facilitate experimenting with recovery block which is a language construct designed to support structured incorporation of program redundancy. It translates programs written in PASCAL augmented with recovery block into equivalent programs in ordinary PASCAL. The translation strategy used and the organization of the translator are described. Third, a new approach to error recovery in distributed systems of cooperating parallel processes was developed. In such systems processes must cooperate in recovery. In contrast to the previously studied approaches that require the program designer to coordinate the recovery point specifications of processes, the new approach relieves the programmer of that burden by using an intelligent processor system. Methods for efficient implementation of such a processor system were also developed.

í

#### Introduction

This is a report of the results that have been obtained from a research project carried out at University of Southern California under the sponsorship of U.S. Air Force - SAMSO during July 1, 1977 - August 31, 1978. The project aimed at learning methodologies and developing tools useful for obtaining reliable software of the FTSC. More specifically, research efforts were directed in three directions.

(1) to study the effective ways of designing well-structured and fault-tolerant recovery programs. (Recovery programs are the programs which are provided, on detection of an error, to recover an operational system configuration and resurrect the interrupted computation.) Also to study the effective ways of using design redundancy to obtain fault-tolerant programs (i.e., programs capable of tolerating some residual design errors in them).

(2) to develop a language processor to facilitate structured fault-tolerant programming.

(3) to study the structure of fault-tolerant distributed systems.

The results are described in three parts, following this section.

Part I describes some program design and system recovery strategies that have been found useful in obtaining an easily understandable recovery program of the FTSC. The strategies are of such general nature that they can be useful in designing recovery programs of other modular fault-tolerant computers. It also presents a PASCAL specification of a FTSC recovery program that has resulted from the application of the strategies.

Part II documents a language processor that translates programs written in PASCAL augmented with recovery block into equivalent programs in ordinary PASCAL. The recovery block facilitates structured incorporation of program redundancy. The basic translation strategy is discussed and then the full listing of the translator is given together with some test-run results.

Part III discusses a new approach to error recovery in distributed systems of cooperating parallel processes. More specifically when each process is capable of error detection, rollback, and retry, the recovery points of the processes must be properly coordinated to prevent a disastrous avalanche of process rollbacks. In contrast to the previously studied approaches that require the program designer to coordinate the recovery point specifications of processes, an approach of relieving the programmer of that burden was developed. The new approach relies upon an intelligent processor system (that runs processes). Basic rules of reducing storage and time overhead in such a processor system were also developed.

245 AM



# STRUCTURED DESIGN OF A FAULT-TOLERANT RECOVERY PROGRAM OF THE FTSC

by

K. H. Kim, J. Huang, and M. Naghibzadeh

- entre-

彩彩

Abstract: This paper reports the results obtained in an experimental project aimed at developing a well-structured and effective recovery program of the FTSC (Fault-Tolerant Spaceborne Computer). This experiment was also chosen as a means of studying the ways of using design/program redundancy to improve the software reliability, mainly because of the relatively small program size and the unusual complexity in analyzing the situations that the recovery program must deal with. The paper presents several program design and system recovery strategies that have been found to be useful in obtaining an easily understandable recovery program of the FTSC but may also be useful in development of recovery programs of other computers. It then discusses a recovery program for the FTSC that has resulted from the application of the strategies. The recovery program has been specified in PASCAL and its conversion into an assembly language program is briefly discussed. The listing of the PASCAL specification is given in an appendix.

#### 1. Introduction

This is a report of the results obtained in a research project that involved the development of a program of the FTSC (Fault-Tolerant Spaceborne Computer) [B1,S1,S2] responsible for recovering an operational system configuration and resurrecting the interrupted computation. The project was launched with two major objectives:

(1) to identify good structures and design strategies for the software that controls recovery from hardware faults, and
(2) to find effective ways of using design/program redundancy in development and maintenance of robust real-time software;

First, the systems employed in critical applications requiring ultra-reliability commonly contain large amounts of redundant hardware. The redundant hardware is provided primarily to facilitate fault detection and recovery. Recovery, following the fault detection, is typically a function of both hardware and a special software called recovery program. The hardware automatically recovers certain modules, collectively called a hardcore, needed for correctly running a recovery program, and then the recovery program recovers additional hardware modules, establishes an operational configuration, and recovers the information needed to resurrect the interrupted computation. The performance of a recovery program is crucial to the success of the entire application requiring ultrareliability. A recovery program must be both efficient and reliable itself. Also during the design of a recovery program, considerations must be given to the possible faults of the hardware modules on which the recovery program runs, i.e., the CPU and the memory containing the recovery program. The redundant hardware performing fault detection may also be faulty. Engineering an efficient and robust recovery program is thus unusually complex. In spite of the important role that a recovery program plays in any fault-tolerant

system, very little has been published in this field and many fundamental questions concerning good structures and design strategies of a recovery program have yet to be answered.

Secondly, the study of the methods of using program redundancy, frequently called fault-tolerant programming, was motivated by its potential as means of tolerating a residual design errors/inadequacies [H1, H2, K1, R1]. In spite of recent advances in rigorous specification, structured design, program validation, and development of modern high level languages, large-scale software is still put into operation with residual design errors/inadequacies. Thus fault-tolerant programming appears to be an attractive supplement to those already widely accepted practices for the development of real-time software required to be ultra-reliabe. In particular, a language construct, called recovery block, developed by Horning et al [H3,R1] supports the incorporation of program redundancy in a well-structured form. It thus paved a way to extensive use of program redundancy without degrading the program readability and provided a further stimulus to the initiation of this study. Appendix A briefly summarizes the syntax and semantics of the recovery block.

As a means of identifying problem areas and testing various potential solutions, the design of a recovery program of the FTSC was chosen. A recovery program of the FTSC was considered to be an ideal subject of a fault-tolerant programming experiment (in addition to being an obvious subject of a recovery program engineering experiment), due to the relatively small program size and the unusual complexity of the situations that the recovery program must deal with. In addition, the FTSC is a modular computer equipped with a powerful set of hardware features supporting fault detection and recovery [S1,S2]. This rich set of fault-tolerant hardware features offers a number of options in designing a recovery program, thereby

providing ample opportunities for employing recovery blocks with That is, the primary recovery procedure, alternate benefits. recovery procedures, and the acceptance test can use independent test and configuration techniques. Therefore, although a conventionally structured recovery program has operated satisfactorily on the brassboard FTSC, an experimental development has been undertaken under the sponsorship of the U.S. Air Force - SAMSO to study the application of fault-tolerant programming techniques to such a program. The recovery block provides a means of incorporating multiple recovery procedures in a well-structured form, but the individual procedures must also be systematically designed and easy to understand to increase the chance of obtaining a robust recovery This requirement, although not furthur discussed here, was program. also implemented in the resulting program.

Although the FTSC has been documented fully in [F1,S1,S2], we have included a sketch of its features to make this report selfcontained. Section 3 discusses the adopted organization of the design process. Several basic design strategies that have been found to be useful in obtaining an easily understandable recovery program are discussed in section 4. Section 5 describes a model of the FTSC devised to support the development of a systematic recovery procedure. The procedure obtained is discussed in section 6. Section 7 provides a brief introduction to the PASCAL specification and section 8 briefly discusses the aspect of converting the PASCAL specification into an assembly language program. Appendix B contains a complete recovery program specified in PASCAL (augmented with recovery blocks). Appendix C supplements the PASCAL specification in Appendix B with more details on some subprocedures of testing modules.

#### 2. A sketch of the FTSC structure

The FTSC is a 32-bit microprogrammable machine designed to operate in long-duration space missions through radiation and spacecraft discharge events. It is intended to provide a five-year on-orbit capability with 95% probability of survival [B1,S1]. Figure 1 depicts the configuration of the FTSC. Every functional unit (shown in Figure 1) contains a certain amount of hardware redundancy. Each unit is briefly described below and many features irrelevant to fault detection and recovery are not described.

#### 2.1 Configuration control unit (CCU)

The FTSC contains more CPU modules and lines on the address and data buses than required by an operational system configuration. Selection of a subset of those components to form an operational (CPU - bus) configuration is a function of the CCU. In addition, the CCU receives reports from the fault detectors, also called monitors, distributed throughout various functional units (shown in Figure 1). For example, each module that uses the address bus (A-bus) and/or data bus (D-bus) contains a bus code monitor which detects invalid codes on the bus. When a fault is detected by one or more functional units (more precisely the monitors contained in them), the condition is reported to the CCU. Upon receiving fault reports the CCU categorizes the faulty situation, establishes a new CPU-bus configuration if the performance of the present configuration is in doubt, and then forces the CPU to execute the recovery program through an interrupt called fault interrupt. Throughout the execution of the recovery program the categorized information on the detected fault is supplied to the CPU. The fault categorization scheme used by the CCU is described at the end of this section. The CCU is clearly a hardcore unit of the FTSC and is TMR- (triple modular redundancy) configured.

GROUND RECONFIGURATION COMMANDS CONFIGURATION CONTROL UNIT (3) CENTRAL PROCESSING UNIT (4) HARDENED TIMER (3) <sup>46</sup> User option, up to 15 active and 9 spare modules. The hydral use requires 4 active modules and 3 spares for 5 years, 0.65 computer reliability) MAIN MEMORY UNIT EXTERNAL TIMING UNIT (2) + DIKECT MEMDRY ACCESS 21 HIGH DATA RATE PERIPIEKAL DEVICE • CIRCUMVENTION UNIT (3) Up to 60 device Interface units (DULS)
 1 Indecates number of modules, including spares DIRLCI MEMORY ACCESS (2) HIGH DATA RAIL PLRIPIERAL DEVICE INTERRUPT BUS STATUS BUS LIMING BUS POMER BUS CONTRON BITS AUDRESS BUS DALA BUS SPACECRAFT SERIAL INIERFACE UNIT POWER UNII 21 A+> INTERFACE UNIT (2) DEVICE INTERFACE UNIT (2) DEVICE DEVICE INTERFACE UNIT (2) . 7 LOW DATA RATE PERIPHERAL DEVICES

\_--

Figure 1. FTSC Block Diagram

\* 1. EX.

4

an har

9

•

#### 2.2 Central processing unit (CPU)

The system contains four CPU modules and has two of them powered on at any one time, one called <u>active CPU (A-CPU)</u> and the other called <u>monitor CPU (M-CPU)</u>. As mentioned above, selection of two powered CPU modules is a function of the CCU. Both the active and monitor CPUs always execute the same program but in different ways. While the active CPU interacts with other modules in the system through the buses during program execution, the monitor CPU compares the information loaded onto the buses by the active CPU with the result of its own execution of the same program and reports a disagreement, if occurs, to the CCU.

A CPU module is microprogram-controlled and contains 8 general purpose registers. The CPU uses 16-bit (or 2-byte) addresses and acknowledges 10 levels of interrupts. Besides the ROM containing the microprogram, the CPU contains another ROM, called reconfiguration ROM, which contains a recovery program (to be exact, an initially executed segment of a recovery program). This <u>reconfiguration ROM</u> is a CPU-resident part of the memory addressed by the 16-bit addresses. Therefore, the system contains four copies of (a segment of) the recovery program distributed among four CPUs. In addition, a CPU contains a pair of special registers, called <u>hardware status word</u> (<u>HSW</u>) registers and denoted by HSW1 and HSW2, carrying information on system status (i.e., the current CPU and bus configurations, the most recently reported fault, etc) partly supplied by the CCU.

The instruction set of the FTSC supports 32-bit fixed-point and floating-point arithmetic as well as vector operations that are particularly useful for navigation and pointing applications. Direct and indirect addressing with predecrement and post increment are available. Some instructions are specifically oriented for testing the fault-tolerant features. For example, data words can be stored with bad parity in order to exercise error-detection and correction features in the main memory unit (MMU) modules. Some instructions are designed to be executed differently by the A-CPU than by the M-CPU. Such instructions can thus be used to cause disagreement between the two operational CPUs.

There are instructions for powering on/off the DMA, SIU, and MMU modules. There are also instructions, which may be called CCU commands (these are called "program flags" in [S1]), by which the CPU can cause the CCU to change its state and thereby change the system configuration (including the selection of CPU modules and bus lines to be used).

2.3 Main memory unit (MMU)

The MMU can cossist of up to 24 non-volatile and non-destructive readout memory modules, each containing 4K words. As many as 15 modules can be powered on at any one time, with each identified by a changeable, but unique, four-bit <u>soft (module) name</u>. A properly functioning memory module responds to all addresses whose four most significant bits correspond to the current soft name of the module. On the other hand, each module can be accessed by a permanent and unique module number, called <u>hard name</u>, for the purpose of powering on/off, assigning a new soft name, etc.

An MMU module contains 41 bit lines of which 32 are used to contain data information, 6 to carry parity codes for error detection and correction, and 3 as spare bit lines. Therefore, up to three bit lines may be lost without disabling the module and the information contained in a module can be recovered and saved into another module as long as the number of lost bit lines does not exceed four.

2.4 Two direct memory access (DMA) units

Two DMA functional units DMA1 and DMA2, are provided. Each is redundant, consisting of a pair of modules of which one is powered on at any one time. Each DMA function provides a direct parallel access between an external user (i.e., peripheral equipment) and the MMU.

2.5 Serial interface unit (SIU)

The dual redundant SIU functions much the same way as the DMA but provides serial access for up to sixty users. Only one SIU module is normally powered on at any one time.

2.6 Power unit (PU)

The power supply of the FTSC is provided by the redundant PU that consists of two modules, each containing dual <u>output (voltage)</u> <u>monitors</u>. If either monitor finds a (voltage) out-of-tolerance condition, it immediately announces this condition to the rest of the system and effects a switchover to the alternate module. Therefore, the PU is an automatically recovering unit.

#### 2.7 Timing unit (TU)

The TU supplies clock pulses to the rest of the system and consists of two modules, each containing dual <u>output monitors</u>. As with the power monitors, either monitor can cause a switchover to the alternate module. Again, the TU is an automatically recovering unit.

2.8 Circumvention unit (CU)

This TMR-configured unit detects radiation events and (upon detection) clamps other units in the system until the radiation disappears, thereby protecting them from possible damage.

2.9 Hardened timer (HT)

The HT is used to count the amount of elapsed time during the periods of PU failure or high radiation event. It is TMR-configured.

2.10 Bus network

There are seven buses. The A-bus (carrying 16-bit addresses) data words) use (carrying 32-bit cyclic and the D-bus error-correcting codes with 8 parity bits (i.e., 1 parity code byte) and contain one spare byte each. Thus the A-bus consists of four bytes of lines and the D-bus consists of six bytes of lines. As mentioned earlier, selection of the bytes to be used is performed by the CCU, and the CPU can also cause the CCU to reconfigure the A-/Dbus by executing a CCU command. In addition, there are the control bus (C-bus) used in conjunction with the A- and D- buses, the interrupt bus (I-bus) carrying interrupt signals, the status bus (S-bus) carrying fault reports and reconfiguration signals, etc.

13

王泽和官

#### 2.11 Additional details on the CCU

Each time a CCU command for reconfiguring the CPU, the A-bus, or the D-bus is executed, the new subset of components is chosen such that the same subset is not repeated until all subsets have been tried. There are a number of different states, where the CCU establish different system configurations, that the CCU can be in. To be more specific, the CCU can be viewed as containing five flip-flops:

the first called <u>reconfiguration state flag</u>, the second called <u>alexic state flag</u>, the third called <u>flag 1</u>, the fourth called <u>flag 2</u>, and the fifth called <u>flag 3</u>.

There is a CCU command by which the CPU can clear all five flags at once. These flags are used as follows.

(1) The reconfiguration flag is set (i.e., the CCU enters a reconfiguration state) when a fault interrupt is generated by the CCU (after receiving a fault report in a normal state).

(2) On receiving a report of a PU failure or high radiation event, the CCU enters an alexic state (by setting the alexic flag) and this state transition causes a signal to be generated for turning off the DMA, SIU, and MMU modules.

(3) Flag 1, flag 2, and flag 3 can be set only by execution of a CCU command (by the CPU). When flag 1 is not set while the CCU is in a reconfiguration state, the DMA, SIU, and MMU modules shall not respond to any address on the A-bus. By setting flag 1 the recovery program can enable the modules to respond to their addresses and will do this at its convenience. In fact, flag 1 was provided primarily to enable CPU and bus tests without affecting the DMA, SIU, and MMU modules. Thus flag 1 can be used to indicate that the CPU has been validated. Flag 1 can be reset in three different ways: PU failure or high radiation event, CPU reconfiguration due to detection of a CPU fault, or execution of a CCU command.

(4) Flag 2, when set, inhibits CPU reconfiguration and generation of fault interrupts due to various faults except PU failure, high radiation events, and TU reconfiguration (i.e., automatic module switchover). Flag 2 is reset on detection of <u>any</u> fault and can also be reset by execution of a CCU command.

(5) Flag 3, when set, inhibits generation of fault interrupts caused by the reports implicating the A-bus, D-bus, DMAs, SIU, or MMU. Flag 3 is reset on detection of <u>any</u> fault and can also be reset by execution of a CCU command.

The fault categorization scheme used in the CCU is the following.

Cat I: PU failure or detection of radioactive events by the CU, Cat II: CPU implicated (e.g., disagreement between A- and M- CPUs), Cat IIIa: A-bus implicated (e.g., detection of an invalid code on

the A-bus by more than one bus code monitors),

Cat IIIb: D-bus implicated,

Cat IV-DMA1: DMA1 implicated (i.e., the DMA1 is the only unit that detected an invalid code on one of the buses),

15

- Fight

IV-DMA2: DMA2 implicated,

IV-SIU: SIU implicated,

IV-overrun: An MMU, DMA, or SIU module has not responded to a request within the predetermined period,

Will the second

IV-TU: TU reconfiguration (i.e., switchover) has occurred.

While the system is in a reconfiguration state, the CCU supplies the category information about the most recently reported fault to the CPU (to be exact, to a field of the HSW1).

- 13

#### 3. Organization of the design process

At the beginning of this project a plan was made to carry out the design study through four major steps:

(1) modeling of the FTSC,

(2) identification of feasible recovery procedures,

(3) specification of a recovery program in PASCAL, and

(4) study the aspect of coding a recovery program in the FTSC assembly language.

The rationale for this plan is given below.

First, it was felt that systematic search for various effective recovery procedures could be greatly assisted by working with a machine model which hides many recovery-irrelevant features of the sophisticated FTSC. Modeling of the FTSC was also motivated by the hope that a properly chosen model would facilitate the validation of the capability and efficiency of a resulting recovery program.

Secondly, after determining a recovery procedure based on a FTSC model, one could directly convert the procedure into a final recovery program (i.e., an assembly/machine language program). However, it seemed clear that validation of such a recovery program would be inefficient, especially considering the numerous unusual situations that a recovery program must circumvent and the large number of test cases that may be required. Modification or debugging of such a w program would also be difficult. Therefore, the chance of success in obtaining a robust recovery program was expected to be greatly enhanced by obtaining a high level language version of a recovery program first, checking it out by a compiler, and then developing a final recovery program by using the high level language version as a specification. The language chosen is PASCAL. The natural control primitives (e.g., if-then-else, case, while-do, etc) would relieve the designer of the burden of implementing equivalent control

sequences in inconvenient assembly language primitives. In fact, it was necessary to augment PASCAL with a recovery block to experiment fault-tolerant programming. A translator that translates a program written in PASCAL augmented with the recovery block into an equivalent program in ordinary PASCAL, has been developed. It is documented in [K2].

.

• 27

#### 4. Design strategies

Several strategies that have been followed throughout the design and found to be useful in obtaining an easily understandable recovery program, are now discussed.

4.1 Fixed ordering of units for recovery

When fault monitors are distributed among various modules, it is highly tempting to check and recover modules in varying orders depending upon how some modules indict the others. However, this is a dangerous strategy, considering the possible occurrence of <u>multiple</u> <u>faults</u> (i.e., simultaneous occurrences of faults in multiple modules or failure of a module before another already faulty module is located and amputated) as well as the indictment of operational modules made by the faulty modules. In other words, the behavior of a recovery program based on such a strategy in the presence of multiple faults is difficult to predict.

For example, assume that from the received fault reports the CCU has identifed a certain fault category that may be caused by either a malfunctioning CPU or a malfunctioning (A-/D-) bus. If the CPU is first tested using the untested bus and the actual faulty unit is the bus, disagreement between the A-CPU and the M-CPU may result and lead the recovery program to implicate the CPU of being faulty. On the other hand, if the bus is first tested using the untested CPU while the CPU is malfunctioning, the CPU could mistakenly cause a good bus to be diagnosed as the faulty one. Worse yet, bus reconfiguration and reentry of the malfunctioning CPU into the recovery program could lead to an endless loop. In this sense an endless loop means an infinite repetition of entering the recovery program caused by an unidentified faulty module while there remain a sufficient set of operational modules to form an operational configuration.

To alleviate such problems, it is useful to observe the rule of recovering units in the same fixed order and using only the already validated (and recovered) units in recovering other units. Under the rule the total recovery process becomes a strictly linear sequence of unit recoveries. To illustrate some implementation aspects of the rules, consider a system of three units ordered as shown in Figure 2. Unit U1 occupies the first position and is assumed to be hardcore. Assume that U1 is capable of performing the function of the CCU in the FTSC, i.e., receiving fault reports and invocation of the recovery program, and also that the execution of a recovery program can be started by using U1 only. The initial segment of the recovery program first tests and recovers unit U2 and during this process it must not use unit U3 in any way. Furthermore, if unit U3 contains a monitor which can indict unit U2 and can cause the recovery program to be reentered, then either the monitor must be disabled or U1 must be armed to ignore a fault report from the monitor (during the testing of U2) since U3 cannot be trusted yet.

After recovering U2, the recovery program proceeds to test and recover U3 and during this process the recovery program may rely upon the monitoring capabilities of U1 and U2. At this time it is possible that U2 is faulty because of two reasons although both cases have very low probability of occurrence. First, even though U2 was recovered earlier, it could have become faulty by the time when U3 is under test. Second, the recovery program could have misjudged a fault, 52 module as an operational module and (thus misjudged that U2 was recovered). Therefore, the recovery program must be designed such that when all possible configurations of U3 have been tried and have failed in validation, the configuration of U2 is changed and validation of U3 is reattempted. It is of course possible that the monitors in U1 and/or U2 detect the faulty condition of U2 and report to U1 before all possible configurations of U3 are tried, in which




Figure 2 A system consisting of three functional units

case U1 will reconfigure U2 and reinvoke the recovery program.

4.2 No trust of a module by default

Since the FTSC hardware (especially the CCU) keeps a considerable amount of information on the fault that has caused a recovery program to be entered, it is highly tempting to assume, during the design of a recovery program, that units not implicated by the hardware status words (HSWs) are operational. Such an assumption may not be valid because occurrence of another fault during recovery of a previous fault is a real possibility and may destroy the information in the HSW registers about the first fault. Therefore, it was made a rule to assume on entry of a recovery program that every module could be faulty and to trust a module only after it passes an explicit test. In other words, recovery was regarded as a process of finding operational modules out of all potentially faulty modules rather than a process of finding faulty modules from a configuration of mostly working modules. This conservative approach facilitates the design of a recovery program that avoids entering an endless loop.

4.3 Redundant design

Unlike the behavior of a correct machine, the behavior of a faulty machine is very difficult to predict. From the beginning it was expected to be a difficult task to find a single recovery procedure which works under all possible circumstances. Therefore, it was also made a rule to mobilize a set of alternate procedures. These alternates can be specified in a well-structured form by use of the recovery block. Additional specific justifications for this redundant design are given in section 6.

22

ALLA-

### 4.4 Simplicity over efficiency

Finally it was decided that wherever there is a trade-off between simplicity and efficiency, simplicity would be given a priority. Only if a recovery program resulted from this strategy fails to meet the performance requirement, then various ways of optimizing the program, preferrably without changing the overall program structure, can be sought for.

2426年

#### 5. Basic functions of a recovery program and modeling of the FTSC


As mentioned before, a recovery program in the FTSC 15 responsible for establishing an operational hardware configuration and recovering some of the lost information in the memory. In other words, a recovery program identifies a set of operational modules sufficient for normal processing and then restores the system to an executable state (i.e., restores important memory contents and conditions peripheral units to the states ready for normal processing by appropriately setting control registers contained in them). (On completion of the execution of a recovery program, the executive (i.e., supervisor) program will enter and schedule application tasks to restart from their rollback points.) A useful FTSC model must therefore illuminate the procedure of expanding the set of trusted modules until an operational configuration is established. A natural modeling criteria is the operational precedence among functional units (each consisting of multiple modules). If unit A has higher operational precedence than unit B, then unit B cannot operate reliably unless unit A is operational. Figure 3a depicts a FTSC model displaying the operational precedence among units. The rationale for the ordering in Figure 3a is the following.

(1) Since the PU supplies the power to all other units, it must be working reliably before any other unit can be used. Naturally it has the highest operational precedence.

(2) The unit having the next highest operational precedence is somewhat arbitrarily chosen to be the CU. It depends only on the PU for proper functioning.

(3) The operation of all other units (excluding the PU and the CU) depends upon the correct clock signals supplied by the TU. Thus the TU has the third highest operational precedence.

(4) The HT maintains the record of elapsed time during the periods of PU failure and high radiation event. The proper operation of the HT is dependent only upon the PU, CU, and TU. The CCU is also dependent



- Alger

N. S. S.

.....


only on the PU, CU, and TU. Therefore, both the HT and the CCU immediately follow the TU in the order of operational precedence. The HT provides information important to some (real-time) application tasks, but no functional unit in the FTSC is really dependent on it. In contrast, if the CCU is not operational, no other remaining units such as the CPU, buses, MMU, etc can be relied upon.

(5) If all the units placed below CPU in Figure 3a as well as the CPU function properly, then the CPU can execute the part of the recovery program that does not involve the use of the units placed above the CPU. For example, the CPU can interact with the CCU and this does not involve buses except (a part of) the S-bus. On the other hand, the A-bus, D-bus, or C-bus are useless if the CPU is not available because the CPU is normally in control of these buses. Thus the CPU is regarded as having higher operational precedence than those buses. (6) The A-bus and D-bus are usable by various functional units only if the C-bus is operational, but not vice versa.

(7) Similarly the MMU and <u>peripheral units</u> (i.e., DMAs and SIU) are regarded as having lower operational precedences than the A-bus and D-bus because they are not usable if the buses are not working.

Figure 3b depicts the same model in Figure 3a in the form of a precedence graph with one modification. The modification is in the separation of MMU modules into two sets: one consisting of two modules called <u>system memory modules</u> and the other consisting of remaining modules called <u>application memory modules</u>. The two system memory modules contain, among other important information, an executive program and duplicate copies of the <u>system map</u> that shows the status and functional assignment of both peripheral modules and memory modules. For example, a part of the system map is a table showing for each memory module the soft name assigned, the current bit line configuration (i.e., the three bit lines that are not in use), the status (i.e., active, available spare, or unusable), etc. Thus the system map represents the most recently established

26





- AL DAY

configurations of peripheral units and the MMU. In addition, what is more important from the recovery point of view is the useful content of an MMU module rather than the module itself. Some memory contents cannot be recovered (to be more exact, are not identifiable) if the system map is lost, although the operational capability of memory modules can be validated without using the system map. It thus seems useful to regard the system memory as one having higher operational precedence than the application memory. Similarly, the execution states of peripheral units cannot be completely restored without using the system map, although the operational capability of their modules can be validated without using the map.

The units marked \* in Figure 3b are the TMR-configured ones and thus their internal faults are masked off (privided that two out of three modules are operational at any one time). In fact, all the units that have higher operational precedence than the CPU are automatically recovering ones and thus compose the hardcore that does not burden the recovery program.

### 6. Recovery procedure

In principle, the overall recovery process can be designed in a straightforward manner on the basis of the FTSC model presented in the preceding section. The process should essentially be a step-by-step expansion of the set of trusted modules in a decreasing order of the operational precedence. The order in which the modules having the same operational precedence are tested and recovered is immaterial as long as the same fixed order is used consistently.

In the FTSC, TMR-configured and automatically recovering units form the hardcore. No capability is provided within the FTSC for direct repair or reconfiguration of the hardcore. (The FTSC was designed, however, to allow the ground station to intervene and control various functional units after failure of more than one CCU module. This ground-override mode is outside the scope of this paper.) Thus the correct operation of these functional units must be trusted by a recovery program without explicit checks.

When a recovery program is entered, a certain amount of information on system status including the categorized fault report is available from the HSWs. By utilizing this information a recovery program can establish a working configuration in an efficient manner. Basically faults of multiple modules causing an invocation of a recovery program are less probable than faults in a single module. In other words, if the categorized fault report implicates a certain module of being faulty, then the probability of other modules being faulty at the same time is small. Thus, the recovery program can check the implicated module more thoroughly than other modules. This strategy of using "weak" and "strong (thorough)" tests is of course somewhat against the aforementioned rule of not trusting any module by default. However, it is a way of reducing the (average) execution time of the recovery program, thereby reducing the probability of the

《王举韵音

program failing in meeting the execution time requirement. Later an analysis may reveal that the worst-case execution time of a final recovery program is far less than the tolerable limit. In such case, some weak (module) tests can be deleted to leave only strong tests in the recovery program, thereby increasing the robustness of the program even further. A penalty incurred by using an weak test is the increased probability of a faulty module being undetected (i.e., Therefore, in order to make use of weak tests without validated). much sacrificing the capability of correct recovery, an acceptance test needs to be provided at the end of a recovery program to ensure that the entire computer system has been correctly recovered. An alternate procedure which uses only strong tests must also be provided to recover the system if the result of the primary procedure is rejected by the acceptance test. Thus the use of weak and strong tests is to trade the increase of the worst-case recovery time for reduction of the average recovery time.

The transient faults are expected to be the predominant fault-type. The occurrence of a transient fault can be determined if the module that has been indicted passes a (strong) test. Nevertheless, the source of the transient fault is not always easy to locate. For instance, if the A-bus has been indicted but both the A-bus and its most recent user DMA1 (that loaded an address on the bus at the time of fault reporting) pass (strong) tests, then one may conclude that a transient fault has occurred. Both the A-bus and DMA1 will be suspected as the possible sources of the transient fault but the exact source cannot be identified. It is useful to maintain a transient fault count and to set a tolerable limit to the count for each module. When this limit is reached, the associated module can be treated as an unusable module and thus replaced by a standby module. The procedure of updating transient fault counts is not detailed in this paper.

30

The recovery consists of the following sequence of actions.

(1) validation of the CPU's capability of reading the hardware status words,

(2) validation and necessary reconfiguration of the CPU,

(3) validation and necessary reconfiguration of the A-bus and the D-bus,

(4) recovery of the system memory,

(5) recovery of peripheral units,

(6) recovery of the application memory,

(7) acceptance test of the new system configuration (i.e., result of the recovery) and normal processing restart.

The rest of this section briefly explains the above actions.

The first action taken by a recovery program is to check if the present CPU can correctly read the HSWs. Failure of this validation will result in reconfiguring the CPU (i.e., selecting a new pair of CPU modules as the A- and M- CPUs) and reinvoking a recovery program. If the validation is successful, then the recovery program will proceed to check the CPU (to be exact, the part of the CPU not used in reading the HSWs) because the CPU has the highest precedence among the units that need to be checked.

If the HSWs indicate the occurrence of a CPU reconfiguration, then the (current) CPU is thoroughly tested. Otherwise, a weak test procedure is used. In any case, if the CPU fails in validation, it must be reconfigured. (Recall the CCU command provided for this programmed reconfiguration.) Both weak and strong test procedures for the CPU are detailed in Appendix C. By the rule of fixed-order unit recovery, a CPU test procedure must not use any unit (including the A- /D- bus) having a lower operational precedence than the CPU. This means that a faulty condition of the CPU must be detected by the CCU (that has the higher operational precedence than the CPU).

Therefore, a CPU test procedure is generally designed to compute a function by using certain parts of a CPU module and then send a CCU command (through a part of the TMR-configured S-bus) if the computation result is in a certain expected range. The function must be chosen such that if the parts of a CPU module under test are faulty, the probability of the result being out of the expected range and thus no CCU command being sent out is very high. When the CCU receives a CCU command from only one of the two powered CPU modules, the CCU reconfigures the CPU. Since the M-CPU monitors the C-bus and the C-bus is TMR-configured, a thought was given at first to the possibility of using the C-bus in validating the CPU although the C-bus is placed above the CPU in Figure 3b. This could not be implemented because the FTSC instruction set did not include an instruction which changes the C-bus only (without affecting the A-/Dbus).

Use of a weak test procedure can be justified only if a strong test procedure requires a large execution time and the weak test procedure can detect a faulty module with much reduced execution time and yet with little reduced effectiveness of diagnosis. This was not the case in validating the A-bus and the D-bus. Therefore, only a strong test procedure was provided. In addition, the same test procedure can be applied to both the A-bus and the D-bus.

By the rule of fixed-order unit recovery, the validation of the A-/D- bus must be performed free of the interference by the units having lower operational precedences than the A-/D- bus. The FTSC was designed to ease the implementation of this procedure. If flag 1 is not set while the system is in the reconfiguration state, the MMU, SIU, and DMA modules do not attend to the buses. Thus detection of a faulty bus relies upon the bus code monitors contained in the CPU. (It was assumed that the M-CPU will report to the CCU the disagreement with the A-CPU only if the information on the bus is a

valid code.) The test procedure involves repeatedly placing a '0' and a '1' on each bit position of a bus.

Having established an working configuration of the CPU, the Abus, and the D-bus, the next step is to recover the system memory modules. Flag 1 is first set so that the MMU, DMA, and SIU modules may respond. Now whenever a word is loaded onto a bus, a peripheral module containing a 'crazy' bus code monitor can report to the CCU the detection of an invalid code on the bus even though the bus is correct and the word loaded is a valid code. It is also possible that a malfunctioning (powered) peripheral module may respond to an address which is not the one assigned to itself. Since the system memory recovery must be performed free of interference by the units having lower operational precedences than the system memory, all the peripheral units are powered off before search for the system memory modules begins. During the execution of a power-off command for a peripheral unit, another peripheral unit may interfere by generating a Cat IV fault since the command involves the use of the A-bus. Therefore, flag 3 must be set in advance to mask such fault reports. Note also that a module may "resist" to obey the power-off command; it can then be powered off only when the system enters an alexic state.

11

A system memory module is assigned a soft name 0 or 1. An operational system memory module contains a special bit pattern, called a <u>map flag</u>, in its last location (address: 4095). Therefore, even if the contents of soft name registers in system memory modules are lost due to PU failure or other faults, it is possible to identify a system memory module by checking the last location in non-volatile memory. In the FTSC, a memory location can be read only by a soft address. It may seem reasonable that if it is suspected that most memory modules are powered on (after setting flag 1), then a memory read can be commanded with soft name 0 (or 1) and location

address 4095 to see if the value read is a valid map flag. However, a malfunctioning memory module could have 0 as its soft name and thus more than one memory module may respond to soft name 0 (or 1). Therefore, it was decided to turn all the memory modules off and then power at most one of them on at any time during the search for system memory modules. (In the case where volatile memory modules are used together with backup batteries, the above strategy may be overly conservative and a different strategy may be desired.)

The search for system memory modules will result in one of three different situations: none found, only one found, and both system memory modules found. In the first (infrequent) case where no system memory modules have been found, a "cold restart" procedure is entered to establish the system memory by using the information stored in the backup memory. The cold restart involves finding two operational memory modules and one operational DMA module and then establishing the system memory (i.e., loading system software including the executive program from a backup memory into the two memory modules using the operational DMA module and initializing system maps in the modules). In the second case where only one system memory module has been found, the module is tested. If it passes the test, then another operational memory module (preferably a module designated as a spare in the system map contained in the just validated system memory module) is found and made the other system memory module. That is, the system map is copied into the newly assigned system memory module and some system software is loaded onto the module from the backup memory. If the first found system module fails the test, then the cold restart procedure is entered. In the third case when both system memory modules have been found, the two modules are tested and if any of them is found to be faulty, the procedures used in the previous two cases can be used again to recover the entire system memory.

With the properly recovered system map, operational an configuration of peripheral units can be established efficiently. The modules indicated to be faulty in the system map need not be (powered on and) accessed at all. On the other hand, each module indicated to be operational in the system map is powered on and tosted by a strong test procedure if the module is implicated by the HSWs, and by a weak test procedure, otherwise. A peripheral module is implicated when the present execution of the recovery program was caused by one of the following events: (1) the module had reported the detection of an invalid code on the A-/D- bus without being corroborated by other units, i.e., a Cat IV fault had occurred, (2) the address that the module had loaded on the bus for reading from or writing into a memory location was an invalid code, i.e., Cat IIIa fault had occurred (but since then the A-bus has been validated), and (3) the data that the module had loaded on the D-bus for writing into a memory location was an invalid code.

The last unit to be recovered is the application memory. Recovery of the application memory consists of two steps: one to identify all the operational memory modules and the other to recover the application information (i.e., the content of the application memory that had existed prior to the fault that caused the entry of Similar to the establishment of an the recovery program). operational configuration of peripheral units, only the (application memory) modules indicated to be operational in the system map are accessed. Again a module is tested by a strong test procedure if it is implicated by the HSWs, and by a weak test procedure, otherwise. A memory module is implicated when all of the following three conditions are met: (1) the HSWs indicate the occurrence of a Cat IIId fault (i.e., detection of an invalid code on the D-bus by more than one unit) as the cause of the present execution of the recovery program; (2) the HSWs indicate that a memory read operation was in execution when the fault occurred and the address used corresponds to

35

ALAN

the module; and (3) the D-bus has been validated. If the CPU was in control of both the A-bus and the D-bus when the fault occurred, then the address used is kept in a field of a hardware status word register. On the other hand, if a peripheral module was in control of the buses, then the address used is kept in a field of a status register of the module. Recall that at the beginning of the recovery of the system memory peripheral units are powered off and the contents of their status registers are lost. Therefore, before taking power off a peripheral module that keeps the most recently used address in its status register, the recovery program must copy the content of the status register into a register within the CPU. The procedure of recovering the application information (after identifying all the operational memory modules) is essentially that described in [D1,L1].

Once all the units up to the application memory have been recovered, an acceptance test designed to check the acceptability of the recovery program execution (i.e., to check if the system has been properly recovered) is executed. This is motivated by the following considerations. First, a certain unit that has already been recovered may become faulty during recovery of other units and remain undetected until the acceptance test is executed. This is a rather minor motivation because (1) the CPU and the buses are monitored at high frequency and thus only the peripheral units and the MMU can have non- negligible latent faults, and (2) even if there is a faulty unit on resumption of normal processing, the unit can be detected later and recovered by execution of the recovery program.

A more potentially serious factor that justifies the use of the acceptance test is the possibility of incorrect recovery of a certain faulty unit by an (imperfect) recovery procedure. If the unit is detected later during normal processing, the recovery program may again incorrectly recover the unit, thus leading to a disastrous loop. This rather pessimistic but pragmatic attitude is based on recognizing the difficulty of complete understanding (or perfect analysis) of the behavior of a faulty machine. It is realistic to assume that, given any single recovery procedure, situations could arise where the procedure is not effective. It is thus a pratical necessity to make provisions in the recovery program for attempting to circumvent the situation after a recovery procedure has failed some local design (i.e., for tolerating or covering up faults/inadequacies during execution). The aforementioned loop can be broken only if a different recovery procedure is tried. The acceptance test is obviously a means of recognizing the need for execution of an alternate recovery procedure.

It is desirable that alternate recovery procedures be logically simpler and also take more global (or drastic) recovery actions than the primary recovery procedure. An alternate that we adopted, takes the following actions: (1) it recovers the CPU and the buses by use of strong tests only, (2) it uses (only) the cold restart procedure to recover the system memory, and (3) it recovers the peripheral units and the application memory again by use of strong tests only. This alternate is substantially simpler in logic than the primary although it may require a larger execution time.

37

TAL GAT

The acceptance test plays an important role in increasing the robustness of the total recovery program. Two important requirements of an effective acceptance test are the simplicity and the logical independence from the primary or alternate recovery procedures. That is, the logic of an acceptance test must be simple so that the probability of having an incorrectly designed acceptance test may be minimized. In addition, it must be independent of the logic of the primary or alternate recovery procedures so that the probability of having similar errors in both the recovery procedures and the acceptance test may also be minimized. The acceptance test that we adopted, takes advantage of the following property: if the new system configuration is operational, then computation of a function that involves the use of any parts of the configuration in an arbitrary sequence must produce a correct result. It also seemed useful to take advantage of the following property: the difference between the old system configuration (i.e., the configuration prior to the execution of a recovery procedure) and the new system configuration (i.e., the configuration after the execution) must not be contradictory to the HSWs (specifically the information on the most recently reported fault). For instance, if the difference is only in the SIU configuration, then the acceptance test can check if the HSWs have implicated the (previous) SIU configuration or any unit that can be affected by a malfunctioning SIU. However, this approach was not adopted because of the difficulty of the complexity of the logic and the difficulty in saving information on an old system configuration.

If an incorrectly recovered unit is detected before the initiation of the acceptance test and followed by reinvocation of the recovery program, then a disastrous looping can still occur (because an alternate recovery program will not be executed). Since the CPU and the buses are automatically reconfigured on detection of their faults, an infinite loop due to incorrect recovery of one or both of

the two units is unlikely to occur (provided that the probability of the recovery program reconfiguring an operational unit 15 negligible). Therefore, the problem is reduced to maximizing the probability of detecting a loop due to incorrect recovery of the system memory, peripheral units, and/or application memory. Once the system memory is recovered, recovery indicators or histories of multiple consecutive executions of the recovery program can then be recorded as long as there is storage space within the system memory. Thus if the recovery program is reentered later but before resumption of normal processing, then the recovery program can learn by examining the indicators that the present execution is not the first execution since the interruption of most recent normal processing. (In a sense, flag 1 serves the function of a recovery indicator to a limited extent.) After some iterations the recovery program can revert to an alternate recovery procedure.

1943-194

#### 7. Specification of a recovery program in PASCAL

The procedure discussed in the preceding section was specified in PASCAL. Appendix B contains a complete listing of the PASCAL specification. The specification is in sufficient detail so that a final machine program can be obtained in a straightforward manner from it. Some low-level procedures were specified in plain words (enclosed by '<' and '>') because their PASCAL specification was not expected to be more readable while their functions are simple.

There are two types of variables declared in the PASCAL One set of variables called system variables specification. represent storage components in the FTSC, i.e., registers and memory words. The other set of variables are program variables that exist only during execution of a recovery program. Each module is abstracted into the set of registers and functional capabilities possesses. (including error detection) that the module The abstraction of each type of module is treated as a data type in the specification. Due to the restriction in PASCAL, descriptions of functional capabilities of each module were introduced as comments.

The procedures in the PASCAL specification are organized as follows. The main procedure carries out the sequence of functional unit recoveries as discussed in the preceding section. The main procedure calls other procedures which are divided into two classes; the procedures of testing modules form one class while the remaining procedures form the other class. Comments were inserted in various places in order to make the entire program self-explanatory. The objective of each procedure/function is explained either immediately after the procedure/function statement or where it is called (i.e., inside the body of a calling procedure).

# 8. Assembly language coding of the PASCAL specification

Assembly language coding of the PASCAL specification can be done in a straightforward manner. For example, let us consider the following statement extracted from the beginning portion of the main procedure.

for 1:=5 to 8 do

if hsw1.fault\_cat[i]=1 then begin pflag6; pflag7 end;

This statement is designed to test the CPU's capability of reading HSW1. This can be coded as follows.

	LDR,2	= 4	(set the iteration counter)
	LDR,1	X'F800'	(load reg1 with HSW1)
	LRS, 1	=-3	(shift left by 3 positions)
[396]:	LRS, 1	=-1	
	JPZ,1	400	(skip if the left-most bit is 0)
	STZ	X'F8OE'	(program flag 6)
	STZ	X'F807'	(program flag 7)
[400]:	JDN,2	396	(repeat if 4 iterations are not done)

The structure of the PASCAL specification should be preserved in assembly language coding to reduce the cost of debugging and maintenance.

The recovery block in the PASCAL specification does not require saving any register or memory word at the beginning or in the middle of execution of the recovery program. It was designed in that form to preserve the simplicity of the overall recovery program. Thus coding the recovery block in an assembly language should again be straightforward.

41

CALD AT

## 9. Summary

Design of an effective recovery program for a fault-tolerant computer such as the FTSC represents a special type of challenge in software engineering. The difficulty in this design is related to the unusual input to this program, i.e., a faulty machine whose behavior is difficult to analyze. In view of the vital role that the recovery program plays in fault-tolerant computing, it must be designed with simple (i.e., easy to understand) and systematic procedures of recovering the system. The rules of fixed-order unit recovery and conservative recovery discussed in section 4 meet these criteria. Recognizing the difficulty of complete understanding of the behavior of a faulty machine, it seems also realistic to provide an alternate recovery procedure that can be used when the primary is the acceptance test that can judge the not effective, and effectiveness of a recovery procedure at run-time. Measures of success in this direction largely depends upon the logical simplicity of the acceptance test and the logical independence among two recovery procedures and the acceptance test that are used.

In order to obtain a well-structured recovery program and also take advantage of available tools (applicable to high level language programs), the approach of first obtaining the high level language specification of a recovery program instead of directly constructing a machine/assembly language recovery program was adopted. PASCAL was ohosen as the specification language. The PASCAL specification is almost as precise as the machine program and yet almost as readable as a natural language specification. It can also be checked out to a certain extent by using a PASCAL compiler, provided that various actions of the FTSC are simulated by (PASCAL) procedures. Such a checkout is thus limited by the simulation cost.

42

111.14+

Although much care has been taken in this development to obtain an easily understandable recovery program and the checkout of the program with a PASCAL simulator-compiler might be of help in establishing confidence in the correctness of the PASCAL specification, it seems worthwhile and desirable to further enhance the confidence through supplementary means. The application of a program verification approach to this recovery program seems well justified, considering the relatively small program size and yet the important role of the recovery program. It does not appear that existing verification approaches can be directly applied to the recovery program, though. It seems that the existing approaches need to be modified or extended, partly due to the fact that the faults (which are inputs to the recovery program) are non-deterministic events. This remains as a future research subject.

#### References

[B1] Burchby, D., Kerr, L.W. and Sturm, W.A., "Specification of the Fault-Tolerant Spaceborne Computer (FTSC)", Proc. 1976 Int'l Symp. on Fault-Tolerant Computing, pp.129-133.

[D1] DeAngelis, D. and Lauro, J.A., "Software recovery in the Fault-Tolerant Spaceborne Computer", Proc. 1976 Int'l Symp. on Fault-Tolerant Computing, pp.143-147.

[F1] Fanelli, E.V. and Hecht, H., "The Fault-Tolerant Spaceborne, Computer", Proc. 2nd AIAA Digital Avionics Systems Conf., 1977, pp.73-80.

[H1] Hecht, H., "Fault-tolerant software for real-time applications", Computing Surveys, Dec. 1976, pp.391-407.

[H2] Hecht, H. and Stiffler, J.J., "Redundancy allocation in the Fault-Tolerant Spaceborne Computer", Proc. 1978 Int'l Symp. on Fault-Tolerant Computing, paper 6a.4.

[H3] Horning, J.J. et al, "A program structure for error detection and recovery", Lecture Notes in Comp. Sci., vol. 16, Springer-Verlag, 1974, pp.171-187.

[K1] Kim, K.H. and Ramamoorthy, C.V., "Recent developments in software fault tolerance through program redundancy", Proc. 10th Hawaii Int'l Conf. on System Sciences, Jan. 1977, pp.234-238.

44

Stor Ar

[K2] Kim, K.H. and Arshi, T., "A translator of PASCAL augmented with recovery block", Part II of this final report (U.S. Air Force - SAMSO contract F04701-77-C-0120).

.

-

[L1] Logicon, Inc. and Raytheon Co., 'Brassboard Fault Tolerant Spaceborne Computer (BFTSC): operating system maintenance manual' CDRL-A017, Nov. 1976.

[01] O'Brien, F.J., "Rollback Point Insertion Strategies", Proc. 1976 Int'l Symp. on Fault-Tolerant Computing, pp.138-142.

[R1] Randell, B., "System structure for software fault tolerance", IEEE Trans. on Software Engineering, June 1975, pp.220-232.

[S1] SAMSO YAD, 'Development specification for the Fault Tolerant Spaceborne Computer (FTSC)' preliminary version, 1977.

[S2] Stiffler, J.J., "Architectural design for near-100 \$ fault coverage", Proc. 1976 Int'l Symp. on Fault-Tolerant Computing, pp.134-137.

AL BAT

Appendix A: Syntax and semantics of a recovery block

A recovery block (RB) has the following syntactic structure:

ensure T by 01 else-by 02

-----

else-by On else-error

where T denotes the acceptance test, 01 the primary object block, and 0k (2\_<k\_<n) the alternate object blocks.

All the object blocks in an RB specify computations aimed at producing the same or approximately the same result. A process executes the acceptance test T on exit from an object block to confirm that the result of the object block execution is acceptable. If it is acceptable, the process exits from the RB. If it is not, the process enters the next alternate object block. Also, the process enters the next alternate object block if the underlying processor system detects an error (e.g., divide-by-zero) while the process is inside an object block.

Before an alternate object block is entered, the process state is restored to the state that existed just before entry to the primary object block. That is, the process rolls back to the recovery point (RP) established on entry to the RB. Each variable that was assigned a new value by the rejected execution is restored to its original value. The underlying processor system automatically performs this "assignment reversal". To enable this, the first

46

A A A A A

assignment to a non-local variable v during execution of an object block is preceded by the recording of the original value of v, denoted by PRIOR(v), in the recovery cache. Actually PRIOR(v) may also be used within the acceptance test of the RB. These (first) assignment records need to be kept until the RB is successfully exited. When an RB is exited, the RP established on entry to the RB may be discarded.

AUGA

const	faulty	=0;	
	working	=1;	
	yes	=1;	
	no	=0;	
	lastmodi	d =59;	(*no of modules*)
	dummy	=0;	
	cat1	=15;	
	cat2	=12;	
	cat3a	=8;	
	cat3b	=9;	
	cat4a	=3;	
	cat4b	=1;	
	cat4c	=2;	
	cat4d	=6;	
	cat4e	=7;	
	mmuid	=1;	
	siuid	=2;	
	dma 1id	=3;	
	dma2id	=4;	
	cpuid	≠5;	
	abusid	=6;	
	dbusid	=7;	
	ccuid	=8;	
	htid	=9;	
	cuid	=10;	
	tuid	=11;	
	puid	=12;	
	mmusize	=24;	
	bustestr	eptition = 8;	;
type	bit	=(0,1);	
	register	=array[031]	] of bit;
	word	=array[040]	)] of bit;
		=array[01]	
	reg3	=array[02]	of bit;
		=array[03]	of bit;
	(*monito:	r=procedure#	
(+		•)	
(#modu	le types	•)	
(*			
	cpumodul	e=(#module#)	
		record	
			: record
			flag:array[13] of bit;
			(*actual bit position: 02)
			alexicindicator:bit;
			fault_cat:array[58] of bit;
			statechange:bit;

48

144.0

```
simplexmode:bit;
                         busarbiter:array[12..13] of bit;
                         readstate:bit;
                         softaddr:bit:
                         mrar:array[16..31] of bit
                      end
               hsw2 : record
                         dbusspare:array[0..2] of bit;
                         abusspare:array[3..4] of bit;
                         acpuid:array[5..6] of bit;
                         mopuid:array[7..8] of bit;
                         pustate:array[9..12] of bit;
                         tustate:array[13..16] of bit;
                         rti:array[17..19] of bit;
                      end
              mcpumask: register;
              intrmask: register;
              gpreg: array[0..7] of register;
            end(#-record#);
            (*operations
              pflag0,pflag1,pflag2,pflag3,
              pflag4,pflag5,pflag6,pflag7:regular ;
              buscodmon: monitor; (*bus code monitor*)
                       : monitor;("watchdog timer")
              wdt
              ilopdet : monitor;(#illegal opcode detector#)
              ctrlcomp : monitor; (*control comparator*)
                       : monitor; ("address and data comparator")
              adcomp
            end-operations*)
          (#end-module#)
mmumodule=(*module*)
            record
```

```
: register;
status
oldriphigh: register;
oldriplow : register;
newriphigh: register;
newriplow : register;
soft1
          : reg4
soft2
          : reg4
syndrom
          : reg6
wrprotreg : reg4
          : array[0..4093] of word;
content
nexttolastword :word;
lastword : word
("contents of the memory words")
modtype :integer ;(#11-application memory module
                       00-system memory module 0
                       01-system memory module 1*)
sysmodcontent=
   record
      hardname:integer;
```

PAL NAT

```
softtable:array[0..14] of
```

```
record
                                  hardname:array[27..31] of bit;
                                  lost:bit;
                                02.4
                    ppmask= record
                               dmalmask:array[26..27] of bit;
                               dma2mask:array[28..29] of bit;
                               siumask :array[30..31] of bit;
                            end
                    hardtable:array[1..24] of
                                record
                                  activespare: bit;
                                  dupinfstart: array[0..14] of
                                                 integer;
                                  dupinfend
                                             : array[0..14] of
                                                 integer;
                                  softname:array[28..31] of bit;
                                  ripplerconfiguration:
                                       array[0..40] of bit;
                                  sparebit : boolean
                                end
                    applicationmmu: integer;
                    transcount:array[0..lastmodid] of integer;
                    constlost :array[0..14] of bit;
                    lostunit :set of integer;
                 end
            end( *-record*):
            (*operations
              datacodmon: monitor; (#data code monitor#)
              buscodmon : monitor; ("bus code monitor")
              analogmon : monitor; (#analog monitor#)
              syndmon : monitor; (*syndrom monitor*)
              softmon : monitor; (*softname monitor*)
              wrprotmon : monitor; (#write protect monitor#)
              addrslmon : monitor; (#address select monitor#)
            end-operations*)
          (*end-module*)
ccumodule=(*module*)
            record
```

```
faultreg:register;
abusspid: reg2;
dbusspid: reg3;
acpuid: reg2;
mcpuid: reg2;
flag1,flag2,flag3:bit ;
end(#-record#);
```

```
(*operations
    pflagcomp : monitor; (*program flag comparator*)
    wdt : monitor;
    faulthand : regular; (*fault handler*)
end-operations*)
```

(#end-module#)

dmamodule=(\*module\*)

record cost0 = record (#control/status register 0#) mrar:array[16..31] of bit; end cost1 : register; (#control/status register 1#) end(#-record#);

(\*operations buscodmon : monitor; (\*bus code monitor\*) eobdet : monitor; (\*end of block detector\*) wdt : monitor; (\*watchdog timer\*) ifm : monitor; (\*internal fault monitor\*) end-operations\*)

(#end-module#)

siumodule=(#module#)

record cost0 = record mrar:array[16..31] of bit; end cost1 :register; end(\*-record\*);

```
(*operations
  buscodmon : monitor;
  eobdet : monitor;
  wdt : monitor;
  seqdbusmon: monitor;(*sequential data bus monitor*)
  synchdet : regular;
end-operations*)
```

2. 14

(\*end-module\*)

pumodule =(#module#)

record
status1 : bit;
status2 : bit;
end(\*-record\*);

```
(*operations
    involmon : monitor; (*input voltage monitor*)
    outvolmon: monitor; (*output voltage monitor*)
end-operations*)
```

(#end-module#)

cumodule =(#module#)

```
record
  ccuclamp : bit;
  mmuclamp : bit;
  iohtclamp: bit;
end(*-record*);
```

(\*operations raddet : monitor; end-operation\*)

(#end-module#)

```
tumodule =(#module#)
```

```
record
status1 : bit;
status2 : bit;
end(*-record*);
```

```
(*operations
  voltmon : monitor;
  clkmon1 : monitor;
  clkmon2 : monitor;
  rtimon1 : monitor;
  rtimon2 : monitor;
end-operations*)
```

(#end-module#)

```
htmodule =(#module#)
```

record
 htstatus : bit;
end(\*-record\*);

```
(*operations
comparator:register;
end-operations*)
```

(#end-module#)

"你知道是"

```
var
(*system variables*)
             : array[0..3] of cpumodule;
       cpu
              : array[0..mmusize] of mmumodule;
       mmu
             : array[0..1] of dmamodule;
       dma1
                            of dmamodule:
       dma2 : array[0..1]
             : array[0..1]
                            of siumodule:
       siu
             : array[0..1]
                            of pumodule;
       pu
                            of tumodule;
              : array[0..1]
       tu
                               ccumodule;
       ccu
              :
                               cumodule;
       cu
              :
                               htmodule;
       ht
              :
(*program variables*)
                   : array[0..lastmodid] of bit;
       status
       indictedset : set of integer; (*softname*)
        reconfcount : integer;
       sysmodid: array[0..1] of integer;
       temptrans: array[0..lastmodid] of bit; (*register*)
       numfound: integer;
       sparemmm: integer;
       lastusedmmm: integer;
       i: integer;
        j: integer;
       k: integer;
(*----*)
(#utility procedures/functions#)
(*----*)
function faultcat:integer;
("this translates a 4-bit vector cpu[ccu.acpuid].hsw1.fault_cat
    into a decimal faultcat number#)
begin
   with cpu[ccu.acpuid].hsw1 do
   faultcat:=bintodeci(0,0,0,0,fault_cat[5],fault_cat[6],fault_cat[7],
              fault_cat[8])
end
function id(var unitid, moduleno: integer): integer;
begin
  case unitid of
      1:(*mmu*)
                   id:= 1+moduleno:
      2:(*siu*)
                  id:=25+moduleno:
      3:(#dma1#)
                  id:=27+moduleno;
      4:(*dma2*)
                   id:=29+moduleno:
      5:(*cpu*)
                  id:=32+moduleno;
      6:(*abus*)
                  id:=36+moduleno;
      7:(#dbus#)
                  id:=40+moduleno;
      8:(*ccu*)
                  id:=46+moduleno;
      9:(*ht*)
                  id:=49+moduleno;
     10:(*cu*)
                  id:=52+moduleno;
     11:(*tu*)
                  id:=55+moduleno;
```

```
53
```

1-447

A Bargaran

```
12:(*pu*)
                   id:=57+moduleno;
   end (*case*)
end
procedure settemptrans;
(*marks the occurrence of a transient fault in a temporary counter
   register*)
begin
   case faultcat of
      12 : begin (*cat2*)
                temptrans[id(cpuid,acpuid)]:=1;
                temptrans[id(cpuid,mcpuid)]:=1;
                temptrans[id(abusid,abusspid)]:=1;
                temptrans[id(dbusid,dbusspid)]:=1;
             end
      8
          : begin (*cat3a*)
                temptrans[id(cpuid,acpuid)]:=1;
                temptrans[id(cpuid,mcpuid)]:=1;
                temptrans[id(abusid,abusspid)]:=1;
             end
          : begin (#cat3b#)
      9
                temptrans[id(cpuid,acpuid)]:=1;
                temptrans[id(cpuid,mcpuid)]:=1;
                temptrans[id(dbusid,dbusspid)]:=1;
             end
   end (#case#)
end
function lastbususer:integer;
(*this converts cpu[ccu.acpuid].hsw1.busarbiter into a unitid*)
begin
   with cpu[ccu.acpuid] do
   lastbususer:=bintodeci(0,0,0,0,0,busarbiter[12],busarbiter[13])+2
end
function ppusoftname:integer;
(#identify the lastbususer#)
begin
   case lastbususer of
      0:ppusoftname:=19 (#cpu#);
      1:ppusoftname:=18 (#siu#);
      2:ppusoftname:=16 (#dma1#);
      3:ppusoftname:=17 (*dma2*);
  end (*case*)
end
function bintodeci(var bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7: bit):
                                                            integer;
(*this translates an 8-bit vector into an equivalent moduleno*)
begin
  bintodec1:=bit7+bit6#2+bit5#2'2+bit4#2'3+bit3#2'4+bit2#2'5+bit1#2'6
                +bit0#2'7
```

PAL AT

```
function suspected:integer;
(*converts the right most 16-bit of hsw1 into a decimal integer*)
begin
   with cpu[ccu.acpuid].hsw1 do
   suspected:=bintodeci(0,0,mrar[16],mrar[17],mrar[18],mrar[19]);
   if suspected=15 then
   case bintodeci(0,0,0,0,mrar[28],mrar[29],mrar[30],mrar[31]) of
      0:suspected:=16 (#dma1#);
      1:suspected:=16 (#dma1#);
      2:suspected:=17 (*dma2*);
      3:suspected:=17 (#dma2#);
      4:suspected:=18 (#siu#);
      5:suspected:=18 (#siu#);
  end (*case*)
end
function activeppmid(var unitid:integer):integer;
(*returns the id of the active module of a given PPU*)
begin
  with mmu[sysmodid[0]].sysmodcontent.ppmask do
  case unitid of
      3:begin
           if bintodeci(0,0,0,0,0,0,dma1mask[26],dma1mask[27])=1
              then activeppmid(dma1id):=0
           else activeppmid(dma1id):=1
        end
      4:begin
           if bintodeci(0,0,0,0,0,0,dma2mask[28],dma2mask[29])=1
              then activeppmid(dma2id):=0
           else activeppmid(dma2id):=1
        end
      2:begin
           if bintodeci(0,0,0,0,0,0,siumask[30],siumask[31])=1
              then activeppmid(siuid):=0
           else activeppmid(siuid):=1
        end
   end (*case*)
end
function mrusedmmm :integer;
begin
  case lastbususer of
      dma1id:begin
                with dma1[activeppmid(dmaid)].cost0 do
                mrusedmmm:=bintodeci(0,0,0,0,mrar[16],mrar[17],
                                              mrar[18],mrar[19])
             end
     dma2id:begin
                with dma2[activeppmid(dma2id)].cost0 do
                mrusedmmm:=bintodeci(0,0,0,0,mrar[16],mrar[17],
```

end

```
mrar[18],mrar[19])
             end
      siuid: begin
                with siu [activeppmid(siuid) ].cost0 do
                mrusedmmm:=bintodeci(0,0,0,0,mrar[16],mrar[17],
                                              mrar[18],mrar[19])
             end
   end (*case*)
end
function ismapflag(var hardmodname, numfound: integer): boolean;
var onecounter:integer;
begin
   with mmu[hardmodname] do
   begin
      onecounter:=0;
      soft1:=numfound;
      soft2:=numfound;
      for 1:=0 to 39 do
      if lastword[i]:= 1 then onecounter:=onecounter+1
   end
   if onecounter> 24 or onecounter=24 then
      ismapflag:=yes;
   else ismapflag:=no
end
procedure findsysmodid(var numfound:integer;sysmod[0..1]:array
                            of integer)
(* This procedure finds the mmu modules containing the system map.
"numfound" is an integer which represents the number of system
modules found. System[1] represents the hard name of the system
module found, where i is either 0 or 1 corresponding to the first
or the second system memory module found*)
(* instructions "power on", "power off", "ignore read", and
"ignore write" are assumed to be working correctly *)
var hardmodname:integer;
begin
  numfound:=0;
  hardmodname:=0;
  sysmod[0]:=0;
  sysmod[1]:=0;
  repeat
     hardmodname:=hardmodname+1;
     poweron(hardmodname);
                              (* turn on the power of the mmu
                            module with hard name "hardmodname"#)
     if ismapflag(mmu[hardmodname],numfound) then
         (* this will determine if the mmu module with hard name
         = "hardmodname", containes a system map. numfound is a
        dummy soft name that is temporarily stored into the soft
        name registers of the corresponding memory module*)
     begin
          sysmod[numfound]:=hardmodname;
         numfound:=numfound+1
```

```
56
```

- Art

```
end(#then#)
      else poweroff(mmuid, hardmodname);
   until hardmodname=24 or numfound=2;
end
procedure coldrestart;
var i:integer;
begin
   (*find two good mmu modules*)
   1:=-1; j:=0;
   repeat begin
     1:=1+1;
     poweron(mmuid.i);
     soft1[i]:=j; soft2[2]:=j;
     if mmu_hardval(j) then begin sysmod[j]:=i; j:=j+1 end
   until j=2 or i=mmusize;
   finddma; ("find one good dma module")
   loadsystmem; (#initialize the system memory using the information
                  in the backup memory*)
   findppu; ("find one operational module of each ppu")
   recordppu; ("record the mod ids of operational ppu modules into
                the system map*)
   findmmu; ("find all the operational mmu modules")
   recordmmu; (*record the mod ids of operational mmu modules into
                the system map*)
   loadapplmem; (*initialize the application memory using the
                  information in the backup memory#)
end
procedure makecopy(var softnam1, hardnam1, softnam2, hardnam2:integer);
begin
  hardnam2:=findspare;
   if hardnam2=0 then hardnam2:=findapplmemuod (*find an application
          memory module to be converted into a system memory module<sup>#</sup>)
   with mmu[hardnam2] do
   begin
      soft1:=softnam2; soft2:=softnam2
   end
   copydupinfo((*from*) softnam1, hardnam1, (*to*) softnam2, hardnam2);
end
procedure updatesysmap(var unitid, activeppmid(unitid));
begin
   for 1:=0 to 1 do
      with mmu[sysmodid[i]].sysmodcontent do
      begin
         case unitid of
         dma1id: j:=26;
         dma2id: j:=28;
         siuid : j:=30
         end(*case*);
         if status[unitid,(activeppmid(unitid)+1) mod 2]
            = working then
         begin
            if (activeppmid(unitid)+1) mod 2 = 0 then
```

1 4 4 1 A

```
begin
               ppmask(j+1):=1;
               ppmask(j):=0
            end(*-then*)
            else begin
               ppmask(j+1):=0;
               ppmask(j):=1
            end(*-else*)
         end(#-then#)
         else begin
               ppmask(j+1):=1
               ppmask(j):=1;
         end(#-else#)
      end
end(*-procedure*)
procedure copydupinfo(var softnam1,hardnam1,softnam2,hardnam2:integer);
(*copies duplicate information from one module to another*)
begin
  with mmu[sysmodid[0]].sysmodcontent do
   for i:=dupinfstart to dupinfend do
   begin
      read(mmu[hardnam1].content[i],cpu[ccu.acpuid].gpreg[1]);
      write(cpu[ccu.acpuid].gpreg[1],mmu[hardnam2].content[i])
   end
end
function mmmsoftname(var hardname:integer):integer;
(*find the main memory module softname with the given hardname*)
begin
  with mmu[sysmodid[0]].hardtable[hardname] do
  mmmsoftname:=bintodeci(0,0,0,0,softname[28],softname[29],
                   softname[30], softname[31])
end
function mmmhardname(var softname:integer):integer;
("find the main memory module hardname with the given softname")
begin
   with mmu[sysmodid[0]].sysmodcontent.softtable[softname] do
  mmmhardname:=bintodeci(0,0,0,hardname[27],hardname[28],
                    hardname[29], hardname[30], hardname[31])
end
procedure setcat4trans(var unitid,moduleno:integer);
begin
   case faultcat of
      cat3a: begin
                temptrans[id(abusid,abusspid)]:=1;
                temptrans[unitid]:=1
              end
      cat3b: begin
                temptrans[id(dbusid,dbusspid)]:=1;
                temptrans[unitid]:=1
             end
      cat4: temptrans[unitid]:=1
```

A A A A

Side 1

```
end(*-case*)
end(*-procedure*)
function arbitlocation:integer;
<returns a random integer within the interval 0 to 4095>
end
procedure pp_test(unitid:integer,hardval:bit):boolean;
begin
   poweron(unitid,activeppmid(unitid));
   case hardval of
   1: if pp_hardval(unitid) then
      begin
         setcat4trans(unitid);
         status[id(unitid,activeppmid(unitid))]:=working
      end
   0: if pp_weakval(unitid) then
      status[id(unitid,activeppmid(unitid))]:=working
   end(*case*)
   if status[id(unitid, activeppmid(unitid))]=faulty then
   begin
      poweroff(unitid,activeppmid(unitid));
      poweron(unitid,(activeppmid(unitid)+1) mod 2);
      if pp_hardval(unitid) then
      status[id(unitid,(activeppmid(unitid)+1) mod 2]:=working
      else begin
         poweroff(unitid,(activeppmid(unitid)+1) mod 2);
         with mmu[sysmodid[0]].sysmodcontent do
         lostunit:=lostunit+[unitid]
      end(*else*);
      updatesysmap(unitid);
      updateppmask(unitid)
   end
end
function findspare:integer;
begin
  with mmu[sysmodid[0]].sysmodcontent do
   begin
      1:=1;
      findspare:=0;
      repeat
         i=i+1;
         if hardtable[i].activespare=1 (#spare#) then
         begin
            poweron(mmuid,i);
            soft1[i]:=15; soft2[i]:=15;
            if mmu_hardval(15) then
            begin
               findspare:=i:
               hardtable[i].activespare:=0 (#active#)
            end
            else poweroff(mmuid,i)
         end
      until i>23 or findspare<>0
```

```
end
end
procedure updatetranscount(iounitid, iomodid);
("this procedure increments the transient faults as follows.")
begin
   for j:=1 to lastmodid do begin
      for i:=0 to 1 do
         with mmu[sysmodid[i]].sysmodcontent do
         transcount[i]:=transcount[i]+temptrans[j];
      if mmu[sysmodid[0]].sysmodcontent.transcount[i]>limittranscount
         then switch_module (*transcount[i] is reset, a spare module
                              is turned on and then tested#)
   end
end
procedure reconfsysmod(softnam1, softnam2:integer);
begin
   poweron(mmuid,sysmodid[softnam2]);
   if refreshable(softnam2,sysmodid[softnam2]) then
   begin
      refresh(softnam2,sysmodid[softnam2]);
      status[id(mmuid,sysmodid[softnam2])]:=working;
      copydupinfo(softnam1,sysmodid[softnam1],softnam2,
              sysmodid[softnam2])
   end(#then#)
   else begin
      makecopy(softnam1,sysmodid[softnam1],softnam2,sysmodid[softnam2]);
      status[id(mmuid,sysmodid[softnam2])]:=working;
      constlost[softnam2]:=yes
   end(*else*):
   record(softnam2.sysmodid[softnam2])
end
procedure refreconf(softnam1, softnam2:integer);
begin
   refresh(softnam1,sysmodid[softnam1]);
   status[id(mmuid,sysmodid[softnam1])]:=working;
   poweron(mmuid,sysmod[softnam2]);
   if refreshable(softnam2,sysmodid[softnam2]) then
  begin
     refresh(softnam2,sysmodid[softnam2]);
      status[id(mmuid,sysmodid[softnam2])]:=working
   end(*then*)
   else begin
     makecopy(softnam1,sysmodid[softnam1],softnam2,sysmodid
      constlost[softnam2]:=yes;
      status[id(mmuid, sysmodid[softnam2])]:=working
   end(#else#);
   record(0,sysmod[0]);
   record(1,sysmod[1])
end
```

一些社会合并

```
function acceptable:boolean;
begin
  <prepare an arbitrary nuamber x in gpreg- (general purpose register)</pre>
   1 and write x into an arbitrary location y of a randomly chosen
   module>;
   <load x in y into gpreg-2>;
   <square gpreg-2 and store the result into an arbitrary location
    p of a randomly chosen module q>;
   <load the content of p into gpreg-3>;
   <if gpreg-1 * gpreg-2 <> gpreg-3 then acceptable := yes
    else acceptable := no>;
end
( *-----* )
(*
   module test procedures
                            .
(*-----*)
(* 1. cpu test *)
function cpu_hardval:boolean;
  begin
     ("part common to both acpu & mcpu")
     gpreg[1]:=(gpreg[1]+gpreg[2])*gpreg[3] - (gpreg[1]*gpreg[3]
                        +gpreg[2]*gpreg[3]);
     if gprerg[1]=0 then begin pflag6; pflag7 end;
     (*mcpu comparator test*)
     for 1=24 to 31 do
     begin
        with cpu[ccu.acpu] do
        set(mcpumask[i]) (set bit position i of mcpu mask register*)
     end:
     <bus code monitor test>
  end
function cpu_weakval:boolean;
begin
  if gpreg[1]+gpreg[2]>0 then begin pflag6; pflag7 end;
  with cpu[ccu.acpu] do set(mcpumask[i])
end
(* 2. bus test *)
function bus_val:boolean; (* use the following three test patterns
                   to put one's and zero's on each wire of bus.
                   monitors in cpu will detect the bus fault.*)
begin
  with ccu do
  begin
     pflag6;
     for i:=1 to bustestreptition do
     begin
        storehard('0'("module's hardname to be stored to"),
                  '0000'("abus"),'00000000'("dbus"));
        if flag2=0 then
        begin bus_val:=no; go to 100 end
```

```
61
```

Ser.

See.

```
storehard('0', 'FFAB', 'FFABFFFF');
         if flag2=0 then
         begin bus_val:=no; go to 100 end
         storehard('0','F9F4','F9F4FFFF');
         if flag2=0 then
         begin bus_val:=no; go to 100 end
      end;
      bus_val:=yes
   end
   100:
end (*procedure*)
(* 3. memory module test *)
function mmu_weakval(var softname, hardname: integer);
var location:integer;
begin
   with mmu[hardname] do
   with cpu[ccu.acpuid] do
   begin
      storerippler(softname, hardname);
      location:=arbitlocation; (*random location between 0 and 4095*)
      read(content[location],gpreg[1]);
      write(gpreg[1],content[location]);
      read(content[location],gpreg[2]);
      if gpreg[1]=gpreg[2] then
         readwrite_val:=yes
      else readwrite_val:=no
   end
end
function mmu_hardval(var softname,hardname:integer):boolean;
begin
   storerippler(softname, hardname);
   if (readwrite_val(hardname) and
      datacodmon_val(hardname) and
      addrcodmon_val(hardname) and
      buscodmon_val(hardname) and
      syndmon_val(hardname) and
      softnamemon_val(hardname) and
      writeprotmon_val(hardname) and
      analogmon_val(hardname) and
      addrselmon_val(hardname)) then
      sysmod_val:=yes
   else sysmod_val:=no
end
(* 4. peripheral test *)
function pp_weakval(var ppid:integer):boolean;
begin
   (*send a dummy command through peripheral to the corresponding
                  .)
   control word.
   case ppid of
      2:(*siu *) store('F845'(*control word 1 in siu*),'command');
```

AND Areas

```
3:(#dma1#) store('F841','command');
     4:(#dma2#) store('F843','command');
  end;
  if endofblock(ppid) then
     pp_weakval:=yes
  else pp_weakval:=no
end
function pp_hardval(var ppid:integer):boolean;
        function commonpart_val(ppid:integer);
        begin
           if pp_weakval(ppid) and
              wdt(ppid) and
              ifm_val(ppid) (#internal fault monitor#) and
              buscodmon_val(ppid) then
              commonpart_val:=yes
           else commonpart_val:=no
        end
begin
  case ppid of
     2:if commonpart_val and seqbuscodmon_val then
          pp_hardval:=yes
       else pp_hardval:=no;
     3:pp_hardval:=commonpart_val;
     4:pp_hardval:=cpmmonpart_val
  end
end
(*_____*)
("functional and monitor test procedures within an mmu module")
(*-----*)
(#address decoder test procedure#)
function addrcodmon_val(var moduleid:integer):boolean;
begin
  pflag5; (#set flag 2#)
  ezpara;
    (*arm the enabl zero address parity hard address function which
    forces zero parity as the input address parity*)
  read(mmu[moduleid].arbtword,cpu[ccu.acpu].gpreg[2]);
    (*after the read action, if the address decoder is working
    properly, a fault interrupt would have been generated and ccu
    flag 2 reset. *)
  if ccu.flag2=0 then
     addrcodmon_val:=yes
  else begin
               (*reset flag 2*)
     pflag7
            ;
     addrcodmon_val:=no
  end;
  amreset(moduleid)
```

end

```
("write protect monitor test procedure")
function wrprotmon_val(var moduleid:integer):boolean;
begin
  pflag5 ;
   ldwp(moduleid,arbtword)
     (*establish a write protect region associated with the location of
     arbtword, using the load write-protect hard address function*)
   write(mmu[moduleid].arbtword,cpu[ccu.acpu].gpreg[1])
     (*if the region is protected, a fault interrupt would have been
     caused by the write action and ccu flag 2 reset*)
   if ccu.flag2=0 then
     wrprotmon_val:=yes
   else begin
                  (*reset flag 2*)
      pflag7 ;
      wrprotmon_val:=no
  end:
  amreset(moduleid)
end
(*soft name monitor validatin procedure*)
function softmon_val(var moduleid:integer)boolean;
begin
  pflag5 ;
  ldsftn(moduleid)
     (*establish different soft names in the two soft name registers
    with the set soft name hard address function *)
  read(mmu[moduleid].arbtword,cpu[ccu.acpu].gpreg[0]);
     (*if the soft name monitor works properly, a fault interrupt would
     have been generated by the read action and the ccu flag2 reset*)
  if ccu.flag2=0 then
      softmon_val:=yes
  else begin
     pflag7 ;
                 (*reset flag 2*)
      softmon_val:=no
  end:
  amreset(moduleid)
end
(*procedure for data decoder test*)
function datacodmon_val(var moduleid:integer):integer;
begin
  pflag5
  read(mmu[moduleid].arbtword,cpu[ccu.acpu].gpreg[2]);
  sbpdo(badword)
     ("use the store with bad parity data instruction to put the
    improperly coded information on the bus#)
  pflag5
  ebadpard(mmu[moduleid].arbtword)
     (* arm the mmu enable bad patity hard address function
    to permit the information to be stored#)
  read(mmu[moduleid].arbtword,cpu[ccu.acpu].gpreg[3])
    (*if data code monitor works properly, above read action
```

```
would have caused a fault interrupt and reset ccu flag 2*)
  if ccu.flag2=0 then
     datacodmon_val:=yes
  else begin
     pflag7 ;
                (*reset flag 2*)
     datacodmon_val:=no
  end:
  amreset(moduleid);
  write(mmu[moduleid].arbtword,cpu[ccu.cpu].gpreg[2])
    ("put the original word back to the same location")
end
(*----*)
(* begining of the main program *)
(*----*)
begin
  with ccu do
  with cpu[acpuid] do
  ensure acceptable (#acceptance test#)
  by
(*-----*)
(*primary recovery procedure*)
(*----*)
  begin
(*validation of cpu's capability of reading HSW1*)
     for i:=5 to 8 do
        if hsw1.fault_cat[i]=1 then begin pflag6; pflag7 end;
   ("if one of the cpu modules is faulty, then the ccu may receive
   a program flag from only one cpu module")
(finitialization: clear status, temptrans, & indictedmoduleset)
     for i:=0 to lastmodid do begin
                                status[1]:=faulty;
                                temptrans[1]:=0.
                              end
     skip3:=no;
     indictedset:=[];
     for 1:=0 to 14 do
     constlost[1]:=no;
("trust all TMR units and other automatically recovering units")
(*CPU test*)
     if faultcat=cat2 then
     begin
        if cpu_hardval then
        begin
           status[id(cpuid, acpuid)]:=working;
```

-

```
status[id(opuid,mopuid)]:=working;
            if hsw1.statechange = no then
            begin
               if bus_val then
               begin
                  status[id(abusid, abusspid)]:=working;
                  status[id(dbusid,dbusspid)]:=working;
                  skip3:=yes;
                  settemptrans
               end
            end
         end
      (*failure in cpu-hardval will result in a cpu reconfiguration
        and reentry of the recovery program")
      end
      else
        if cpu_weakval then
         begin
            status[id(cpuid,acpuid)]:=working;
            status[id(cpuid,mcpuid)]:=working
         end;
(*bus test*)
     if skip3=no then
         begin
            reconfcount:=0;
            while not bus_val do
            begin
               reconfcount:=reconfcount+1;
               if reconfcount>23 then
                  cycle_cpu ("this will cause a fault interrupt")
               else begin
                  pflag6;
                  cycle_abus;
                  cycle_dbus;
                  pflag7
               end
            end
            status[id(abusid.abusspid)]:=working;
            if (hsw1.statechange=no and faultcat=cat3a and
                reconfcount=0) then
            begin
               if lastbususer=cpuid then settemptrans
               else indictedset:=indictedset
                               +[ppusoftname(*lastbususer*)]
            end:
            status[id(dbusid,dbusspid)]:=working;
            if (hsw1.statechange=no and faultcat=cat3b and
               reconfcount=0) then
               case hsw1.readstate of
               1(#read#):indictedset=indictedset
                                      +[suspected(*hsw1.mrar*)];
               O(#write#):if lastbususer=cpuid then settemptrans
                          else indictedset:=indictedsat
                                         +[ppusoftname(#lastbususer#)]
```

A A A

```
end(#case#)
         end
("turn the peripheral units and mmu off")
      if (lastbususer=dmalid or lastbususer=dma2id or lastbususer=siuid)
         then lastusedmmm:=mrusedmmm;
      for i:=1 to mmusize do
         poweroff(mmuid,i);
      for i:=1 to 2 do
         begin
           poweroff(dma1id,i);
           poweroff(dma2id,i);
           poweroff(siuid,i)
          end:
(#cat4d test#)
      if faultcat=cat4d then
     begin
        if lastbususer=cpuid then
            indictedset:=indictedset+[suspected]
         else begin
            indictedset:=indictedset+[suspectd];
           indictedset:=indictedset+[mrusermmm]
         end
     end:
("find the system memory modules ")
      findsysmodid(numfound, sysmodid);
(*system map recovery*)
     case numfound of
      0:(#no system memory module found#)
         begin
            coldrestart;
            go to 1000 ("end of program")
         end;
      1:(#only one system memory module found#)
         begin
            poweron(mmuid,sysmodid[0]);
            if mmu_hardval(0,sysmodid[0]) then
               begin
                  status[id(mmuid,sysmodid[0])]:=working;
                  makecopy(0,sysmodid[0],1,sysmodid[1]);
                    (*using the memory module with soft name 0 and
                    hard name sysmodid[0] create the other system
                    memory module. assign the soft name of newly
                    made system memory module to 1 and assign the
                    hardname of the module to sysmodid[1]*)
                  record(1,sysmodid[1]);
                  constlost[1]:=yes;
                  status[id(mmuid,sysmodid[1])]:=working
               end
           else
```

```
67
```

2.433 3.4

```
if refreshable(0, sysmodid[0]) then
           (*is the module with soft name 0 and hard name
            sysmod[0] refreshable ??*)
         begin
            refresh(0.sysmodid[0]);
                    (*refresh the module with soft
                   name 0 and hard name sysmodid[0]*)
            status[id(mmuid.sysmod[0])]:=working;
            makecopy(0,sysmodid[0],1,sysmodid[1]);
            record(0,sysmodid[0]);
            record(1,sysmodid[1]);
            constlost[1]:=yes;
            status[id(mmuid,sysmodid[1])] :=working
         end
         else begin
            poweroff(mmuid,sysmodid[0])
            coldrestart;
            go to 1000 (#end of program#)
         and
   end;
2:(*both system memory modules are found*)
   begin
      poweron(mmuid,sysmodid[0]);
      if mmu_hardval(0,sysmodid[0]) then
         status[id(mmuid,sysmodid[0])]:=working
      else poweroff(mmuid.sysmodid[0]);
      poweron(mmuid,sysmodid[1]);
      if mmu_hardval(1,sysmodid[1]) then
         status[id(mmuid,sysmodid[1])]:=working
      else poweroff(mmuid,sysmodid[1]);
      case status[id(mmuid, sysmodid[0])] of
      working:
         case status[id(mmuid, sysmodid[1])] of
         working:;(*perfect*)
         faulty :begin
                    rerconfsysmod(0,1);
                    refresh(1,sysmodid[1]);
                    record(1,sysmodid[1]);
                    status[id(mmuid,sysmodid[1])]:=working
                 end
         end(*case*)
      faulty:
         case status[id(mmuid, sysmodid[1])] of
         working:reconfsysmod(1,0);
         faulty :
            begin
               poweron(mmuid,sysmodid[0]);
               if refreshable(0, sysmodid[0]) then
                  refreconf(0,1)
               else begin
                  poweroff(mmuid.sysmodid[0]);
                  poweron(mmuid,sysmodid[1]);
                  if refreshable(1,sysmodid[1]) then
                     refreconf(1,0)
                  else begin coldrestart; go to 1000 end
```

TTO A.

```
end
                  end
               end(*case*)
            end(*case*)
         end
      end(*case*);
(* store the proper soft names of system memory modules into the
corresponding soft name registers*)
      case mmmsoftname(sysmodid[0]) of
      0: begin
            mmu[sysmodid[0]].soft1=0;
            mmu[sysmodid[0]].soft2=0;
            mmu[sysmodid[1]].soft1=1;
            mmu[sysmodid[1]].soft2=1
         end;
      1: begin
            mmu[sysmodid[0]].soft1=1;
            mmu[sysmodid[0]].soft2=1;
            mmu[sysmodid[1]].soft1=0;
            mmu[sysmodid[1]].soft2=0
            i:=constlost[1]:
            constlost[1]:=constlost[0];
            constlost[0]:=i;
         end
      end(#case#);
(#dma1 test#)
      with mmu[sysmodid[0]].sysmodcontent.ppmask do
      begin
         if dmalmask[26]=0 and dmalmask[27]=0 then
              ("this cannot occur under norma' circumstances")
         begin coldrestart; go to 1000 end;
         if dma1mask[26] <> dma1mask[27] then
         begin
            if faultcat=cat4a or 16 in indictedset then
               pp_test(dma1id,(#hardval:=#)yes)
            else pp_test(dma1id,(*hardval:=*)no)
         end
      end;
(#dma2 test*)
     with mmu[sysmodid[0]].sysmodcontent.ppmask do
     begin
        if dma2mask[28]=0 and dma2mask[29]=0 then
        begin coldrestart; go to 1000 end
        if dma2mask[28] <> dma2mask[29] then
        begin
            if faultoat=cat4b or 17 in indictedset then
              pp_test(dma2id,(*hardval:=*)yes)
           else pp_test(dma2id,(*hardval:=*)no)
       end
    end;
```

1 AL GAT

```
(*siu test*)
      with mmu[sysmodid[0]].sysmodcontent.ppmask do
      begin
         if siumask[30]=0 and siumask[31]=0 then
            begin coldrestart; go to 1000 end;
         if siumask[30 <> siumask[31] then
         begin
            if faultcat=cat4c or 18 in indictedset then
               pp_test(siuid,(*hardval:=*)yes)
            else pp_test(siuid,(*hardval:=*)no)
         end
     end
(*recovery of the application memory modules*)
      for i:=2 to 14 do (*soft name*)
     begin
         j:=mmmhardname(i);
        poweron(mmuid,j);
        mmu[j].soft1:=i;
        mmu[j].soft2:=i;
        if i in indictedset then
        begin
            if mmu_hardval(i,j) then
            begin
               status[id(mmuid,j)]:=working;
               setcat4trans(mmuid,j)
            end
        end
        else
            if mmu_weakval(1,j) then
               status[id(mmuid, j)]:=working;
        if status[id(mmuid, j)]=faulty then
        begin
            if refreshable(1, j) then
            begin
               refreshamm(i,j,k); (#if there is no spare module which
                                 can be assigned to softname i, then
                                 k is set to 'no' on return#)
               if k=yes then
               begin
                  record(i,j);
                  status[id(mmuid, j)]:=working
               end
               else
                  for k:=0 to 1 do
                     mmu[sysmodid[k]].sysmodcontent.softtable(i).lost
                        :=1
            end
            else
               for k:=0 to 1 do
                  mmu[sysmodid[k]].sysmodcontent.softtable(i).lost:=1
        end
     end:
     recover_systmemconst; (*recover system memory constant info
```

ET AN

```
that has not been recovered*)
     recover_applmemlost;
                          ("recover application memory modules that
                           have not been recovered*)
("update transient fault count")
     updatetranscount;
  1000:
  end(*primary*)
  else-by
(*----*)
(#alternate recovery procedure#)
(*----*)
  begin
("validation of cpu's capability of reading hsw1")
     for i:=5 to 8 do
        if hsw1.fault_cat[i]=1 then pflag6; pflag7 end;
(#initialization#)
     for i:=0 to lastmodid do status[i]:=faulty;
     for i:=0 to 14 do constlost[i]:=no;
(*cpu test*)
     if cpu_hardval then
     begin
        status[id(cpuid,acpuid)]:=working;
        status[id(cpuid,mcpuid)]:=working
     end;
(*bus test*)
     reconfcount:=0;
     while not bus_val do
     begin
        reconfcount:=reconfcount+1;
        if reconfcount>23 then cycle_cpu
        else begin
           pflag6;
           cycle_abus;
           cycle_dbus;
           pflag7
        end(*else*)
     end:
     status[id(abusid,abusspid)]:=working;
     status[id(dbusid,dbusspid)]:=working;
("turn the peripheral units and mmu off")
     for i:=1 to mmusize do
        poweroff(mmuid,i);
     for i:=1 to 2 do
     begin
        poweroff(dma1id,i);
```

```
poweroff(dma2id,i);
poweroff(siuid,i)
end;
```

(\*recovery of peripheral units and mmu\*) coldrestart;

end(#alternate#)

else-error;

start\_normal\_processing

end(\*program\*)

and the second second second second second

Kitor-

- PALON

#### Appendix C: Module test procedures

Test procedures for several modules are detailed in this appendix.

C.1 CPU module test

Due to a large number of functional sections within a CPU module, a spectrum of tests can be designed according to the degree of coverage desired. To the least extent, a weak test of CPU should perform the following tasks:

(1) Test of the monitoring capability of the M-CPU: the bits from position 24 to position 31 in the M-CPU mask register are set to cause miscomparison of control signal lines.

(2) Exercise of the ALU and registers (by executing a routine): The result of this routine should cause some predetermined program flags to be generated and sent to the CCU for the comparison purpose.

(3) Bus code monitor test: pp.3-145 of [S1] (an improperly coded information is established on the bus using the "store with bad parity data/address" instruction; a fault interrupt should be generated if the bus code monitor detects the invalid code).

A strong CPU test can perform more extensive exercises of various functional sections including the address/data comparator, the control comparator, etc.

C.2 peripheral module test

73

STADA A

Since the functions of the DMA units and the SIU are similar, i.e. to serve as the focal point of communication between the computer and the surrounding environment, only the DMA module tests will be presented. A weak test of a DMA module can be done simply by sending a dummy command (using control word 1) to the DMA module and then observing if this command is properly received by the module. A strong test can perform the following:

(1) Weak test.

(2) Watch dog timer test:

(2.1) primary: pp.3-148 of [S1].

(2.2) alternate 1: the CPU sends a reconfiguration ROM address to the DMA and command the DMA to request data transfer from this address. No memory module will respond.

(2.3) alternate 2: arm one memory module with ignore write and cause the DMA to send data to this memory module.

(3) Bus code monitor test: pp.3-145 of [S1].

C.3 MMU module test

Each memory module must be at least checked for its capability to read and write and the correctness of its rippler registers. Thus a weak test should perform:

(1) Test of the memory read/write capability: a word is read from an arbitrary location in the memory into a CPU register and then written back into the same location.

(2) Verification of the rippler register content against the information stored in the system map.

A strong memory test can perform the following:

(1) Weak test.

(2) Write protect monitor test:

(2.1) primary: pp.3-146 of [S1].

(2.2) alternate: for each of the four protected regions attempt to read a word and then write back to the same location. If any of the blocks is protected, a write protect violation would have been generated. If not, set write protect for each of the four blocks in sequence and then do read and write operations for each block to cause an interrupt.

(3) Soft name monitor test:

(3.1) primary: pp.3-146 of [S1].

(3.2) alternate: use memory monitor test functions CSSU, ZCON, and ZCOFF to validate this monitor.

(4) Syndrome monitor test:

(4.1) primary: pp.3-146 of [S1].

(4.2) alternate:

a) reconfigure bit lines and store two calculated words in any locations.

b) go back to the original bit line configuration and read the first word. This should generate a fault and cause syndrome monitor register to be filled.

c) enter refresh mode and read the second word.

d) the second word will generate another syndrome different from the first one.

e) syndrome fault will then be indicated.

Note: these two words should be so prepared that each will cause one bit error in different positions when the original bit line configuration is used.

(5) Bus code monitor test: pp.3-145 of [S1].

(6) Analog monitor test: pp.3-146 if [S1].

(7) Data decoder test: pp.3-145 of [S1].

(8) Address decoder test: pp.3-146 of [S1].

Part II

-----

# A TRANSLATOR OF

PASCAL AUGMENTED WITH RECOVERY BLOCK

by

# K. H. Kim and T. Arshi

- Carlon - Carlon

Abstract: Recovery block is a language construct designed to support structured incorporation of program redundancy. In order to facilitate a study on the use of design/program redundancy, often called fault-tolerant programming, a software that translates a program written in PASCAL augmented with the recovery block into an equivalent program in ordinary PASCAL, was developed. The translator itself is written in PASCAL. The translation strategy and the organization of the translator are explained. The complete listing of the translator is given together with some test-run outputs.

#### 1. Introduction

<u>Recovery block</u> is a language construct devised to support redundant design, also called <u>fault-tolerant programming</u>, an approach to obtaining a software tolerant of residual design errors/ inadequacies [H1]. In order to experiment with redundant design, the recovery block was introduced into PASCAL and the result is called a <u>fault-tolerant (FT-) PASCAL</u> in this paper. It was then necessary to develop a translator of FT-PASCAL so that the programs written with recovery blocks could be executed.

There are two approaches to translation of FT-PASCAL programs. One is to translate the programs directly into machine programs, and the other is to first translate the programs into ordinary PASCAL programs and then translate the PASCAL programs into machine programs by using already available PASCAL compilers. The former approach has an advantage of producing more efficient machine programs. On the other hand, the latter approach has an advantage of being easily transportable. That is, once a preprocessor which translates FT-PASCAL programs into ordinary PASCAL programs and is a PASCAL program itself, is developed, then the preprocessor can be transported to any installation equipped with a PASCAL compiler and can support fault-tolerant programming.

In this paper a FT-PASCAL preprocessor is described. The proprocessor is written in PASCAL and has been operational since May, 1978. In the next section, several FT-PASCAL programs are shown together with functionally equivalent (ordinary) PASCAL programs. The organization of the preprocessor is described in section 3 and some possible extensions are mentioned in section 4. The complete listing of the preprocessor is given in Appendix A and some test-run results are given in Appendix B.

#### 2. Translation of FT-PASCAL into PASCAL

A PASCAL procedure is recursively defined as a sequence of constant declarations, variable declarations, (nested) procedures/functions, and the body which may be a simple or compound statement. All the components except the body may be empty. An entire PASCAL program can be viewed as a (main) procedure. The FT-PASCAL allows recovery blocks to be included in the procedure bodies. The control flow implied by a recovery block can be explicitly expressed in PASCAL by using conditional statements. For example, see Figure 1.

Basically a recovery block is equivalent to the following PASCAL construct.

<save: save variables that may be modified inside the recovery block> <primary object block 0.1> if <acceptance test> then (\*exit\*) goto 100; <restore: restore the variables that could have been modified inside the recovery block> <alternate object block 0.2> if <acceptance test> then (\*exit\*) goto 100; <restore> <0.3> -----if <acceptance test> then (\*exit\*) goto 100; <print-error: print error message> 100:<purge: purge the saved variable values>

else-error

Figure 1a. An FT-PASCAL program

< Saving of Non-local Variables To Be Changed >

X := SQRTA(X) :

if  $|X^2 - XS| < \epsilon$  then goto CONTINUE :

< Restoration of Changed Non-local Variables >

X := SQRTB(X);

if  $|X^2 - XS| < \epsilon$  then goto CONTINUE ;

< Send Error. Message >

CONTINUE : < Purge Saved Variable Values >

Figure 1b. An ordinary PASCAL program equivalent to the program in 1a.

- EAL ART

The first component in the above PASCAL construct is responsible for saving the variables that may be changed inside the recovery block. Since the exact set of variables that are modified varies from execution to execution, the preprocessor must save all the variables that appear as destinations of assignment statements or actual parameters of procedure/function calls. A simple approach adopted is to declare a new variable, called a backup variable, for each of those variables (which may be called main variables to distinguish from backup variables), and then to save the content of each main variable into its backup variable. Each variable and its backup variable must be of the same type.

Since variables cannot be declared within a procedure body, the above constructs need to be implemented as a procedure. If the acceptance test fails, then the main variables are restored to their original values kept in their backup variables. Note that the specifications of acceptance test and restore operation appear repetitively in the above description; it is thus useful to implement those operations as two nested procedures that are repetitively called. The purge operation in the above description is equivalent to discarding the backup variables. If the above construct is implemented into a procedure, the purge is automatic on exit from the procedure. Therefore, a recovery block can be translated into the following PASCAL procedure, called a <u>fault-tolerant (FT-) procedure</u>, and a calling statement.

procedure FT;

var <backup-variable declarations>

procedure SAVE;

<save the contents of main variables into backup
variables>

procedure RESTORE;

<restore main variables by using the contents of

backup variables> function ACCEPTABLE; <acceptance test> begin SAVE; <0.1>; if ACCEPTABLE then goto 100;

RESTORE;

<0.2>;

if ACCEPTABLE then goto 100

-----

-----

if ACCEPTABLE then goto 100

<print error message>

100:end

and the second second

## 3. Organization of the preprocessor

The preprocessor goes through one "analysis" pass of the source program, n "translation" passes where n is the maximum level of nesting of recovery blocks, and a "merge" pass. In pass 1 the preprocessor prduces a compact representation of the information on program structure and vocabulary. The set of variables that may be changed inside each recovery block are also recognized during this pass. In pass 2 (i.e., first translation pass), the first-level recovery blocks (i.e., recovery blocks not nested within other recovery blocks) are translated into FT-procedures and stored together into a new file called text-increment-1 while procedure calls replace the recovery blocks in the source file. The second-level recovery blocks nested within the first-level recovery blocks are not translated at this time. The second-level recovery blocks (in file text-increment-1) are translated in pass 3 and newly generated FT-procedures are stored into a new file text-increment-2. Thus each translation pass processes only the outer-most recovery blocks contained in the text-increment file produced through the preceding pass. After all the recovery blocks are translated, the main source file and all the text-increment files containing FT-procedures are merged. This unoptimized simplistic approach is motivated by the simplicity in logic and the prevention of the source text file from growing during translation.

The following words are reserved for use by the preprocessor and thus should not be used in source programs. (1) Any character string of which the first 8 characters are "RB/SA/RS/VT/BV/TP" followed by exactly 6 digits, where "/" denotes "or".

(2) FAULTFLAG.

#### 4. Extensions

The recovery block is not the only high level language construct that is useful in fault-tolerant programming. Horning et al [H1] proposed a <u>recoverable procedure</u> that allows the incorporation of a special procedure of restoring computation, i.e., a procedure different from undoing variable assignments. Some other possible extensions of the recovery block are also discussed in [K1]. The current preprocessor does not support any of these recovery block extensions.

As shown in the outputs of test-runs in Appendix B, the preprocessor attempts to indent the output (i.e., PASCAL programs) to a limited extent. Although the PASCAL programs generated may be read infrequently, incorporation of a more thorough indentation capability into the preprocessor seems to be a worthwhile extension.

## Reference

[H1] Horning, J.J. et al, "A program structure for error detection and recovery", Lecture Notes in Comp. Sci., vol. 16, Springer-Verlag, 1974, pp.171-187.

[K1] Kim, K.H. and Ramamoorthy, C.V., "Recent developments in software fault tolerance through program redundancy", Proc. 10th Hawaii Int'l Conf. on System Sciences, Jan. 1977, pp.234-238.

ALL BAT

1 ١., .... \* \* \* \* ... THE PURPOSE OF THIS PREPROCESSOR IS TO ACCEPT A PAGCAL PROGRAM AND TRANSLATE ALL ITS RECOVERY ELOCKS INTO PROCEDURES SUCH THAT THE OUTPUT OF PREPROCESSOR BE ACCEPTED BY CONVENTIONAL PASCAL COMPILER. GENERALLY IT WORKS AS FOLLOAS: . . Appendix A. FT-PASCAL PROGRAM INCLUTING ---> RLC.BLUCK Preprocessor COMPTLER PROCESSOR ---) :: THE PREPROCESSOR CONSISTS OF IND PASSES. PASS ONE SCANS THRU THE INPUT PROGRAM AND COLLECTS SOME INFORMATION INTO DIFFERENT TAHLES USED IN PASS TWO. IN FACT PASS\_1 BUILDS THE FOLLOWINGS: i. PROCEDURE/RECOVERY BLOCK TREE WHERE MAIN PROGRAM IS TREATED AS THE ROOT OF THE TREE. VARIABLE DECLARATION TREE. WHICH GNABLE PASS\_2 TO RECOGNIZE GLOBAL AND LOCAL VARIABLES. (+ 1. 2. ( . :• PASS 2 GOES THRU THE INPUT PROGRAM AGAIN, USING THE COLLECTED INFORMATION BY PASS 1. TRANSLATES FIRST LEVEL RECOVERY HLOCKS AND LEAVES THE SECOND.THIRC... LEVEL HEC.HLOCKS AS THEY ARL. PASS 2 IS CALLED AS LONG AS THERE ARE MORE RECOVERY BLOCKS TO BE TRANSLATED. (: (: :: .... SPECIAL NOTES NONE OF THE FOLLOWING NOTES ARE RESTRICTIONS TO THE USER. BY CHANGING A . CONST . CORRESPONDING TO EACH. FLEXIBILITY IS OBTAINED. IDENTIFIER LENGTH IS CONSIDERED TO BE 8. MORE THAN THAT WILL BE TRUNCATED.(CAN CHANGE THE . CONST .). LINE LENGTH IS CONSIDERED TO BE BC. FOR MORE LENGTH SHOULD CHANGE THE RELATED . CONST . IN PROGRAM. PROGRAM LENGTH HAS NO RESTRICTION AT ALL. ..... 1. 2. 3. :... +) CONST TEXT LENGTH=100; NO\_OF PROC=20; PTRS LENGTH=30; PTRS LENGTH=30; HASH-PTRS LENGTH=37; LINE-LENGTH=40; ID\_LENGTH=40; NO\_OF\_COMPESD; NO\_OF\_COMPESD; NO\_OF\_COMPESD; ND\_VAR TBL LENGTH=100; TYPE IDTYPE=PACKED ARRAY(1..TYPE\_LENGTH] OF CHAR; TEXT FILE=ELE OF CHAR; TEXT FILE=FILE OF CHAR; STRING45=PACKED ARRAY(1..45] OF CHAR; STRING45=PACKED ARRAY(1..10] OF CHAR; STRING45=PACKED ARRAY(1..20] OF CHAR; STRING45=PACKED ARRAY(1..20] OF CHAR; STRING5=PACKED ARRAY(1..20] OF CHAR; STRING2=PACKED ARRAY(1..20] OF CHAR; STRING2=PACKED ARRAY(1..20] OF CHAR; DEVIC SI FOR SPECTOR DUDING TO DO A POSTINTEGER: NAME IDENTIFIES ENDI VD\_INFO=RECORD VNAME: IDENTIFIER; TCODF: INTFOER; ITCODF: INTFOER; INDIC: INTEGER; VD\_NODE=RECORD PTR TO VOTAHLE: INTEGER; SIZE:INTEGER; PR NAME IDENTIFIER; FITHEP:INTEGER; FIRST GOM:INTEGER; YOUNGER\_MYOTHER:INTEGER HASHED\_PNAME =RECORD


86

	PTR TO PROC TREEINTEGER; SE 4 ADR: IN TEGER END;	
	CONPONENT=RECOPO LEVEL:INTEGER: NAME:IDENTIFIER; INDI:CHAH: IND2:CHAH:	
	ENDI NODE-INTEGER	
	PR RH NAME: IDENTIFIER; INDICATOR:SIKING2; PTR TO VONDOF: INTEGER; PTR TO OCLOUD: INTEGER; NO TLVAK USED:INTEGER; PTR TO NEVAR: INTEGER;	
	PTR TO NEVAR: INTEGER; FATHFRINTEGER; FIRST SUN: INTEGER; ENTRY TINTEGER;	
	LABLE: INTEGER ; MARK: CHAR ; YOUNGER_BROTHER: INTEGER END;	
	NL_VAR=RECORD INDICATOR:STRING2: PTR_TO_VOTAB:INFEGER END:	
	PROC_INFO=ACCORD INDICATOR:STRING2; NAME:IDENTIFIER END;	
AR	TEXTISFILE OF CHAR:	
	TEXT2:FILE OF CHAR; TEXT3.FLXT4.INTX4.INTX5:TEXT FILE; TEMP SIMT:ARRAYC1LINE LENGTHJ OF CHAR; LINKXGE:ARHAYC1LINE LENGTHJ OF CHAR; BUFEN:ANRAYC1LINE LENGTHJ OF CHAR; NEW TYPE:ARRAYC1LINE LENGTHJ OF CHAR; NO REW TYPE;POS NEW_TYPE:INTEGER; INDIC.ENK:INTEGER; TIPE:TI:DOTYPE;	
	TYP: IDENTIFIER:	
	TOKEN.PREV TOKEN:STRING20; PROC_NAME:TDENTIFIER; TXT_PTR , STMT_NO , LINE_NO:INTEGER; SYMBOLS , DELIMETERS:SET OF CHAR; PROC_RR TREE:AKNAYLINO_OF_PROCJ OF PROC_NODE; NEXT_PRJC_NODE:INTEGER; STAGK:ARRAYLINO_OF_PROCJ OF PROC_INFO;	
	NEXT PRUC NODE: INTEGER; STACK: ARRAYE 1NO_DF_PROC] OF PROC_INFO;	
	TOP OF STACK:INTEGER; HASH_TABLE:ARRAYLINO OF PROCI OF HASHEE PNAME; HASH_PTRS:ARRAYLINO OF PROCI OF HASHEE PNAME; HASH_TINGEY.HITINFEFPI:	
	HASH INDEX.HI:INTEGER: VAR_DCL_TREE:ARRAY[1NO OF PROC] OF VD_NODE: VAR_DCL_TABLE:ARRAY[1.VD_TRL_LENGTH] OF VD_INFO: STRUCTURE_TABLE:ARRAY[1.ND_OF_COMP1_GF_COMPONENT:	
	SIMPLE TABLE:ARRAY[1NO OF SIMPLE] OF IDENTIFIER; TYPSU,STT.STRT,ASFR:INTEGER; LAST_PROC:IDENTIFIEP; NEXT_VO_NODE .NEXT_VO_ROW:INTEGER;	
	NL VAR TABLE:ARPAYEINL VAR TBL LENGIH] GF NL VAR; NLVAR [IST:ARPAYEINL_VAR_TBL_LENGIH] OF INTEGER; NO_NLDC:INTEGER; NL_BUFER:ARPAYEINL_VAR_TBL_LENGTH] CF NL_VAR;	
	NEXT NL:INTEGER; WITH-STACK:ARAYC1NO_NESTED_WITH+12] OF INTEGER; WITH-SU,TW3:INTEGER; NEXT-NL_VAR:INTEGER;	
	CMTIDENTIFIER; PTRI.PTR2,PTR3,CODE,LEV:INTEGER; PRB,IDT:STRING2;	
	HASH_IABLC:ARRAY[L:.NU OF_PROL] OF HASHELPNARE; HASH_INDEX.HI:INTEGER; VAR_DCL_TREE:ARRAY[INO OF_PROC] OF VD_NODE; VAR_DCL_TREE:ARRAY[INO OF_PROC] OF VD_NODE; VAR_DCL_TABLE:ARRAY[INO OF_SIMPLE] OF IDENTIFIER; SIMPLE_TABLE:ARRAY[INO OF_SIMPLE] OF IDENTIFIER; TYPSW.STT.SIRT.ASFR:INTEGER; LASI_PROC:IDENTIFIER; NEXTVO NODE.NEXT VD_ROW:INTEGER; NL VAR_TABLE:ARRAY[INL_VAR_TBL_LENGIH] OF INTEGER; ND_NLDC:INTEGER; NL_NAR_TISTARAY[INL_VAR_TBL_LENGIH] OF INTEGER; ND_NLDC:INTEGER; NL_BUFER:ARRAY[INL_VAR_TBL_LENGIH] OF INTEGER; NL_BUFER:ARRAY[INL_VAR_TBL_LENGIH] OF INTEGER; NL_BUFER:ARRAY[INL_VAR_TBL_LENGIH] OF INTEGER; NLTH_SIATASI INTEGER; MITH_SIATASI INTEGER; MITH_SIATASI INTEGER; MEXTVD_VAR:INTEGER; PTRI.PTR2.PTR3,CODE.LEV:INTEGER; PRN.IDT:SIRING?; FATHEA NAMC:IDENTIFIER; PROC_CALL.FIRS; CALL, YORE_VAR,ASSIGVEO_VAR,READ_ASSIGN DOT;SEMI_CULON:BOOLEAN; ID:IDENTIFIER; SI:SIRING3;	ED:330LEAN;
	IDENTIFICA STISTAINGS FLISTRINGS ARISTRINGS RCISTRINGS CHICHARI UCLISTRINGS	
	KC.LASTNODE: INTEGER; STK:ARRAY(1) OF INTEGER; TS.LRR CODF:INTEGER; NELD MERGE.NECD MORE PASS: DODLEAN;	
	STK: ARRAYCI: SJ OF INTEGER; TS.LRR_CODF:INTEGER; NALD_MERGE.NECD_NORE_PASS: 900LEAN; UCL_TYF:,SENICOTON: +UOLEAN; LASTEL:SERRIR.LEF:INTEGER; COL.LIM.PVOT.GUTDLAU.SV:INTEGER; PVS.PRV.FRT:IDENTIFIER;	
ROCE	COLMAKER: INTEGER;	
::::	DURE GIVE TYPE(VAR TYP:IDENTIFIER: VAR POTR:INTEGER); TO GET THE TYPE OF A COMPONENT OF SOME () STRUCTURE VARIABLE THIS PROCEDURE MAY () HF CALLED GIVING IT A POINTER TO THE () STRUCTURE TANLE. IT MAY NOT HE USED FOR () SIMPLE VARIABLES TYPE. ()	
	R L.ILO: INFEGER; GIN ILO:=POTR;	

87

THIS PAGE IS BEST QUALITY PRACTICABLE

145 MA



242.44

- 二十

WRITELN(PROC\_RA\_TREETI].PR\_RA\_NAME.\* PROC\_RH\_TREFT[].INDICATOR. PROC\_RH\_TREFT[].PTR\_TO\_VINCDE:11. PROC\_RH\_TREFT[].PTR\_TO\_VINCDE:11. PROC\_RH\_TREFT[].AD RLVAR.USED:11. PROC\_RH\_TREFT[].AD RLVAR.14. PROC\_RH\_TREFT[].FATTHRIL. PROC\_RH\_TREFT[]. WRITELN(' \*\*\*\* VAR DCL TREE \*\*\*\*); WRITELN; WRITELN; WRITELN: FATHER',' FIRST SON',' BROTHER'); WRITELN: FATHER',' FIRST SON',' BROTHER'); WAR DCL TREE[].PTR TO VOTABLE, VAR DCL TREE[].PTR TO VOTABLE, VAR DCL TREE[].PTR TO VOTABLE, VAR DCL TREE[].PTR TA WAME, VAR DCL TREE[].PTR TSON:14, VAR DCL TREE[].FIRST SON:14, VAR DCL TABLE[].FIRST SON:14, VAR DCL TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:5, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:5, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:5, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE:5, VAR TABLE[].FICODE:4, VAR TABLE[].FICODE FOR 1:=1 TO STRT-1 DO WRITELN(STRUCTURE\_TABLE[]].LEVEL:3, ', STRUCTURE\_TABLE[]].NAME, ', STRUCTURE\_TABLE[]].NAME, ', STRUCTURE\_TABLE[]].NO2, ', STRUCTURE\_TABLE[]].NO2, ', WRITELN; WRITELN; WRITELN('..... NEW TYPE POSITION=',POS NEW TYPE:2);WRITELN; WRITELN('..... NEW TYPE DCL SIZE=',NO\_NEW\_TYPE:2); ENDI \*\*\*\*\*\*\*\*\*\* (... PROC\_DCL\_PROCESSOR i: GOES THRU INPUT PROGRAM TOKEN AFTER TOKEN . AND ON HITTING A PROCEDURE WILL DO THE FOLLOWING: FINDS ALL DECLARATIONS AND SAVES THEM
 GOES THRU THE PROCEDURE BODY AND FINDS ALL CHANGABLE NONLOCAL VARS AND STORES THEM IN NL\_VAR\_TABLE TO BE USED IN PASS 2.
 IN CASE OF NESIED PROCEDURES WILL CALL ITSELF RECURSIVELY AND DOES THE SAME THING AGAIN. IN GENERAL THIS PROCEDURE CONSISTS OF THE VAR DCL PROCESSOR HODY PRICESSOR REC ILDCK PROCESSOR WITH PROCESSOR O I H E R S (• .................. PROCEDURE PROC\_DCL\_PROCESSOR: PROCEDURE GET TOKEN: VAR I.J.P.N:INTEGER: PROCEDURE SAVE\_STMT: FORWAR PROCEDURE READ STMT: VAR (, J:INTEGER; HE GIN I:=1; IF NOT EOFCINPUT) THEN FORWARD: THIS PAGE IS BEST QUALITY PRACTICAS FROM COPY FURNISHED TO DDC HEGIN HILE NOT COLNCINPUTE DO

89

一种行为性

UNCLASSIFIED		METHODOLOGIES AND TOOLS FOR DEVELOPING ROBUST FTSC SOFTWARE.(U) AUG 78 K H KIM SAMSO-TR-78-142 NL											
	2 of 2 A0 64489										的議論		崩剿國加
												Man Man	影響
We wanter and the second		V W	Argent, Marine	- Martin				27 22	A set of the set of th			16. [2]	
								EF					
		$\frac{1}{1-1} = \frac{1}{1-1}$											
	Hit State			Ange Conservation Provide Conservation Pro									
		A										generation	END DATE FILMED 4 79, DDC

BEGIN HEAD(TEMP\_STATEIT); 1:=1+1; HEADLIER STATES FOR J:=I TO LINE\_ENDER OF A CONTRACT OF A CO END; END; END; END; END; IF (BLANK OR COMENT) THEN BEGIN INDIC:=1; SAVE\_STMT; READ\_STMT; READ\_ASSIGNED:=FALSE; PROC\_CALL:=FALSE; END; PROCEDURE SAVE STNT: VAR I.J:INTEGER; BEGIN IF INDIC=1 THEN BEGIN INDIC:=1; GOTO 70; END; IF INDIC=1 THEN BEGIN WRITELACTEXT1.TEMF.STMT); IF INDIC=1 THEN BEGIN WRITELACTEXT1.TEMF.STMT); END: I:=1: WHILE (TEMP\_STMTCI]=' ') DO I:=I+1; FOR J:=1 TO LINE\_LENGTH DO BEGIN LINKAGELJ]:=' '; BUFERCJ]:=' '; END; END: LINKAGEC3]:='I'; LINKAGEC6]:='A'; BEGIN END; IF (INDIC=2) AND (LNK=2) THEN BEGIN IF TEMP\_STMTLI]='B' THEN BEGIN BUFERCI]:='B'; BUFERCI+L]:='Y'; BUFERCI]:=''; TEMP\_STMTCI+1]:=''; FND ELSE BEGIN IN BUFERCIJ:='E'; SUFERCI+1J:='L'; BUFERCI+2J:='S'; BUFERCI+3J:='E'; BUFERCI+4J:=', BUFERCI+5J:='B'; BUFERCI+6J:='T'; FOR J:=I TO I+5 OC TEMP\_STATEJ:=' '; FOR J:=I TO I+S DC TEMP\_STMT[J]:=' '; WRITELW(TEXTI, BUFER); WRITELN(TEXTI, LINKAGE); WRITELN(TEXTI, TEMP\_STMT); LINE\_NO:=LINE\_NO+3T GOTO TO; END; END; FOR J:=I TO ID\_LENGTH DO HUFER[J]:=RH\_NAME[J]; HUFER[9]:=':'; WRITELN(TEXTI,LINKAGE); WRITELN(TEXTI,LINKAGE); WRITELN(TEXTI,TEMP\_STMT); LINE\_NO:=LINE\_NO+3T END; EN END FUNCTION INDEX( VAR CH:CHAR ):INTEGER; (\* LUOK FOR THE FIRST SYMBOL=CH IN TEMP STMT \*) (\* IF NOT FOUND RETURN ZERO, GTHENWISE RETURN \*) (\* THE POSITION: VAR I:INTEGER; HEGIM INDEX:=0: BEGIN INTEGER: INDEX:=0: FOR I:= TXT\_PTR TO LINE\_LENGTH DO BEGIN IF CH=TEMP\_STMTEIJ THEN HEGIN END: END: END: LND: FUNCTION REST\_BLANK (VAR TX: INTEGER) : BOOLEAN; 90

....

5

- CALLAR



```
ENDI
PROCEDURE FIND PROC NAME;

(* PREVIOUS TOKEN HAS BEEN *PROCEDURE*.FIND *)

(* THE NEXT TOKEN WHICH IS THE PHOCEDURE NAME*)

VAR I.J.:INTEGER;

BEGIN

WHILE (TEMP_STHTETXT_PTR]=* *) DO TXT_PTR:=TXT_PTP*1;

J:=1;

SEPERT
                                          J:=1:

REPEAT

PROC_NAME[J]:=TEMP_STMT[IXT_PTR];

J:=J*1:

UNTIL NOT(TEMP_STMT[TXT_PTR] IN SYMBOLSJOR(J>ID_LENGTH);

IF J<ID_LENGTH THEN

HEGIN

FOR I:=J TO ID_LENGTH DO PROC_NAME[I]:=* *;

END;
                       ENDI
PROCEDURE FIND ID:

(* FIND A TOKEN.TRUNCATE IDENTIFIERS WITH *)

(* MORE THAN ID LENGTH=8. COMMENIS AND *)

(* STRING ASSIGNMENTS WILL BE RELEASED HERE.)

VAR I.JINTEGER:

PROCEDURE PASS COMMENTS:

VAR I:INTEGER:

BEGIN I:=TXT PIR+1;

IF NOT REST_BLANK(I) THEN

REGIN
                                                                                  WHILE(TEMP STMT[1]=' ') DO I:=I+1;

IF ((TFMP STMT[1]='(') AN')

(TEMP STMT[1+1]='*')) THEN

BEGIN I:=I+1;

PEPEAT I:=I+1;

UNTIL ((TEMP STMT[I]='*') ANO

(TEMP STMT[I+1]=')));

(* SKIP OVER CUMMENT *)

TXT_PTR:=I+1;

END;
                                                                                   END:
                              END:
                    PROCEDURE PASS QUOTES;

VAR I, JINTEGER;

BEGIN 1:30;

IF TEMP STMTETXT PTR+1]=**** THEN 1:=TXT PTR+2;

ELSE IF TEMP STMTETXT_PTR+2]=**** THEN IT=TXT_PTR+2;

IF IND THEN

BEGIN

II:=I+1; J:=1;

WHILE( J MOD 2 #0* DO

BEGIN

IF TEMP_STMTEI]=**** THEN

BEGIN
                                                                                                     HEGIN J:=J+1; I:=I+1; ENO;
                                       END;

ELSE I:=I+1;

(+ SKIP STRING ASSIGNMENT +)

PASS_GUOTES;

END;

ELSE I:=I+1;

END;

ELSE I:=I+1;

END;

ELSE I:=I+1;

END;

ELSE I:=I+1;

ELSE I:=I+
                                          BEGIN
PASS_QUOTES:
PASS_COMMENTS:
IF REST_BLANK(TXT_PTR) THEN
                                          PASS LUMMERTARY TERPERING THEN

degin

SAVE_STMT: READ_STMT;

END;

PREV TOKEN:=TOKEN;

TOKEN:=*

I:=TXT PTR;

(* PASS DELIMETERS *)

WHILE(ICLINE_LENGTH)AND(NOT(TEMP_STMTCIJ IN SYM*OLS)))

IF I=LINE_LENGTH THEN

BEGIN

SAVE_STMT; READ_STMT;

I:=T;

HILE(NOT(TEMP_STMTCIJ IN SYMBOLS)) 00 1:=I+1;

END;

J:=1;

HILE(ICC=LINE_LENGTH)AND(TEMP_STMTCIJ IN SYMHOLS))00

HEGIN

FOKENCJJ:=TFMP_STMTCIJ;
                                            HEGIN

TOKENEJ J:=IFHP STHTEI ];

I:=I+L; J:=J+L;

END;

TXI PTR:=L;

FO? I:=I TO ID LENGTH CO IDCI ]:=TOKENEL];

IF(TOKEN=+TYPE= *) THEN CCL_TYPE:=FALCE;
                                                                                                                                                                                   THIS PAGE IS BEST QUALITY PRACTICABLE
                                                                                                                                 91
                                                                                                                                                                                FROM COPY FARMLSHED TO DDC
```

\* 42 1 4

A. Milera-

IF(TOKEN='ELSE\_ERROR ') THEN LATTELTERGOR := IF(CPREV\_TOKFN='ELSE\_ERPOR ') THEN LATTELTERGOR := (TOKEN ='NU ') AND (TOKEN ='NU ') AND (TOKEN ='PROCEDURE ') OR (TOKEN='PEGIN ') OR (TOKEN='READ ') OR (TOKEN='READ'') O IF TEMP\_STMTETXT\_PTRJ='.' THEN COT:=TPUE IF TEMP\_STMTETXT\_PTRJ=':' THEN SE'I\_COLON:=FRUE IF TEMP\_SIMTETXT\_PTRJ=':' THEN SE'I\_COLON:=FALGE; IF (READ\_ASSIGNED) AND (TEMP STPTETXT\_PTRJ=')') THEN READ\_ASSIGNED:=FALSE; ENDI PROCEDURE FIND TYPE: VAR 1.J.K.LTINIEGER; BEGIN IF (ID=\*END \*) AND (CODE=5) THEN GOTO 337; IF CODE=5 THEN CH:=\*:\* ELSE CH:=\*=\*: IF (I\*DEX(CH)=0) AND (MORE\_VAR) THEN BEGIN SAUF STMT: READ STMT: AEGIN SAVE\_SIMT; READ\_STMT; FIND\_ID; END; IF MORE\_VAR THEN BEGIN UF CODF=5 THEN CH:=':' ELSE CH:='='; 1:=INDEX(CH)+1; WHILE(TEMP\_STMTCI]='') DO I:=I+1; WHILE(TERP\_STRICT) L:=1 WHILE(NOT(TEMP\_STRICT) IN [';',')') )) DO BEGIN TIPECL):=TEMP\_STRICT); I:=1+1; L:=L+1; IF REST\_BLANK(I) THEN GOTO 85; END: IF REST\_BLANK(I) THEN GOTO DET END: 52: IF CODE=9 THEN TXT PTR:=I: IF TIPECIJ=\*(\* THEN BEGIN TIPECLJ:=\*)\*;L:=L+1;END; FOR K:=I TO TYPE LENGTH CO TIPECKJ:=\* \*; FOR K:=I TO ID\_LENGTH DO TYPCKJ:=TIPECKJ; FOR 1:=1 TO 3 DO BEGIN ST[1]:=TIPE[1]: FL[1]:=TIPE[1]: AT[1]:=TIPE[1]: RC[1]:=TIPE[1]: END: FL[4]:=TIPE[4]:AR[4]:=FL[4]:RC[6]:=FL[4]: AR[5]:=TIPE[5]:RC[5]:=AR[5]:RC[6]:=TIPE[6]: - riperiji k - riperiji k END; EN CASE CODE OF 1: BEGIN PROC NAME:='OUT MOST': PRB:='PR'; TOKEN:='PROCEDURE FIRST CALL:=FALSE: SAVE\_JTHT; READ\_STNT; END; 2: SAVF\_STNT; 3: FIND\_TO: 4: FIND\_PROC NAME; 5: BEGIN FIND TO: 4: FIND\_PROC NAME; 5: BEGIN FIND TO: 1F TXT\_PTR<CINE\_LENGTH THEN 1F TEMP\_STMT[TXT\_PTR]='(' THEN PROC\_CALL:=FALSE; 1F TEMP\_STMT[TXT\_PTR]='(' THEN PROC\_CALL:=TRUE; 8: HEGIN HEGIN P:=Txt PTR-1; WHILE(TP>1) AND((TEMP\_SIMICP] # 'J') OR (TEMP\_SIMICP] # 'J') OR (TEMP\_SIMICP] # 'C')) OO P:=P-1; IF READ ASSIGNED THEN IF (P=1) OR (TEMP\_SIMICP]:')) THEN ASSIGNED VAR:=IRUE ELSE ASSIGNED VAR:=FALSE; IF NOT READ\_A3SIGNED THEN BEGIN CH:=':'; IF INDEX(CH) # O TMEN ASSIGNED\_VAR:=FALSE; ELSE ASSIGNED\_VAR:=FALSE; ENO ENO END: FUNCTION HASH (VAR LU\_NAME: IDENTIFIER): INTEGER; FORJARD; 92

3

A A

PROCEDURE CREATE PROC\_NODE: VAR I.J. INTEGER: PROCEDURE FILL SON BROTHERS VAR J: INI GENI A PROCEDURE IS ADDED TO PROCENS THEE MODIET THE LINKS TO ITS HROTHER AND FATHER. BEGIN PROC NAME # OUT\_MOST . THEN IS PROC RR TREELNEXT PROC NODE J.FATHER; IF PROC RH TREELJ J.FIRST SON=0 THEN PROC RH TREELJ J.FIRST SON:=NEXT\_PROC\_NODE ELSE BEGIN JI=PROC RH\_TREE[J].FIRST SON; WHILE(PROC RH\_TREE[J].YODNER BROTHER#A) DO JI=PROC RB\_TREE[J].YOUNGER BROTHER; PROC RB\_TREE[J].YOUNGER\_BROOTHER:= NEXT\_PROC\_NCDE; END; END; ENDI (. MAIN BODY OF CREATE PROC NODE .) ITH PROC\_RB\_TREECNEXT\_PROC\_NODED DO BEGIN N • INSERT THE NODE INTO TREE •) PR R3 NAME:=PROC\_NAME: INDICATOR:=PRH: PTR TO VONODE:=NEXT\_VD\_NODE: NO RLVAR USED:=0; PTR TO NEVAR:=0; FIRST SON:=0; YOUNGER BROTHER:=0; MARK:=\*0; FIRST:=LINE NO+1; MARKIE-LINE NO+1; ENTRY:=LINE NO+1; IF PRB=\*38\* THEN BEGIN LABLE:=GOTOLAB; Gotolab:=Gotolab+10; END GOTOLAB:=GOTOLAB+10; ELSE LABLE:=0; IF PROC\_NAME='OUT\_MOST' THEN FATHER:=0 ELSE HEGIN (\* LINK THE NODE TO LIS FATHER \*) (\* LINK THE NODE TO LIS FATHER \*) FATHER NAME:=STACKCPREC(TOP\_OF\_STACK)].NAME; I:=HASH(FATHER\_NAME); J:=HASH PTRS[I]; HILE(FATHER\_NAME \* HASH\_TABLE[J].PR\_NAME) DO BEGIN BEGIN REPEAT I:=(I+1) MOD HASH\_PTRS\_LENGTH; UNTIL (HASH PIRSEI] # 0); J:=HASH\_PIRSEI]; END; FATHER:=HASH\_TABLECJ].PIR\_TO\_PROC\_TREE; ENDI END; FILL\_SON\_BROTHER; NEXT\_PROC\_NODE:=NEXT\_PROC\_NODE+1; END PROCEDURE POP STACK: (\* A PROCEDURE IS SCANNED, POP IT \*) BEGIN TOP\_OF\_STACK:=TOP\_OF\_STACK-1; ENDI PROCEDURE PUSH STACK: (\* A NEW PROCEDURE IS SEEN, PUSH IT \*) BEGIN STACKE TOP OF STACK].INDICATOR:=PR9; STACKE TOP-OF-STACK].NAME:=PROC\_NAME; TOP\_OF\_STACK:=TOP\_OF\_STACK+1; FND: ENDI PROCEDURE INSERT HASH\_TABLE: VAR J:INTEGERT BEGIN IIN J:=HASH(PROC\_NAME); WHILE(MASH\_PTRSEJ] # 0) DO J:=(J+1) MOD HASH\_PTRS\_LENGTH; HASH\_FTRSEJ]:=HASH\_TNDEX; HASH\_INDEX:=HASH\_INDEX+1; WITH\_HASH\_FABLEEJ] DO UEGIN 1 BEGIN PR NAME:=PROC NAME: PTR TJ PROC TREE:=PRED(NEXT PRCC NODE); PTR TJ PROC TREE:=PRED(NEXT PRCC NODE); IF PROC\_NAME:\*OUT\_MOST' THER SEG\_AUR:=0 ELSE SEG\_ADR:=STNT\_NO; END: LASTNODE:=PRED(NEXT\_PROC\_NODE); END; FUNCTION HASH: AN USING THE ORCINAL NUMBER OF SYMBOLS (\* AND TREATING THE STRING AL A NUMBER (\* HASH THE STRING. LIEL: INIEL: SUMIES: HELL: (ICEID\_LENGTH) DO HELGIN THIS PAGE IS BEST QUALITY PRACTICABLE

93

FROM COPY FURNISHED TO DDC

-41-64

the real

JI=ORD(ID_NAMECIT);	
IF JJG4 THEN J:=J-64 FLCF J:=J-321 SUM:=SUM+J+TEN; TEN:=TEN+10; I:=I+1; END;	
HÀSH: =SUN NOD HASH_PTRG_LENGTH: END; BROCEDURS VAN DEL BROCESSOR!	
PROCEDURE VAR DCL PROCESSORI PROCEDURE NEL TYPE_NAMEI VAR I: INIEGER: (* IN_CASE OF_NESTED_RECONDS+A3RAY+FILE *)	
(* SET **** A TYPE DECLARATION MUST BE (* GENERATED. THE TYPE NAME IS CONSIDERED*) (* TO BE TPODODOL FF000002	
BEGIN NO NEW TYPE:=NO NEW TYPE+L: 1:=ORUTTP_NAMECTD_LENGTH J);	
IF I=57 THEN BEGIN	
TP_NAMELID_LENGTH]:=*0*; TP_NAMELID_LENGTH-13:=CHR(SUCC(ORD(TP_NAMELID_LENGTH-13)); END_ END_ ELSE TP_NAMELID_LENGTH 3:=CHR(SUCC(CRD(TP_NAMELID_LENGTH3));	
END;	
BEGIN SIMPLE_TABLEESTT]:=ID; STT:=STT+1; END:	
PROCEDURE SIMPLE OR RECOPDIVAR II, JJ: INTEGER); (* IN CASE OF ARMAYE ***) OF ****IT MAY HE *)	
PROCEDURE SINPLE OR RECOPD(VAR II.JJ:INTEGER); (* IN CASE OF ARMAYC) OFII MAY HE *) (* ARRAYE]OF RECORD. OR ARRAYE]OF *) (* SIMPLE TYPE.OR ARRAYE]OF REC JHERE *) (* REC IS PREDECLARED AS STRUCTURE TYPE. *)	
te du 15 a chue fur recounteine the case	
(* JJ=1> ARRAY[ ]OF RECORD *) (* JJ=2> ARRAY[ ]OF REC *) (* JJ=3> ARRAY[ ]OF SIMPLE *) (* JI WOULD BE A POINTER TO REC IN THE *) (* STRUCTURE TABLE. *)	
(* STRUCTURS TABLE. *) VAR I.J.K:INTEGER; T:IDENTIFIER; BEGIN	
I:=TYPE LENGTH: WHILE(TTPELI] IN C' ',';']> CO I:=I-L; J:=I;	
ŬŇĪĹĖ (TIPECJ] IN SYMBOLS) DO Begin J:=J-l; IF J=0 then begin J:=1; g0to 11; end;	
END;	
ų;=ų+1;	
FOR K:=1 TO ID LENGTH DO FEK]:=' '; K:=1; while((J<=I) and (K<=ID length)) do begin t(K):=tipe[J]; K:=K+1; J:=J+1; End; if T="Record " Then begin JJ:=1; Goto 12; End; K:=K=Cord " Then begin JJ:=1; Goto 12; End;	
ŴĤĨĹĚ(K<=STRT-1) DO Begin	
BEGIN IF TESTRUCTURE TABLECK INAME THEN	
END	10
ELSE K:=K+1; END; JJ:=3; 12:;	
ENDI PROCEDURE HANDLE AR ST EL:	
VAR I.J:NTEGER: (* IF TYPE IS SIMPLE ARRAY, FILE, SET, OR *) (* () THEN GENERATE A NEW TYPE NAME *)	
ACTIVITY AND USE THAT. ()	
FOR IS=1 TO ID LENGTH DO BUFERCIIS=TP NAMECIIS	
HUFERFI + J+1 1:=+:T:	
WRITELN(TEXT: BUFER); FOR J:=1 TO TYPE LENGTH DO TIFE[J]:=* *; For J:=1 TO TOPE LENGTH DO TYPEJ]:=TP_NAME[J]; ENDI	
PRÖCEDURE GENERATE OCL STMT(VAR LC+MG:INTEGER); (* WHEN A TRECORD'TS COMPLETELY STORED *) (* IN STRUCTUYE TABLE.CELATE A NEW TYPE *) (* NAME AND DECEARE IT AGAIN * THEN SAVE *)	
(* EXAMPLE: *)	
C TPODONDIERECORD SAME COMPONENTS	
VAR I,J.K.L:INTEGER: LAST:BOOLFAN; HEGIN	
04	

.st

AND THE IS NOT OULLET FRACTIONED

94

Keder x

FOR I:=1 TO LINE LENGTH DO AUFERCI]:=\*\*; RC:=\*RECUPO': JTELO; GIVE TYPE(TYPEJ); FOR J:=1 TO ID\_LENGTH OO BUFERCIJ:=TYPEJ); HUFEKCJJ:=\*: FOR I:=J\*! TO J+A DO BUFERCIJ:=PCCI-J]; WRITELN(TE KT2.HUFER); LD:=LO+13 I:=STRUCTURE\_TABLETLOJ.LEVEL; WHILE (LO K= MG) DO HEGIN FOR J:=1 TO LINE LENGTH CO BUFERCJ]:=\*\*; (\* SKIP OVER THE INNYER ACCORDS \*) IF(STRUCTURE\_TABLETLOJ.LEVEL:]) HIE (IO \*= STRUCTURE TABLETLOJ.LEVEL:]); GIVE TYPE(TYPTJ); FOR TJ=1 TO ID\_LENGTH CO BUFERCJ+15]:=TO[J]; BUFERCJ+15]:=\*T'; FOR K:=1 TO ID\_LENGTH CO BUFERCJ+15]:=TO[J]; BUFERCJ+15]:=\*T'; FOR K:=1 TO ID\_LENGTH CO BUFERCJ+K\*15]:=TYPCK]; LAST:=TRUE LIE:O+11 (\* TAKE CARE OF JEMI COLON FOR THE \*) (\* RECORD TYPE; WHILE (LC:HG) DO BEGIN IF STRUCTURE TABLETLJ.LEVEL=I THEN LAST:=FRLS: L:=L+1; END; IF (NOT LAST) THEN BUFERCJ+K\*15]:=\*;\*; WRITELN(TEXT2.BUFER); END; LO:=LO+1; LNJ: LOJ=LO+1; END; FOR K:=1 TO LINE LENGTH DO BUFERCK]:=''; BUFERC10]:='E'; BUFERC11]:='N'; BUFERC12]:='O'; BUFERC13]:=';'; WRITELN(TEXT2,BUFER); ENDI PROCEDURE MANDLE RECORD(VAR ID:IDENTIFIER); VAR [I,JJ,I,J,I,J]INIEGER; UEGIN STKLTS]:=STRT; TS:=TS+1; IF LEV=1 THEN UEGIN CASE TYPSW OF 1: BEGIN (\* CALLED FROM TYPE PROCESSOR \*) WITH STRUCTURE TABLESTRT] DO UEGIN LEVEL:=LEV: NAME:=ID; IND1:=''; IND2:='S'; TCODE:=STT; END: NEW\_TYPE\_NAME; SAVE\_SIMPLE(TP\_NAME); END: 2: BEGIN CALLED FROM VAR\_DCL\_PROCESSOR +) IF IT HAS BEEN ARRAYC...] OF RECORD THEN REPLACE "RRECORD" ) WITH A NEW TYPE NAME AND USE THIS NAME FOR CREATING THE NEW ) DECLARATION. :: (+ DECLARATION EXAMPLE: ARRAYC...JOF RECORD IS CHANGED TO: ARRAYC...JOF TP000002 TP000002=RECORD INDI:---END; TI:=TIPE; GOTO 348; END; VFW TYPE NAMF; WITH STHDCTURE TAMLESTRTJ DO HLGIN LEVI:=LFV; NAME:=TP\_NAME; INDI:=- '; IND2:=' '; TCODE:=0; THIS PAGE IS BEST QUALITY PRACTICABLE TROM COPY FARMLSHED TO DOD 95

2450年

STRT:=STRT+1; LEV:=LEV+1; CODE:=5; GCT TOKEN; WHIL6( ID#\*END \*) DO HEGIN IF ((RC=\*PACKED\*) OR (ST=\*SET\*) OR (FL=\*FILE\*) OR (TYPCI]=\*(\*)) THEN BEGIN HEGIN LEVEL:=CEV; NAML:=ID; IND1:=\* \*; IND2:=\*S\*; ICODE:=STT; END; END: STRT:=STRT+1; HANDLE AR ST FL: SAVE\_SIMPLE(TYP); GOTO 3477 SAVE\_SIMPLE(ITF) END: IF AR='ARRAY' THEN BEGIN SIMPLE\_OR\_RECORD(II.JJ); CASF JJ OF I: REGIN (\* RESERVED \*) END: 2: BFGIN WITH STRUCTURE TABLECGTRIJ DO BEGIN LEVEL:=LEV; NAME:=I1; IND1:=' | INC2:=\*R\*; TCODE:=II; END; END; END; 3: BEGIN WITH STRUCTURE TABLECSTRTJ DO BEGIN LEVFL:=LEV; NAM::=13; INO1:=' '; INO2:='S'; TCODE:=STT; CODE:=STT; .) END; HANDLE\_AR\_ST\_FL; SAVE\_SIMPLE(TYP); END STRT:=STRT+1; GOTO 347; STRT:=STRT:=I END; IF RC='RECORD' THEN BEGIN HANDLE RECORD(ID); GOTO 347; END; SIMPLE OR RECORD(II.JJ); IF JJ=Z THEN BEGIN WITH STRUCTURE TADLEESTRT] DO WITH STRUCTURE TADLEESTRT] DO BEGIN LEVEL:=CEV; NAME:=ID; IND1:=\* \* FND: FND: IN01:=\* \*; END; WITH STRUCTURE TABLE[STRT] DO BEGIN LEVEL:=EEV; NAME:=ID; IND1:=\* \*; IND2:=\*S\*; TCODE:=STT; END: SAVE\_SIMPLE(TYP); 347: GET\_TOKEN; STRT:=STRT+1; ENDI LEV:=LEV-1; I:=STRT-1; J:=STKCTS-1]; TS:=TS-1; GENERATE\_OCL\_STMT(J,I); END PROCEDURE CREATE VD\_NODE: VAR I,J:INTEGER; PROCEDURE FILLUP\_SON\_BROTHER; VAR K:INTEGER; BEGIN IF PROC\_NAME # 'OUI\_MOST' THEN BEGIN\_UND DOL TREENENT VG NOD IN KIEVAR DOL TREETNEXT VC NODEJ.FATHER; IF VAR DOL TREEKJ.FTRST SON=0 THEN VAR DOL TREEKJ.FTRST\_SON:=NEXT\_VD\_NODE ELSE BEGIN TN K:=VAR DCL TREECK].FIRST SON: WHILE(VAR DCL IREECK].YOUNGER HROTHER; K:=VAR DCL IREECK].YOUNGER HROTHER; VAR\_DCL\_TREECK].YOUNGER HROTHER;= NEXT\_VD\_NODE; RALS PAGE IS BAST QUALITY PRACTICULAR ENDI END BEGIN WITH VAR\_OCL\_TREE[NEXT\_VD\_NGDE] DO BEGIN PIR TO VDIABLE:=NEXT\_VD\_ROW; SIZE:=T; PR\_NAMF:=PPOC\_NAME; FIRST\_SUN:=0; YOUN:FC H:MOTHER:=0; IF PROC\_NAME=\*OUI\_MOST\* THEN FATHER:=0 ELSE UEGIN FAIHER NAMF:=STACKETOP\_OF\_STACK-DJ.NAMF; I:=HASH PTSSLIT; WHILE(FATHER\_NAME # HASH\_TAOLF(JJ.PR\_NAME)00 UEGIN REPEAT I:=(I\*I) 400 HASH PTSSLENGTH; REPEAT I:=(I\*I) 400 HASH PTSSLENGTH; HASH\_FTRGELT # UT: REPEAT

96

- AF DA

1.52

J: #HASH\_PTRSEI]; END: JEHACH TANLELJJ.PTR TO PROC TREE: FATHER: PROC PS\_IKGELJJ.PTR\_TO\_VDWOODE; END; END; FILLUP SON BROTHER; NEXT\_VD\_NODE:=NEXT\_VD\_NODE+1; END; END: END; PROCEDURE FILLUP\_VD\_TABLE; VAR 1,11,JJ:INTEGER; PROCEDURE INSERT\_INTO\_VOTAB; UEGIN CASE ASFR OF 1: UEGIN WITH VAR DCL\_TARLEENEXT\_VD\_ROWJ\_DO REGIN\_VNAME:EID; INDIC:EASFR; TCODE:=STT; END; SAVE\_SIMPLE(TYP); END; E 2\*3: HEGIN

(\* SIMPLE STRUCTURE VAR, NOT \*)
(\* ARRAY OF RECORDS.
WITH VAR DCL TABLFINEXT VO ROW J CO REGIN VNAME:=ID; INDIC:=ASFR; ICODE:=STRT; END;

5: BEGIN VNAME:=ID; INDIC:=ASFR; ICODE:=II; END;
END;
END;
END;
END;
END;
END;
END;
END;
ARRAYT IN ARRAYE...JDF REC.REC PREDCL. +) WITH VAR DCL TABLELNEXT VD ROWD DO REGIN VNAMS:=ID; INDIC:=ASFR; TCODE:=II; TCODE:=STI; HANDLE\_AR ST FL; SAVE\_STMPCE(TP\_NAME); FND: END: END: END: NEXT VD ROW:=NEXT VD ROW+1: VAR DCL\_TREENEXT\_VD\_NODE-1].SIZE:= VAR\_DCL\_TREENEXT\_VD\_NODE-1].SIZE+1; END: MAIN BODY OF FILLUP\_VD\_TAS +) BEGIN CODE:=3: GET\_TOKEN; REPEAT IF (ST="SET") OR ( IF (ST='SET') OR (FL='FILE') OR (RC='PACKED') OR (IYP[1]='(') THEN BEGIN HANDLE\_INTO\_VLIAD, INSERT\_INTO\_VLIAD, END ELSE IF AR=\*ARRAY\* THEN BEGIN SIMPLE\_OR\_RECORD(II.JJ); CASE JJ OF 1: HEGIN ASFR:=3; INSERT\_INTO\_VDTAH; LEV:=1; TS:=1; HANDLE ACCORD(ID); VAR DCC TAHLELNEXT\_VD\_ROW-1].TTCODF:=3TT; TIPE:=TI; HANDLE\_AR ST\_FL; SAVE\_STMPCE(TP\_NAME); END; 2: BEGIN ASFR:=4; INSERT\_INTO\_VDTAB; END; HANDLE AR ST FL; ASFR:=1; INSERT\_INTO\_VLTAB; ASFR:=4; INSERT\_INTO\_VOTA 3: BEGIN ASFR:=1: HANDLE AR\_ST\_FL; INSERT\_INTO\_VUTAB; END; END: END: ELSE IF RC='RECORD' THEN BEGIN ASFH:=2; INSERT\_INTO\_VOTAB; LEV:=1; TS:=1; HANDLE\_RECORD(ID); HANDLE\_RECORD(ID); END ELSE BEGIN SIMPLE OR RECORD(II,JJ); IF JJ=2 TREN AEGIN ASFR:=S; INSERT\_INTO\_VOTAL; END END EVD; GET TOKIN; UNTIL NOT(MORE\_VAR); END; THIS PAGE IS BEST QUALITY PRACTICABLE PROCEDURE TYPE PROCESSOR; VAR [1,JJ:INTEGER; BEGIN FROM COPY FURNISHED TO DOC. 97

TYPSWITI: COOFIES: GEF\_TOKEN: TAT CODE:=91 GET TOKEN: IF ((AC=+PACKEU+) OR (TTPC1)=\*(\*)) THEN SAVE SIMPLF(IO) ELSE IF AR=\*AKRAY\* THEN BEGIN SIMPLE OR RECORD(II.JJ); CASF JJ OF I: HEGIN WITH STRUCTURE TABLECSTRTJ DO BEGIN LEVEL:=2T NAME:=IO: IND1:=\*A\*; INO2:=\*R\*; TCODE:=STRT+1; END; END: STRT:=STRT+1; NEW\_TYPE\_NAME; LEV:=1; TS:=1; HANOLE\_RECORD(TP\_NAME); END: END: 2: HEGIN WITH STRUCTURE TABLE[STRT] DO BEGIN LEVIL:=] NANE:=[D; INDL:=\*4\*; IND2:=\*R\*; TCODE:=[I; TCODE:= END; STRT:=STRT+1; 3: SAVE\_SIMPLE(ID) END; END ELSE IF RC='RECORD' THEN BEGIN LEV:=1; TS:=1; HANDLE RECORD(ID); END UNTIL (NOT MORE\_VEN; ELSE SAVE\_SIMPLE(ID); TYPSW:=2; END; (\* MAIN BODY OF VAR\_DCL\_PROCESSOR \*) BEGIN CREATE VD NODE; VAR\_DCL\_TABLECNEXT VD ROW].VNAME:=PROC\_NAME; VAR\_DCL\_TREEINEXT VD ROUE-1].SIZE:= VAR\_DCL\_TREEINEXT\_VD\_ROUE-1].SIZE:1; NSXT VD\_ROW:=NEXT\_VD\_ROW+1; MORE\_VAR:=TRUE; CODEI=3; GET TOKEN; WHILE ((MORE\_VAR) AND (ID #'TYPE\_'))OO GE IF ID='TYPE\_' AND (ID #'TYPE\_PRCCESSOR; WHILE (TOKEN=\*VAR') DO 1)100 GET\_TOKEN; BEGIN IF POS NEW TYPE=-1 THEN POS\_NEW\_TYPE:=STMT\_NO-1; MORE VAR:=TRUE; FILLDP\_VD\_TABLE; END; ENDI PROCEDURE NL\_VAR\_PROCESSOR(VAR NV:IDENTIFIER;VAR TV:STRING2); FORWARD; PROCEDURE LOOKUP PROC\_NAMES(VAR PROC\_NAME\_FOUND:BOOLEAN); VAR 1.JJK:INTEGER; (\* CHECK IF IDENTIFIER IS A PROCECURE \*) (\* NAME. IF SO.SAVE IT IN NL\_VAR\_TABLE \*) BEGIN (\* NAME. IF SU.SAVE 1: BEGIN PROC\_NAME\_FOUND:=FALSE; J:=HASH(ID); I:=J; K:=HASH\_PTRSLJJ; IF x=0 THEN GOTO 500; WHILE(ID # HASH\_TABLECKJ.PR\_NAME) CO BEGIN REPEAT J:=(J+1) MOD HASH\_PTRS\_LENGTH; UNTIL (HASH\_PTRSLJ] # OT; K:=HASH\_PTRSLJ]; IF I=J THEN GOTO 500; END; END; IF I=J THEN GOTO 500; END: PYDT:=HASH\_TARLECK].PTR TO FROC\_TREE; IDT:=\*PR\*:- NL VAR PROCESSOR(IC,ICT); CODE:=7; GET\_TOKEN; PROC\_NAME\_FCUND:=TRUE; SOO:; END; PROCEDURE CURRENT PROC(VAR L:INTEGER); VAR I.J.:INTEGER; (\* GIVE A POINTER TO PROC/RB TREE TO THE (\* CURRENT PROCEDURE WHERE IDENTIFIER IS (\* FOUND IN ITS BODY. -HEGIN IN PROC NAME:=STACK[TOP\_OF\_STACK-1].NAME; J=HASH(PROC\_NAME); II=HASH PTRS[J]; MILL (PROC\_NAMENHASH\_TABLEEI].PR\_NAME) DO SFGIN REPEAT J:=(J+1) MOC MASH PTHS\_LENGTH; UNTIL (4ASH PTRS[J] #0); II=HASH\_PTRS[J]; END: END: L:=HAGH\_TABLECIJ.PTR\_TO\_PROC\_TREE: END: PROCEDURE DCL AMEA (VAR L.LO.HI:INTEGER); VAR I.J:INTEGER;

:.

THE PACE IS BEET QUALITY FRACTICALLA

- ALE A

GIVE LOWER AND HIGHER POINTERS TO Declaration area of procedure Pointed to by L ::: (\* POINTED TO ATTEL J.PTR TO VONODE; J:=PHOC\_R:: TREECIJ.PTR TO VONODE; LO:=VAX\_DCC\_TREECJJ.PTR TO VITABLE; HI:=VAR\_DCL\_TREECJJ.SIZE+LO; PROCEDURE SEARCH VO THL( VAR L, PTVDTHL:INTEGER); VAR I.J.K:INTEGER; (\* SEARCH VAR DCL TABLE FOR IDENTIFIER \*) (\* TO SEE IF TO IS GLOBAL OR LUCAL. \*) BEGIN K:=I; REPEAT PEAT DCL AREA(L,J,I); HILE (J<I) DO BEGIN IF ID=VAR\_DCL\_TAHLE[J].VNAME THEN GOTO 697; J:=J+1; END; EN END: L:=PROC\_RB\_TREECL].FATHER; UNTIL (L=0); (\* IDENTIFIER IS NOT FOUND AT ALL. \*) PTVDTHL:=0; GOTO 698; G97: (\* IF PTVDTAH<0 ----> IDENTIFIER IS LOCAL \*) (\* IF PTVDTAHS0 ----> IDENTIFIER IS GLOBAL \*) (\* IF PTVDTABS0 ----> IDENTIFIER NOT FOUND \*) IF KEL THEN PTVDTBL:=-J ELSC PTVCTHL:=J; 598:; IF ALL THEN FIVOTOGENE & DELL SP8:: PROCEDURE SEARCH\_:OMPONENTS (VAR J:INTEGER; VAR FOUND:BOOLEAN); VAR M:INIEGEP: (\* SEARCH STRUCTURE TABLE TO SEE IF \*) (\* IDENTIFIER IS A COMPONENT OS SOME \*) (\* STRUCTURE VARIABLE. BEGIN IF J<0 THEN SEGIN J:=-J; J:=J+1; END ELSE J:=VAR DCL TABLE[J].EVEL; HILE (M<=STRUCTURE TABLE[J].LEVEL; WHILE (M<=STRUCTURE TABLE[J].LEVEL; DO BEGIN IF STRUCTURE TABLE[J].LEVEL=N THEN IF STRUCTURE TABLE[J].NAME:ID THEN REGIN FOUND:=TRUE; GOTO 854; END; J:=J+1; END; END: 854:: PROCEDURE STRUC VAR HANDLING: VAR L, PTVDTBE.I.J:INTEGER: FOUND: BOOLEAN; BEGIN JIN CURRENT PQOC(L); SEARCH VD TBL(L.PTVDTBL); (\* A STRUCTURE VARIANLE IS GLUBAL, SAVE IT \*) (\* IN THE WITH STACK. IF PTVOTHL>0 THEN BEGIN JITH\_STACKCTWS, 1]:=PTVDTBL; WITH\_STACKCTWS, 2]:=0; TWS:=TWS+1; FND: Ultr Statut is the state of the state o THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DOC 1. FUNCTION CHANGAHLE : HOOLFAN: (. A VARIABLE IS CHANGABLE IF: 1. 24 1. SUMETHING IS ASSIGNED TO IT 2. APPEARS IN A READ STATEMENT 3. APPEARS IN A CALL TO A PROCEDURE AS AN ARGUMENT. :: • HEGIN . CODE:=A: GET TOKEN; CHANGAULE:=(4551GNED\_VAR) OR (PROC\_CALL); 99

- PALARY

S. Saler

...

```
ENDI
PROCEDURE GLOBAL (VAR NONLOCAL: HOOLEAN; VAR JJ.II: IN FEGER);

(* CHECKS HAETHR A VARIALE IS GLOBAL OR NOT. *)

(* FIRST BY LOOKING AT COMPONENTS. HEN *)

(* VAR DCL TAHLE. THAT IS TO SAY. IF WITH *)

(* STATEMENT IS USED. THE PRIORITY IS WITH THE *)

(* COMPONENT STATE

VAR I.J.L.P: INTEGER:

FOUND: HOOLEAN;

HEGIN
     VAR IFOUND: BUDLELL

BEGIN

NONLOCAL: =FALSE;

IF TWS-1;

WHILE(I)=1)D0

BEGIN

J:=JITH STACK[I,1];

SEARCH COMPONENT(J,FOUND);

IF FOUND THEN

dEGIN

NONLOCAL:=TRUE; JJ:=-J;
                                  NONLOCAL:=TRUE; JJ:=-J; [[:=1; GOTO 132;
END;
:==[-1;
                         END:
132::
               I32::

END

ELSE BEGIN

(* NOT INSIDE OF WITH STATEMENT *)

CURRENT PROC(L);

SEARCH VO TBL(L.P);

IF P>U THEN

BEGIN

NONLOCAL:=TRUE; JJ:=P;

END;

D:
        ENDI
PROCEDURE CHNG_NL_VAR;
VAR II,JJ,ITINTEGER;
NONLOCAL:BOOLEAN;
BEGIN
(* SAVE ANY CHAN
(* IN NL_VAR TA
;* NL_VAK_PROCES)
                 Nonconfederation
(* Save any changable nonlocal variable *)
(* IN NL var table by calling the *)
if changable then
begin
global(nonlocal,jj,II);
IF nonlocal then
begin
IF jj>0 then
PROCEDURE NL VAR PROCESSOR;
(* SAVE THE NONLOCAL CHANGABLE VARIABLE.
                  .....
       REPEATITION IS TAKEN CARE OF ....
     FLAGINGOLEAN;

HEGIN

PROC_NAME:=STACKITOP_OF_STACK-1].NAME;

IF POLC_NAME:DUT_MOSTFTHEN_GOID_SSI;

M:=HASH_PIRSEM];

I:=HASH_PIRSEM];

WHILE (PROC_VAME # HASH_TABLECI].PR_NAME) DO

HEGIN

REFFAT #:=(M+L] MOD_HASH_PIRS_LENGTH;

UNITL__(HASH_PIRSEM] # OY;

I:=HASH_PIRSEM];

END;

M:=L;

100
```

1463

THE FACE IS BEET QUALITY PROCEEDING

I:=HACH TAHLCCMJ.PTR TO PROC TREE; IF PHOC HU TRCCCMJ.PTR TO PROC TREE; PROC RU TRIECMJ.PTR TO SUVAR:=NEXT\_NL\_VAR; IF TE=ED: THEN GOID 'S'; J:=PROC RH TRCLCMJ.NO NLVAR LSED; I:=PROC RH TRCLCMJ.NO NLVAR LSED; I:=PROC RH TRCLCMJ.NO NLVAR LSED; I:=PROC RH TRCLCMJ.PTR\_TO\_NLVAR; J:=J+I; HILE(IZJ) DO HCGIN IF I=1 THEN FLAG:=TRUE ELSE FLAG:=(NL VAR TAHLECI-1].INDICATOR#\*CD\*); IF (NL\_VAR TABLECIJ.PTR TO VJTAJ=PVOT) AND (NL\_VAR TABLECIJ.PTR TO VJTAJ=PVOT) AND FLAG THEN GOID 551 ELSE I:=I+I; END; ELSE I:=I+1; END: 549:; NL\_VAR\_TABLECNEXT\_NL\_VAR].INDICATCR:=TV; NL\_VAR\_TABLECNEXT\_NL\_VAR].FTR ID\_VGTAB:=PVOT; PHOC\_RT\_TREELM].NO\_NLVAR\_USEDT:= PROC\_RH\_TREELM].NC\_NLVAR\_USEDTL; NEXT\_NL\_VAR:=NEXT\_NL\_VARTI; 551:T END: PROCEDURE (\* NONL (\* PROC (\* NEST ENDI NL\_VAR := LO: END PROCEDURE WITH BLOCK PROCESSOR; FORWARD; PROCEDURE REC\_BLOCK\_PROCESSOR; FORWARD; :: BODY PROCESSOR BODY PROCESSOR GOES THRU THE BODY OF THE HITTED PROCEDURE. IT WILL LOOK FOR THOSE VARIABLES NONLOCAL TO THE PROCEDURE AND CHANGAHLE AS WELL. IF THERE ARE SLCH VARS THEY WILL SE SAVED IN NL VAR TABLE. IF THERE ARE SOME PROCEDURE CALLS IN THE PROCEDURE HODY, THEY HILL BE SAVED IN THE SAME TAHLE TOO. INDTHER WORDS, ANY CALLED PROCEDURE MAY CHANGE SOME OF THE ADNLOCAL VARIAHLES AS WELL. THIS PROCEDURE IS RECURSIVELY CALLED IN CASE OF NESTED BLOCKS. BY SEEING RECOVERY HLOCKS OR WITH STAEMENTS +CORRESPONDING PROCEDURES WILL BE CALLED. THESE PROCEDURES WAY CALL THE BODY PROCESSOR IF A NEW BLOCK HAS STARTED. CASE STAEMENTS ARE TREATED AS BLOCKS. :: PROCEDURE HODY PROCESSOR; VAR PROC. NAME FOUND: BOOLEAN; KW:INTEGER; BEGIN CODE:=3; GET TOKEN; WHILE (TOKEN #TEND BEGIN TF TOKEN= BEGIN 1 00 IN IF TOKEN='BEGIN BEGIN HODY\_PROCESSOR; GOTO JO1; END; END; IF TOKEN='ENSURE BEGIN BEGIN . THEN . THEN INDIC:=2: LNK:=1; NEC\_HLOCK\_PROCESSOR; PCP\_STACK; GOTO 301; END: IF FOKEN='WITH 'THEN BEGIN WITH BLOCK\_PROCESSOF; GOTO 301; END; IF FOKEN='CASE DEGIN HODY\_PROCESSOF; GOTO 301; END; IF DOT THEN 1 UE GIN 3 -WHEN DOT IS THE VALUE THUE. THEN STRUCTURE VARIABLE HAS THE FORM: XXX,XXXX,XX 101

They are a

- Alegar

WC:=0; WHILE BEGIN DOT DO DOT:=FALSE; STRUC VAR HANDLING; WC:=WC+1; CODE:=J; GET\_TOKEN; END: CHNG VL VAR: TWS:ITWS-UC: GOTO 300; INS:=TWS-JC; GOTO 307; END; CHNG\_NL\_VAR; IF NUT("CHANGABLE ) THEN LOOKUP\_PROC\_NAMES(PROC\_NAME\_FOUND); 300;; GET\_TOKEN: CODE:=3; 301:; END: CODE:=3: GET\_TOKEN: END: \*\*\*\* REC\_BLOCK\_PROCESSOR RECOVERY BLOCK IS CALLED WHENEVER AN 'ENSURE' STAEMENT HAS BEEN SEEN IN THE BODY OF A PPOCEDURE. ANY RECOVERY BLOCK WILL BE TREATED WILL RE CREATED AND ASSIGNED TO THAT.A NOUE IN PROCOME TREE WILL BE INSERTED WITH ALL INFORMATION ABOUT THE RECOVERY HLOCK. IN THE CASE OF NESIED RECOVERY HLOCKS, THE PROCESSOR IS CALLED RECURSIVELY. THE REST OF IT IS SIMILAR TO BODY PROCESSOR. :: PROCEDURE REC BLOCY PROCESSOR; VAR PHOC NAME FOUND: BOOLEAN; I,J:INTEGER; PROCEDURE CREATE RB NAME; (\* NEW NAMES FOR RECOVERY BLOCKS \*) (\* ARE CONSIDERED TO BE LIKE: \*) (\* RB000001,RH000002,RH000003,...\*). (\* THEY WILL BE CREATED WHENEVER \*) (\* A RECOVERY BLOCK IS SEEN....\*) VAR I:INTEGER; BEGIN HEGIN L:=ORD(RB\_NAMEL 10\_LENGTH )); IF 1=57 THEN BEGIN Rd\_NAME[ID\_LENGTH]:=+0+; RD\_NAME[ID\_LENGTH-1]:=CHR(SUCC(ORD(RB\_NAME[ID\_LENGTH-1]))); END\_\_\_\_\_ ELSE RE\_NAMELID\_LENGTH ]:= CHR(SUCC(ORD(RB\_NAMELID\_LENGTH ])); ALIN BODY OF REC\_BLOCK\_PROCESSOR .) CREATE QR NAME: IDT:='RB'; PVDT:=REXT PROC NODE; NL VAR PPOCESSOR(RB NAME,IDT); PRDC NAME:=RH NAME; PRB:='RB'; CREATE PROC NDDE; PUSH STACK; INSERT HASH\_TABLE; CODF:=J; GET TOKEN; WHILE (TOKEN # 'ELSE\_ERROR HEGIN BCOT\_PROCESSOR; GOTO 801; END; .) 00 . THEN BODY\_PROLECT END; IF TOKEN='ENSURE ' THEN HEGIN SC\_ULOCK\_PROCESSOR; PCP\_STACK; GOTO BOO; END; IF(TOKEN='BY ') OR (TOKEN='ELSE\_BY ') THEN BEGIN INDIC:=2; LNK:=2; GOTO BOO; END; INDIC:=2; LNK:=2; GOTO 800; END; IF TOKEN=\*WITH HEGIN WITH BLOCK\_PROCESSOR; GOTO 801; END; IF TOKEN=\*CASE HEGIN RODY PROCESSOR; GOTO 801; END; DOT THEN TE THIS PAGE IS BEST QUALITY PRACTICABLE BEGIN WC:=0; WHILE HEGIN (DOT) DO Dof:=FALSE; Struc var Handling; wc:=wc+l; codf:=3; get\_token; FROM OUPY FURNISHED TO DDC END: CANG NL VAR: TWS: ITWS-WC: END: GOTO 800; CHNG NL VAR: IF NOT (CHANGANLE) THEN 102

AL DA

5.0.2

÷

LOOKUP\_PROC\_NAMES(PROC\_NAME\_FOUND); CODE:=3; Get\_token; Sul:; END; HACKTRACK\_NLVAR; INDIC:=2; LNK:=3; END: HITH\_BLOCK\_PROCESSOR :: ALL ITS ACTIONS ARE EMETLY SAME AS THOSE OF HODY PROCESSOR AND REC REDCK PROCESSOR THIS PROCESSOR IS DESIGNED TO TAKE CARE OF ALL POSSIBLE FORMS OF WITH SIMIS. EXAMPLE: WITH XX,XXX,... DO BEGIN WITH X,XXX,... DO BITH XXXXX DO ...... (• (• ALL THESE NAMES X, XX, XXX, WILL BE STURED IN WITH STACK AS THEY APPEAR, AND WILL BE POPED OFF STACK AS THE BLOCK (.... . IS ENDED..... PROCEDURE -ITH BLOCK PROCESSOR: VAR PROC NAME FOUND:BOOLEAN: LAST\_IW3, PTVDTBL,L,T,J:INTEGER; FOUND:BOOLEAN: BEGIN LAST TWS:=TWS: 940:7 CDDE:=3; GET TOKEN: WHILE (TOKEN 7 'DO •) 00 BEGIN STRUC\_VAR\_HANDLING; CODE:=3; GET\_TOKEN; END: END; CDUE:=3; GET TOKEN; IF TOKEN='WITH 'THEN GOTO 940; IF TOKEN='BEGIN 'THEN BEGIN HODY PROCESSOR; GOTO 944; END; IF TOKEN='CASE 'THEN HEGIN BODY PROCESSOR; GOTO 944; END; IF TOKEN='ENSURE 'THEN BEGIN INDIC:=2; LNK:=1; REC\_BLOCK\_PROCESSOR; POP\_STACK; END: REPEAT 'THEN BEGIN BODY PROCESSOR; GOTO 941; END: IF TOKEN='EXSURE BEGIN INDIC:=2; LNK:=1; REC\_BLOCK\_PROCESSOR; POP\_STACK; END; 'THEN END: END: IF TOKEN='WITH 'THEN WITH\_BLOCK\_PROCESSOR: CHNG\_NL\_VAR: IF NOT(CHANGABLE) THEN LOOKUP\_FROC\_NAMES(PROC\_NAME\_FOUND); CODE:=3: GET\_TOKEN; UNTIL (SEMI\_COLON) OR (PREV\_TOKEN= \* END •): 944: IJS:=LAST\_TWS; END; PROCEDURE FILL\_END\_OCL\_PTR; (\* PROCEDURES XRE ALWAYS DECLARED IN \*) (\* DECLARATION AREA OF OTHER \*) (\* DECLARATION AREA OF OTHER \*) (\* DECLARATION BEFORE ITS THE \*) (\* OF ANY PROCEDURE THEREFORE ITS MAIN \*) (\* OF ANY PROCEDURE THEREFORE ITS MAIN \*) (\* LAST DECLARATION BEFORE ITS MAIN \*) (\* LAST DECLARATION BEFORE ITS MAIN \*) (\* LAST DECLARATON BEFORE ITS MAIN \*) (\* DECOVERT H.JCK HAS BEEN FRANSLATED \*) (\* TO BE USED LATER ON. WHEN A (\* RECOVERY H.JCK HAS BEEN FRANSLATED \*) (\* TO A PROCEDURE, IT MUST BE INSERTED \*) (\* AT THE END OF DECLARATION AREA......\*) VAT I.J:INTEGER; BEGIN PROC\_NAME:=STACKEPRED(TOP\_OF\_STACK)].NAME; J:=HASH PIRSCJ]; WHILL(PROC\_NAME # HASH\_TABLEE I].PR\_NAME) DO BEGIN REPFAT J:=(J+1) MOO HASH PIRS\_LENGTH; UNTIL (HASH PIRSCJ]; \* 07; L:=HASH\_PIRSCJ]; END; J:=I; AND SOLUTION OF THE SOLUTION O Contraction of the second seco END . PROC\_RA\_TREELJS.PTR\_TO\_END\_OCLTELINE\_ND; END 3.625 ..... ................... THE YOUR MAIN HODY OF PROC\_DCL\_PROCESSOR. 103

King.

....

HEGIN IF FIRST\_CALL THEN DEGIN CODE:=1; GET\_TOKEN; END; CREATE\_PROC\_NODE; IN3:91-HASH-TABLE; PUSH\_STACK; VAR GCL\_PROCESSOR; WHILE( TTOKEN='PROCEDURF (TOKEN='FUNCTION ·)) 0R BEGIN PRB:= PR .: CODE:=4; GET TOKEN: LAST\_PROC:=POC NAME; PROC\_UCL\_PROCESSOR; PROC\_ULL, ... END: FILL END DCL PTR: IF TOKEN # 'BEGIN WRITELN('\*\*\*\*\* BEGIN EXPECTED, BUT ENCOUNTERED '.TOKEN); WRITELN('\*\*\*\*\* BEGIN EXPECTED, BUT ENCOUNTERED '.TOKEN); FND: \*NOTC:=2; LNK:=4; GET\_TOKEN; WRITELN("""" BEGIN EXPECTED, HET ENC END: CDD::=2: INDIC:=2: LNK:=4: GET\_IOKEN: INDIC:=1: TWS:=1: BODY PROCESSOR: BACKTRACK\_NLVAR: POP STACKT 900:: 900.. END: PROCEDURE COPY BACK; VAR I:INTEGER: BEGIN FOR I:=1 TO NEXT NL-1 DO FOR I:=1 TO NEXT NL-1 DO BEGIN NL VAR TABEELI].INDICATOR:=NL\_BUFEREI].INDICATOR; NL VAR TABEELI].PTR TO VOTAH:= NL BUFEREI].PTR\_TO\_VOTAH; FND: FN END: NEXT\_NL\_VAR:=NEXT\_NL: END: MAIN BODY OF PASS\_1 BEGIN INITIALIZE PASSI; PROC\_DCL\_PROCESSOR; COPY-BACR; PRINT\_RESULT; END: PROCEDURE SAVE\_LINE(VAR FILEN:TEXT\_FILE; VAR BUFER :TEXT\_LINE; VAR LINE\_NO:INTEGER); FORWARD: PROCEDURE READ\_LINE(VAR FILEN:TEXT\_FILE;VAR BUFFER:TEXT\_LINE; VAR LINE\_NO:INTEGER); VAR I.J:INTEGER; BEGIN I:=1; WHILE (NOT EOLN(FILEN)) DO HEGIN READ(FILEN, BUFFERCIJ); I:=I+1; END; READLN(FILEN); FOR J:=I TO LINE LENGTH DO BUFFER(J]:=\* \*; LINE\_NO:=LINE\_NOTI; TXT\_OTR:=1; END; PROCEDURE SAVE LINE; HEGIN WRITECN(FILEN, BUFER); LINE NO:=LINE NO+1; COL:=1; WHILE(GUFER(COL)]=\* ')AND(COL<LINE\_LENGTH))DO COL:=COL+1; WHILE(GUFER(COL)]=\* ')AND(COL<LINE\_LENGTH))DO COL:=COL+1; IF COL=LINE\_LENGTH THEN COL:=1; PASS TWO PASS 2 GUES THRU THE INPUT PROGRAM ONCE MORE AND USING THE CONTENTS OF SEVERAL TABLES GENERATED BY PASS 1.WILL DO THE FOLLOWING: ANY FIRST LEVEL RECOVERY REJCK JILL HE TRANS LATED INTO A PROCEDURE AND COPIED INTO A FILE CALLED INCREMENT TEXT. THE RECOVERY HEJCK IN THE ORIGINAL TEXT WILL HE IGNORD AND REPLACED BY A CALL TO JUST TRANSLATED RECOVERY HEOCK. THE FIRST TWO STEPS WILL HE PERFORMED FOR ALL FIRST LEVEL RECOVERY HEOCKS IN THE TEXT INPUT FROM PASS 1. IF THERE ARE NESTED REC.REOCKS.PASS 2 WILL BE CALLFD AGAIN THIS TIME ITS ARGUMENT IS THE INCREMENT TEXT.THE OUTPUT FOR ARS 2 WILL BE CALLFD AGAIN THIS TIME ITS ARGUMENT IS THE INCREMENT TEXT.THE OUTPUT FOR ARS 3 ITSELF. PASS 2 WILL BE CALLED AS LONG AS THERE ARE MORE LEVILS OF PEOVERT HEOCKS. 1. 2. 3. 4. 5. ......... 6. IN GENERAL PASS ? HAS THE FOLLOWING FORM: FROM PASS\_1 :;

FREE FACE IS HEST QUALITY FRACTICABLE

14

. . .

104

- Salar

- Maginer



CREATE A 'SLINKAGE ADR' STAEMENT, WHERE ADR POINTS TO INCREMENT TEXT. IT AILL USED IN MERGING THE TEXTS...... HEGIN K:=PROC\_H9\_IREE[NODEPTR].FATHER; N:=PROC\_9H\_TREFEX].PIR\_FH\_END\_UCL-L; J:=LO; FILL\_ADR\_FTELD(LASTLINE.JTN); PROC\_RH\_TREFEX].PIR\_TO\_END\_OCL:=PTR2; GENERATE\_CALL(HUFER\_NODEPTR); PUT\_LINETTEXTS,HUFER.PTR3;; ENDI IS PROC\_RA TREETI J. YOUNGER BRJTHER: IF PROC\_RATREETI J. INDICATOR = 'RA' THEN YOUNGER:=TRUE; END; ENDI PROCEDURE FIND ELDER\_BROTHER; VAR I.J.INIEGER; (\* RETURNS THE ELDER BROTHER OF (\* THE RECOVERY HLOCK OR (\* PROCEDURE POINTED TO BY (\* NODEPTR IF ANY. OTHERWISE (\* RETURNS NULL.(NULL=1) HEGIN +) ELDER BROTHER:=1; I:=PROC RB TREE[NOOFPTR].FATHER; I:=PROC RB TREE[].FIRSI SCN; IF I=NODEPTR THEN GOTO 150; WHIL: (I WNODEPTR) DO BEGIN J:=I; I:=PROC\_RB\_TREE[].YOUNGER\_BROTHER; END: BEGIN ENDI IF PROC\_RB\_TREECJ J. INDICATOR= 'PR' THEN ELSE ELSER\_BROTHER := 1 ELSE ELSER\_BROTHER := 2; 150:; END; PROCEDURE CONVERT\_DECIMAL (VAR BUFER: TEXT\_LINE; VAR I.J.K: INTEGER); VAR M:INTEGER: (\* A PORTION OF THE TEXT LINE IN BUFER \*) (\* STARTING FROM J TH POSITION AND \*) (\* ENDING AT I TH POSITION IS CONVERTED \*) (\* TO A DECIMAL NUMBER \*) (\* STRING ======> NUMBER \*) BEGIN K:=0; M:=1; REPEAT K:=K+(ORD(BUFERCJ])-48)+M; J:=J-1; M:=M+10; UNTIL (J<[); END: PROCEDURE FILL ADR FIELD; VAR M.I.L:INTEGER; (\* A NUMBER & WILL BE CONVERTED INTO THE \*) (\* STRING AND WILL BE COPIED INTO THE \*) (\* TEXT LINE LOCATED AT BUFER STARTING \*) (\* FROM J TH POSITION. \*) (\* NUMBER ======> STRING \*) BEGIN M:=1000; L:=K; REPEAT I:=K OIV M; K:=K-I+M; DUFERCJ]:=CYR(030(I)+48); J:=J+1; M:=M OIV 10; UNTIL (M=0); UNTIL K:=L; END: PROCEDURE GENERATE CALL; VAR NAME: IDENTIFIER; I:INTEGER; BEGIN (\* GENGRATE A CALL TO THE GENERATED \*) (\* PROCEDURE CURRESPONDING TO THE \*) (\* YECOVERY HLOCK. FOR I:=1 TO 'THE LENGTH DO RUFCIJ:=\* \*; FOR I:=1 TO 'THE LENGTH DO RUFCIJ:=\* \*; FOR I:=1 TO ID LENGTH DO RUFCIJ:=\*\*; FOR I:=1 TO ID LENGTH CO RUFCCJL+I-1):=NAMECIJ; FOR I:=1 TO ID LENGTH CO RUFCCJL+I-1):=NAMECIJ; FMLN SEMICOLON:=TRUE ELSE HUFCCOL+I-1):=\*;\*; ENDI PROCEDURE OCL FAULTFLAG; VAR I.J.: INTEGER; NAME:STRING20; C. GENEMATE & DECLAMATION STAFMENT FOR C. HOULEA, VARIANCE CALLED FRAULTFLAG C. HOULEA, VARIANCE CALLED FRAULTFLAG C. AT THE END OF DECLAMATION AREA CF C. THE MAIN PROCEDURE....... .) 106

MISPACE IS BEST QUALITY PRACTICABLE

14

.. ..

\$ ...

BEGIN T:=PROC\_R1\_TREF[NODEPTR].FIRST\_SON; IF PROC\_R4\_TREFCI].INDICATOR=\*PR\* THEN\_LI=PROC\_R4\_TREFCI].FIRY ELSE I:=PROC\_R4\_TREE[NODEPTR].PTR\_TO\_END\_DCL+1; FCOPY(TEXTI.TEXT].HTRT.HTRT]]T I:=COL; FOR J:=1 TO LINE LENGTH DO HLFEREJ]:=' '; NAME:='FAULTFLAGTHOOLEAN; '; FOR J:=1 TO 27 DO HUFFRE(I+J-1]:=NAMEEJ]; PUT\_LINE(TEXT3,BUFER,PTR3); PUT\_LINE(TEXTS, BUFER, PTR3); END; PROCEDURE NEW NODE(VAR SEARCH\_DIRECTION: INTEGER); VAR J.I:INTEGEN; (• TRAVELLING ON PROC/RB TREE •) (• IS DEPTH FIRST SEARCH • •) BEGIN CA:E SEARCH\_DIRECTION OF 1: BEGIN DIRECTION (---- SON •) ESTARCH\_DIRECTION OF BEGIN I = PROC RB TREEL NODEPTR ].FIRST\_SON; J=NODEPTRT IF IND THEN BEGIN (\* AS FAR AS NODE HAS BEEN VISITED \*) (\* GO ON TO THE NEAT KODE HILS (PROC\_RB TREELI).HIRKE\*V\*) DO BEGIN J:=I;TI:=PROC\_RB TREELI].FIRST\_SON; END; END: NODEPTR:=I: IF PROC\_RB\_TREE[I].INDICATOR='PR' THEN NODE:=1 ELSE NODE:=3; GOTO 200; END; 100:; NODE:=2; NODEPTR:=J; 200:; END; 2: BEGIN IN DIRECTION (======= BROTHER ) I:=PROC RB TREELNODEPTR], YOUNGER BROTHER; WHILE (PROC RR TREELI], YAAK: YY) DO I:=PYOC RB TREELI], YOUNGER WROTHER; NODEPTR:=I; IF PROC RB TREELI], IND ICATOR='PR' THEN NODE:=1 ELSE NODE:=3; END; 3: BEGIN END; END; (\* RESERVED \*) PROCEDURE INITIATE\_PASS2; VAR 1:INTEGER; VAR TIINTEGER; -- WERT BEGIN RESET(TEXTI); REWRITE(TEXT3); IF NEED\_MERGE THEN RESET(TEXT2); PRO:='SLINKAGE '; FOR I:=1 TO LINE\_LENGTH CO LASTLINE[I]:=' '; FOR I:=1 TO 9 DO LASTLINE[I]:=PROCI]; PTRI:=1; PTR2:=1; PTR3:=1; NJDE:=T; NODEPTR:=1; NJDE:=T; NODEPTR:=1; COLMAKER:=COLMAKER+1; EVD; END: PROCEDURE GENERATE PROC(VAR AUF:TEXT\_LINE); (\* GENERATE PROCEDURF HEADING FOR THE \* PROCEDURE CORRESPONDING TO THE (\* RECOVERY BLOCK VAR I.J:INTEGER; DEGIN PRO:=\*PROCEDURE\*; COL=COLMAKER\*5; FOR I:=1 TO LINE LENGTH DO BUFCI]:=\* '; RH NAMF:=PROC RH-TREE[NODFPTH].FR R8\_NAME; PROC RH TREE[NODFPTR].FNTY:=DTR2; FOR I:=U TO 8 DO BUFCCOL\*[]:=PROC[+1]; FOR J:=1 TO 10\_LENGTH DO HUFCCOL\*[+J]:=RB\_NAME[J]; BUFCCOL+[+J]:=V;; END: FUNCTION MASH(VAR NAME: IDENTIFIER): INTEGER; VAR I.J.TEN.SUM: INTEGER; HEGIN I:=1; TEN:=1; SUM:=0; UHILE (I<=ID LINGTH) DO HEGIN J:=DRD(HAMMEII); IF JS64 THEN J:=J-64 ELSE J:=J-32; SUM:=SUM+J+TEN; TEN:=IEN+10; I:=I+1; END: HASH:=SUM MOD HASH\_PTRS\_LENGTH: C 5 ENUS PROCEDURE NAME CPEATION(VAR NAME: 10"NIIFIER); (\* A GENERAL PROCEDURE TO CREATE NEXT \*) 107 THIS PAGE IS BEST QUALITY PRACTICADUS FROM COPY FARMLSHED TO DDC 243 GM+

NAME FOR "SAVE" ON "RESTORC" OR "VALIDATION FUNCTION". NAMES HAVE THE FOLLOWING FORM: :; ...... SAVE -----> SADDADD1.SAJJD032.... RESTORE --> H5000001.R5300072.... FUNCTION -> VT000001.VT000432.... :; VAR I:INTEGER; BEGIN UAR VAR I:=ORO(NAMETID\_LENGTH); IF I=57 THEN HEGIN NAMETID\_LENGTH]:=\*0\*; NAMETID\_LENGTH-1]:= CHR(SUCC(ORD(NAMECID\_LENGTH-1))); END ELSE NAMETID\_LENGTH ]:= CHR (SUCC (ORD (NAMETID\_LENGTH ]))); END; PROCEDURE BY NAME (VAR NAME : IDENTIFIER; VAR I: INTEGER); VAR J.K.STINTEGER; (\* CREATE A GACKUP VARIABLE NAME FOR \*) (\* THE IDENTIFIER CHARACTFRIZED YY \*) (\* POINTER I POINTING TO NEVAG LIST. \*) (\* ANY HACKUP VARIABLE NAME HAS THE \*) (\* BV000001.GV00002.HV000003......\*) (\* BV000001.GV00002.HV000003.....\*) (\* THEY ARE NOT CREATED IN SEJUENCE. \*) BEGIN i\* THET AND BEGIN S:=I; FOR K:=0 TO ID LENGTH-3 DO FOR K:=0 TO ID LENGTH-3 DO BEGIN J:=I MOD 10; I:=I DIV 10; BEGIN J:=I MOD 10; I:=I DIV 10; NAMEL ID\_LENGTH-K ):=CHR (ORD(J)+48); PROCEDURE OBJBLK TRANSLATION(VAR NOCEPTR:INTEGER); FORWARD; PROCEDURE VALIDATION\_FUNCTION; FORWARD; PROCEDURE RB\_TRANSLATION(VAR NODEPTH:INTEGER); VAR PTRS:ARRAYE0..PTRS\_LENGTH] OF INTEGER; I:INTEGER; PROCEDURE FIND NLOC VAR(VAR NODEPTR:INTEGER); (\* I: LO POINTER TO NL VAR TABLE \*) (\* J: HI POINTER TO NL VAR TABLE \*) (\* BOTH POINTING TO THAT PORTION \*) (\* OF THE TABLE WHICH IS ASSIGNED \*) ...... VAR I.J.K.L.M:INTEGERI CODE:STRING2: VAR I.J.K.L.MIINIEGEN CODE:STRING2: BEGIN I:=PROC\_RB\_TREE[NODEPTR].PIR\_TO\_NLVAR; J:=JFRCT\_RB\_TREE[NODEPTR].NC\_NLVAR\_USED; J:=J+I;-WHILE (I<J) DO BEGIN CODE:=NL VAR TABLE[].PTR TO\_VOTAB: K:=NL VAR TABLE[].PTR TO\_VOTAB: IF (CODE='PR') GR (CODE=TRB') THEN FIND NLOC\_VAR(K) ELSE IF CODE: 'IO' THEN BEGIN M:=NLVAR\_LIST[L]: IF (MB1) ANO (NL VAR\_TABLE[M].FINDICATOR: \*CO'THEN BEGIN IF NL VAR\_TABLE[M].PTR\_TO\_VOTAS THEN BEGIN IF NL VAR\_TABLE[M].PTR\_TO\_VOTAS THEN GOTO 589; END: AND CARE IS SET OULT'IT THE CTICLE ENDI NLVAR LISTENO ALOCJ:=1; NO NLOC:=NO\_NLOC+1; 587:; LISE HEGIN NUVAR LISTENO NLOCJ:=I; NO NLOC:=NO NLOC:I; HTLE (NL\_VA\*\_TAPLFCI].INDICATOR=\*CO\*) 00 I:=I+1; END; END; PROCEDURE NE TO TYPES VAR I:INTEGER; VAR TYPP:IDENTIFISED; Var J.K.MIL:INTEGER; ..

.

108

- ALT ARY

S. de

```
(* FOR TYPE IF THE TYPE IS

(* ARRAY.

WISII

WHILF(ML VAR TABLEEN].INDICATOR=*CD*) 00 4:=*+1;

K:=NL VAR TABLEEN].FTR ID VOTAB;

IF (VAR DCL TABLEEN].INDICES) 0R

(VAR DCL TABLEEN].INDICES) 0R

(VAR DCL TABLEEN].INDICES) THEN

HEGIN LIEVAR DCL TABLEEN].TTCODC;

TYPP:=SIMPCE_TABLEEN]; GOTO 735;

END:
                       TYPP:=SIMPCE_TABLECLI: GOTO 735:

END:

K:=VAR DCL TAGLECKJ.TCODE:

IF SINUCTURE_TABLECKJ.INJI='A' THEN

HEGIN

TYPP:=STRUCTURE_TABLECKJ.NAME; GOTO 735:

END

ELSE GIVE_TYPE(TYPP.K);

M:=M-1:

WHILE (M>=I) DO

BEGIN

K:=NL VAR TABLECML.PIR TO VDTAB:
                       GIVE_TYPETTYPP,K); M:=M-T;
       END:
PROCEDURE NL_ID_NAME( VAR I:INTEGER; VAR NAME:ID:NTIFIER;
VAR L.J.K.M:INTEGER;
VAR L.J.K.M:INTEGER;
(* GIVE TH: IDENTIFIER;
(* GIVE THE NAME OF NONLOCAL VARIABLE *)
BEGIN
IF NL_VAR_TABLECIJ.INDICATOR=*ID* THEN
BEGIN
(* SIMPLE VARIABLE *)
               K:=NL VAR TABLECIJ.PIR 10 VDTAB;
NAME:EVAR OCL_TABLECKJ.VNAME;
CD:=FALSET
END ELSE
BEGIN
(* STRUCTURE VARIABLE *)
(* IN THIS CASE NAME OF THE *)
                      END:
L:=L+1:
M:=M-1:
                                                      TENPEL 1:= ....
                       M:=M-1:

FND:

757::

TEMPELJ:='';

FOR J:=1 TO ID_LENGTH CC NAMCEJJ:='';

J:=1:

VHILE (CJC=TO_LENGTH) AND (TEMPEJJ#'.')) DD

HEGIN

HEGIN
                        NAMECUI:=TEMPCUI: J:=J+1;
END;
                                                                                                                                                S. S. S. S.
                END : .
                                                                          THIS PAGE IS BEST QUALITY PRACTICA
                                                                         FROM COPY FURNISHED TO DDC
```

109

ALCA.

- Siles-

ENU:

294 CA

PROCEDURE DCL BRUP VAR; (\* FIND THE NAME AND THE TYPE OF \*) (\* THE NONLOCAL VARIABLE AND THEN \*) (\* DECLARE A HACKUP VARIABLE FOR \*) (\* THAT. FXAMPLE: (\* IF 1DENTIFIER NAME IS ID AND \*) (\* IDENTIFIER TYPE IS IDTYPE THEN:\*) (\* IDENTIFIER TYPE IS IDTYPE THEN:\*) (\* IS WHAT WE ARE LOOKING FOR. \*) VAR I\*J\*KINTEGEP: TYPP\*NAME: ICENTIFIER; TYP\*NAME: CONSOLEAN; BEGIN TIGMP:STRING45; CO:BOOLEAN; BEGIN FOR I:=1 TO LINE LEMGTH DO AUFER[I]:=\* '; BUFER[COL+3]:='V'; BUFER[COL+4]:=\*A'; BUFLK[COL+5]:='V'; BUFER[COL+4]:=\*A'; BUFLK[COL+5]:='R'; PUT\_LINE(TEXT2,BUFER,PTR2); FOR K:=1 TO NO\_NLOC-1 DO BEGIN FOR K:=1 TO LINE LENGTH DO AUFER[K]:=\* '; K:=VLVAR LIST[I]: NAME:=\*EVDODDOD'; BV NAME(NAME,I]; FOR X:=1 TO ID\_LENGTH GO BUFER[COL+J+3]:=NAME[J]; J:=COL+J+3; NL\_ID\_NAME(K.NAME,TEMP,CD); NL\_ID\_TYPE(K.TYPP); FOR K:=1 TO ID\_LENGTH GO BUFER[J+K-1]:=NAME[X]; BUFER[K+J-1]:=T'; J:=X+J; FOR K:=1 TO ID\_LENGTH GO BUFER[K+J]:=TYPP[K]; BUFER[K+J]:='T'; PUT\_LINE(TEXT2+BUFER,PTR2); COL:=COL-4; END; END; PROCEDURE PROC HEADING(VAR PSVR: IDENTIFIER)) (\* GENERATE PROCEDURE HEADING FOR \*) (\* SAVE AND RESTORE PROCEDURES. \*) (\* PSVR CARRIES THE NAME OF THESE \*) (\* PROCEDURES. \*) VAR I,J:INTEGER; CMNT:STRING16; BEGIN BEGIN PRO:= + PROCEDURE + ; FOR I == 1 TO LINE LENGTH DO EUFERCID:= + + ; FOR I == 0 TO 8 DO BUFERCCOL + I J:= PROCI+1J; BUFERC COL+IJ:=\* \*; NAME CREATION(PSVR); FOR J:=1 TO ID LENGTH DU BUFERC COL+I+J+TJ:=PSVR[J]; BUFERC COL+I+J+TJ:=?;; IF CODE=1 THEN CMNT:=\* (\* SAVE \*) \* ELSE CMNT:=\* (\* RESIDRE \*)\*; I:=COL+I+J+2; FOR J:=1 TO 16 DO BUFERCI+JJ:=CMNT[J]; PUT LINE(TEXT2,BUFER,PTR2); PROT:\*BEGIN \*; FOR I:=1 TO LINE\_LENGTH DO BUFERCIJ:=\*\*; FOR I:=0 TO A DO BUFERCCOL+I+3]:=PROCI+1]; PUT\_LINE(TEXT2,BUFER,PTR2); END: PROCEDURE SAVE VAR: (\* GENERATE STAEMENTS FOR THE BODY OF \*) (\* SAVE PROCEDURE. THE STAEMENTS MUST \*) (\* BE ABLE TO STORE THE ORIGINAL VALUE \*) (\* OF NONLOCAL VARIABLES INTO THE HACK \*) (\* UP VARIAHLES....\*) VAR I.J.K.L.M.IN TESER: NAME: DENTIFIER: NAME: DENTIFIER: NAME: DOUBLE\_ID: TE: STRING\$5; CD: HOOLEAN; BEGIN CD: BOOLE AN; BEGIN CODE:=1; PROC\_MEADING(PVS); FOR J:=1 TO NO\_NLOC-1 DO HEGIN FOR J:=1 TO LINE\_LENGTH DO HUFER[J]:=\*\*; NAME:=NV000000'T HV\_NA4E(NAME.I); FOR J:=1 TO ID LENGTH CC NAMEJ]:=NAME[J]; K:=NLVAR LISITI; NL ID NAME(K \*NAME \*TE\*CD); FOR J:=1 TO ID LENGTH CG NAMEJ\*ID LENGTH]:=NAME[J]; HUFEP[COL+J\*4]T=\*:\*; BLFER[COL+J\*4]:=NAME[J]; HUFEP[COL+J\*4]T=\*:\*; BLFER[COL+J\*5]:=\*=\*; J:=CUL+J\*6; IF CO THEN BEGIN FOR L:=1 TO 45 DO HEGIN IF TEL]A\* \* THEN HEGIN M:=L; BUFER[J\*L-1];=TEEL]; END; END; DUTEPF[J\*N]:=\*;\*; FND ELSE HEGIN FOR L:=1 TO TO\_LENGTH DO BUFERCJ+L-LT:= 1.1.1

THIS PAGE IS BEET QUALITY PRACTICULAR

RUFERC J+L 1:=\*;\*; PUT LINE(TEXT2,BUFER,\*TH2); COLT=COL-5; COLTECOL-S; END; PRC:=\*END; for k:=1 to ling lfngth do Bufer(k]:=\* \*; for k:=3 to 3 do-Huffr(c)L+k]:=PRO(k+1); Put ling(tex f2+Bufer+PTA2); Colt=Col-3; END PROCEDURE RESTORE VAR: (\* GENERATE STAEMENTS FOR THE HODY OF \*) (\* RESTORE PROCEDURE. THESE STAEMENTS \*) (\* MUST BE ABLE TO STORE HACK THE (\* ORIGINAL VALUE OF NONLOCAL VARIABLES\*) (\* FROM BACKUP VARIAHLES INTO THE VARS \*) VAR I+J+K+\*+L:INTEGER: NAME.VA:IDENTIFIER: NAME.VA:IDENTIFIER: NAME.VA:IDENTIFIER: NAME:DUJHLE ID: TE:STRING\$5; CD:BOOLEAN; BEGIN CODE:=2: PROC\_HEADING(PRV); FOR I:=1 TO NO\_NLOC-1 DO BEGIN EGR\_J:=1 TO\_LINE\_LENGTH DO BUFERCJ]: GIN FOR J:=1 TO LINE LENGTH DO BUFERCJ]:=\* \*; J:=COL+4; K:=NL VAR LISTCIJT NL ID NAPE(K,NAME,TE,CO); IF-CD THEN BEGIN FOR M:=1 TO 45 DO BEGIN IF TEEMJ#\* \* THEN REGIN L:=M; BUFERCJ+M-1]:=TEEMJ; ENO; BUFERCJ+1]:=\*\*\*: BUFERCJ+M-1]:=TEEMJ; ENO; BUFER[J+L]:=":"; BUFER[J+L+1]:="="; J:=J+L+2; END END ELSE HEGIN BUFER[J+M-1]:=NAME[M]; BUFER[J+M-1]:=':'; BUFER[J+M]:='='; J:=J+M+1; CND: CN END: END: NA:=='RV0000000'; BV NAME(NA,I); FOR L:=1 TO ID\_LENGTH CC NAMEL 3:=NAMEL 3: FOR L:=1 TO ID\_LENGTH CO NAMEL+ID\_LENGTH 3:=NAMELL 3; FOR L:=1 TO ID LENGTH+2 DO BUFERCL+J-1]:=NAMEL]; BUFERCL+J-1]:=T;;; PUT\_LINE(TEXT2,BUFER,PTR2); COL:=COL-4; COL:=COL-4; END; PRO:=:END; FOR K:=1 TO LINE\_LENGTH DO BUFEREKJ:=\*\* FOR K:=0 TO 3 DO BUFERECOL+KJ:=PROEK+1J; PUT\_LINE(TEXT2+BUFER,PTR2); COL:=COL-3; END; (\* MAIN BODY OF RB\_TRANSLATION \*) BEGIN RB\_TO\_PROCELIMJ:=NODEPTR; LIM:=LIM+1; NOTNUCC:=1; DIO PTRS\_LENGTH DO PTRSEIJ:=0; GENERATE\_PROC(BUFER;); PUT\_LINETTEXT2;BUFER;PTR2); FIND\_NLOC\_VAR(NODEPTR); DCL\_BKUP\_VAR; SAVE VAR; RESTORE VAR; RESTORE VAR; IMDIC:=3; GET\_LINE(TEXT1;BUFER;PTR1); GET\_LINE(TEXT1;BUFER;PTR1); VALTDATION\_FUNCTION; INDIC:=2; G\_LINE(TEXT1;TEMP\_SIMT;PTR1); GET\_LINE(TEXTL,TEMP\_STMT,PTRL); GET\_LINE(TEXTL,TEMP\_STMT,PTRL); GET\_LINE(TEXTL,TEMP\_STMT,PTRL); OBJBLK\_TRANSLATION(NODEPTR); END: PROCEDURE VALIDATION FUNCTION; VAR TEST.T:STRINGT/; IST:STRING 10; I.J.KK.K.M:INTEGER; HLANK:HOOLEAN; PROCEDURE SUBSTITUTE\_PRIOR(VAR TEST:STRINGA7; VAR K.KK:INTEGER); VAR PISTRINGS; NAULSUUVIINTEGER; IDIIDUNTIFIER; IDIIDUNTIFIER; (\* WHENEVER THE TERM: PRIOR(XXX) APPEARS (\* IN THE VALIDATION TEST. AEFLACE IT HY (\* IN THE JAN, PLACE HYDDIDIDION WILL BE HEGIN :;

----

> THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURMLSHED TO DDC

> > 2430 4

KK:=0; 0:=1; FOR M:=1 TO X-5 DO HEGIN FOR L:=1 IO 5 DO PLL]:=FESFLN: FOR L:=0 TO 4-1 OO HEGIN WHILE (TESFLOJN\*)\*) DO 4:=C+1; 0:=2+1; N:=0-1; WHILE (TESFLOJN\*)\*) DO 4:=C+1; 0:=2+1; N:=0-1; WHILE (TESFLOJN\*)\*) DO 4:=C+1; 0:=2+1; N:=0-1; FOR 3:=1 TO TO LENGTH DC TOTICJ:=\*\*; 3:=1; WHILE (TESFLOJN\*)\*) DO 4:=C+1; N:=N+1; FOR 3:=1 TO TO LENGTH DC TOTICJ:=\*\*; 3:=1; WHILE (NCD-1) FOO HEGIN NCHOC DO BEGIN S:=NLVAR LISTLUJ; IF NL VAR TABLECSJ.FTR TO VOTAH; FF NL VAR TABLECSJ.FTR TO VOTAH; IF NC VIEL TO ID\_LENGTH+2 DO BEGIN KX:=KK+1; TEKKJ:=IESTELJ; END; FOR VIEL TO ID\_LENGTH+2 DO BEGIN KX:=KK+1; TEKKJ:=IESTELJ; END; FOR L:=I TO KK DO BEGIN KX:=KK+1; TEKKJ:=IESTELJ; END; FOR L:=I TO KK DO TESTELJ:=IESTELJ; FOR \*) GIN CENERATE STAENENTS FOR THE VALIDATION \*) GIN CENERATE STAENENTS FOR THE V \* MAIN BODY OF VALIDATION FUNCTION (\* GENERATE STACHENTS FOR THE VALIDATION \*)
(\* FUNCTION HEADING AND ITS BODY. \*)
TEST:= FUNCTION \*: HOOLAN: (\* VALIDATION \*) ';
FOR I:=1 TO LINE\_LENGTH DO BUFEI):= '; NAME \_ CREATION(FNT); for li=1 to CLAL\_LENGTH DO JESIGI+9]:=FNIGIJ; FOR li=1 to 47-00 HUFCCOL+1-13:=TESTGIJ; PUT\_LINE(TEXT2, BUF, PTR2); FOR li=1 to 10 LENGTH DO BUFCIJ:=\* \*; PRO::\*BEGIN \*; FOR li=1 to 10 P DO BUFCCOL+1+21:=PROCIJ; PUT\_LINE(TEXT2, HUF, PTR2); TEST:\*NOT(FAULTFLAG, AND ( FOA li=1 to 10 LENGTH DO BUFCIJ:=\* \*; FOR li=1 to 10 LENGTH DO BUFCIJ:=\* \*; FOR J:=1 to 10 LENGTH CO BUFCIJ:=\* ; FOR J:=1 TO 10 LENGTH DO J:=J+1; WHILE (HUFERCJ]:\* \*) DO FORDERCJ:=FALSE: EDU: UNTIL (HLAVK): SUBSITUTE PRIOR(TEST.\*K.\*KK): FOP J:=I TO LINE\_LENGTH DO HUFEIJ:=\* \*; WHICE (LINE(TAZZ.\*HUF, PTR2); PROT RH TR(CONDEPTR].\*PTR\_TO\_END\_DCL:=PTR2-1; COL:=COL:3: J:=COL: FOR I:=I TO LINE\_LENGTH DO HUFE[]:=\* \*; FOR I:=I TO LINE\_LENGTH DO HUFE[]:=\* \*; HUFCCL]:=FALSE FOR I:=I TO LINE\_LENGTH DO HUFE[]:=\* \*; HUFCCL]:=FALSE FOR I:=I TO LINE\_LENGTH DO HUFC[]:=\* \*; HUFCCL]:=FALSE FOR I:=I TO LINE\_LENGTH DO HUFC[]:=\* \*; HUFCCL]:=FALSE FOR I:=I TO LINE\_LENGTH DO HUFC[]:=\* \*; HUFCCL]:=FALSE FOR I:=I TO UNGT FINCH DO HUFC[]:=\* \*; HUF .: 112

- AFRA-

A CONTRACTION OF THE OWNER OWNER OF THE OWNER OWN

```
PUT_LINE(TFXT2.RUF.PTR2);

TSTI='FAULTFLAG:=FALIC;

FOR I:=1 TO ID LENGTH DO TSTE12+I]:=PVSEI];

FOR I:=1 TO LINF LENGTH DO JUFEI]:='

FOR I:=1 TO JO DO HUFECOL+I+5]:=TSTEI];

PUT_LINE(TEXT2.HUF.PTR2);

;
ENDI

PROCEDURE OHJINEK TRANSLATION;

VAR ENS CNT:INTEGER;

PREV_WORD.NEXT_WORD:STRING10;
        PROCEDURE CHEATE FND;

(* GENERATE THE END STAFMENT FOR THE

(* TRANSLATED RECOVERY BLOCK.

(* EXAMPLE:

(* LAHLES ANE 1357:1367.1377.1387...

(* USED FOR RECOVERY BLOCKS AS THEY

(* APPEAR IN TEXT.

VAR J.K:INTEGER;

BEGIN

K:=PROC RB TREEFNODFPTB.LABLE;
                                                                                                                                   • 1
                                      K:=PROC RB TREEENODEPTR].LABLE;
FOR J:=I TO LINE LENGTH DO SUFERCJ]:=* *;
J:=COL; FILL ADR FIELD(EUFER.J.K);
SUFERCCOL+4]:=*:*; SUFERCCOL+5]:=*E*;
BUFERCCOL+8]:=*;;
BUFERCCOL+8]:=*;;
PUT_LINE(TEXT2.BUFER.PTR2);
                  END:
         PROCEDURE GIVE NEXT WORD;
VAR I.J:INTEGER;
                  FUNCTION MORE(VAR TX:INTEGER):BOOLEAN;
VAR J:INTEGER;
BEGIN
                                                MORE:=TRUE:
For J:=TX TO LINE_LENGTH DO
BEGIN_____
                                               END: IF TEMP_STHTEJ] # . THEN MORE:=FALSE:
                END:

PROCEDURE PASS QUOTES:

VAR I.J.INTEGER:

BEGIN I:=0;

ELSE IFTEMP_STMICTXT_PTR+1]=**** THEN I:=TXT_PTR+1

ELSE IFTEMP_STMICTXT_PIR+2]=**** THEN

I:=TXT_PTR+2T

I:=TXT_PTR+2T

IF I#J THEN

BFGIN
                                            WYILE (J MOD 2 #0) DO

BEGIN

IF TEMP_STMTCIJ=**** THEN

BEGIN

WHILE (TEMP_STMTCIJ=****) DO

REGIN J:=J+1; I:=I+1;

END;

END;
                                                     END
ELSE I:=I+1;
                        ELSE I:=1

END;

Txt ptr:=1;

PASS_QUOTES;

END;

END;
                 PROCEDURE PASS COMMENTS;
VAR I:INTEGER;
HEGIN I:=TXT PTR+1;
IF NOT MORE(T) THEN
                              BEGIN
                                                 WHILE(TEMP STMT[]=* *) DO I:=I+1;

IF((TEMP STMT[]=*(*) AND

(TEMP SIMT[]+1]=***)) THEN

BEGIN I:=I+1;

REPEAT I:=I+1;

UNTIL ((TEMP STMT[]=***) AND

(TEMP_STMT[]=***));

TXT_PIR:=I;

FND:
                                                 END;
                         ::
                BEGIN INDIC:=2:
BEGIN INDIC:=2:
PASS_OUTES:
PASS_OUTES:
PASS_COMMENTS:
IF RORE(TXT_PTR) THEN
                             HE HORE (IN _ FINE

BEGIN

PUT LINF (TEXT2. IF MP_SINT.PTR2);

GET_LINF (TEXT1. FEMP_SINT.PTR1);
                             END:
TOKEN:=
                                                                                                                " I:=TXT_PTR:
                             TORINIST (ICLING LENGTH) AND

WHILE((ICLING LENGTH) AND

(NOT(ICRE SIMTEI) IN SYMBOLS))) DO I:=I+1;

IF (=LING LENGTH THEN

BEGIN PUT LING (TEXT2, TEMP_STMT, PTR2);

GCT_LING (TEXT1, TEMP_STMT, PTR1);

I:=T;
                                               WHILE (NOTITEMP_STATEL ) IN SYMBOLS)) DO 1:=1+1;
                            ENOS
                                                            113
```

THIS PAGE IS BEST QUALITY PRACTICABLE

apple -

4.

Alter -


END: •; .: PROCEDURE ERROR MESSAGE: (\* GENERATE ERROR MESSAGE FOR THE \*) (\* GASE THAT ALL ALTERNATES OF THE \*) (\* RECOVERT BLOCK FAILED\* VAR TEMPISTRING45; TEMP2:STRING45; NAME:IDENTIFIER; I\*J\*K:INTEGER; BEGIN TEMP:=\*IF FOR I:=1 TO ID LENGTH DO TLYPCI\*31:=FNT[I]; FOR I:=1 TO LIRE\_LENGTH DO HUFER[]:=\*\*; •; IF COL+44>LINE\_LENGTH THEN COL:=LINE\_LENGTH-45; FOR I:=1 TO \*5 DO BUFER[COL+I-1]:=IEMP[I]; K:=PROC RB TREECMODEPTR].LABLE; J:=COL+22; FILL ADT FIELO(BUFER.J.KAJLE; J:=COL+22; FILL ADT FIELO(BUFER.J.KAJLE; J:=COL+22; FUT EINETTEXT2.BUFER.PTR2); FOR I:=1 TO 45 DO BUFER[COL+I-1]:=IEMP[I]; PUT LINE(IEXI2.AUFEA.PTR2); FOR I:=1 TO LINE\_LENGTH 20 HUFER[I]:=\* \*; NAME:=PROC RH TREELWOODPTR].PR R9 NAME[J]; IF COL+57>LINE\_LENGTH THEN COL!=LINE\_LENGTH-58; FOR J:=1 TO LINE\_LENGTH THEN COL!=LINE\_LENGTH-58; FOR J:=1 TO LINE\_LENGTH DO BUFER[COL+I+1]]:=IEMP2[I]; PUT\_LINE(IEXI2.BUFER.PTR2); FOR J:=1 TO LINE\_LENGTH DO BUFER[COL+J]:=\*; FOR J:=1 TO LINE\_LENGTH DO BUFER[COL+J]:=\*; FOR J:=1 TO LINE\_LENGTH DO BUFER[COL+J-1]:=IEMP2[J]; FOR J:=1 TO LINE\_LENGTH DO TEMPE[I+17]:=PRV[I]; FOR J:=1 TO ID\_LENGTH DO TEMPE[I+17]:=PRV[I]; FOR J:=1 TO LINE\_LENGTH DO HUFER[COL+J-1]:=IEMP[J]; FOR J:=1 TO LINE\_LENGTH PTR2]; FOR J:=1 TO LINE\_RENCE COL-3]:=\*;\*; HUFER[COL-6]:=\*E\*; HUFER\_PTR2]; FOR J:=1 TO LINE\_RENCE FTR2]; FOR J:=1 TO LINE\_RENCE FTR2]; FOR J:=1 TO LINE\_TENDER[FTR2]; FOR J:=1 TO LINE\_RENCE FTR2]; FOR J:=1 TO LINE\_RENCE FTR2]; FOR J:=1 TO LINE\_TENDER[FTR2]; FOR J:=1 TO LINE\_TENDER[FTR2]; FOR J:=1 TO LINE\_TENDER[FTR2]; FOR J:=1 TO LINE\_TENDER[FTR2]; FOR J:=1 TO LINE\_TEND •; File File IS REAT QUALITY FILECOTICALLY GIVE NEXT WORD: GIVE NEXT WORD: HEGIV HEGIV HEGIV HEGIV HEGIV HEGIV HEGIV HEGIN HEG OLUPTR:=HASH TANLELJ.PIP TO PROC THEC; PAOC\_RH\_TREEE OLOPTED.ENTRY:=PTR2-Z; 114

END; IF NFXT\_WORD='HEGIN ELSE IF NEXT\_WORD='FND THEN ENS\_CNTTEENS\_CNT-L; . THEN ENS\_CNT:=ENS\_CNT+1 END MAIN BODY OF OBJELK\_TRANSLATION DEGIN DEGIN OLDPTH:=NODEPTR: INDIC:=2; GIVE NEXT WORD; HILE(NEXT\_WORD; THEN WHILE(NEXT\_WORD # 'ELSE\_ERROR') DO WHILE (NEXT\_WORD = 'FLSE\_BY ' THEN BEGIN IF 'YEXT\_WORD='FLSE\_BY ' THEN GET\_LINE (TEXT1. TEMP\_STMT.PTK1); GET\_LINE (TEXT1.TEMP\_STMT.PTK1); GET\_LINE (TEXT1.TEMP\_STMT.PTK1); GIVE NEXT\_WORD='HEGIN ' THEN BEGIN BEGIN ENS\_CNT:=1; ENS CNT:=1; TRAVEL; PUT\_LINE(TEXT2, IENF\_STMT, PTR2); PUT\_LINE(TEXT2, TEMP\_STMT, PTR2 END ELSE PUT LINE(TEXT2, TEMP\_STMT, PTR2); GET\_LINETTEXT1, TEMP\_STMT, PTR1); GIVE\_NEXT\_WORD: IF NEXT\_WORD: \$LINKAGE ' THEN GET\_CINE(TEXT1, TEMP\_STMT, PTR1) ELSE GOTO 250; END END ELSE IF NEXT\_WORD="BEGIN BEGIN ENS\_CNT:=1; TRAVEL; . THEN END: GIVE\_NEXT\_WORD; 250:T END: ERROR\_MESSAGE; CREATE\_END; ENDI MAIN BODY OF PASS\_2 BEGIN INITIATE PASS2; WHILE(NEED\_MERGE) DO BEGIN (\* WHEN NEED\_MER (\* NEW\_TYPE DECL intels\_need\_werge is true, be have \*)
(\* when need werge is true, be have \*)
(\* by mass 1. these new type ucl's \*)
(\* are in a file called text2. Merge \*)
(\* them into the main text...\*)
n:=pos new type+1;
fcopy(text1.text3.bufer.ptr1.ftr3.n);
if ocl\_type then
Begin \_for i:=1 to line length do Buferci]:=\* \*;
Buferc4]:=\*p\*; Huferc5]:=\*e\*;
Put\_line(text3.bufer.pir3);
END; END: N:=1; HILE(BUFER[N] =\* \*) 00 N:=4+1; HILE(NOT EOF(TEXT2)) 00 WHILE(NOT EDF(TEXT2), 55 BEGIN FOR [:=1 TO N-1 DO BUFCI]:=! "; J:=N; WHILE((NOT EDLN(TEXT2))AND (J<=LINE LENGTH)) DO BEGIN READ(TEXT2,BUFCJ]); J:=J+L; END; KADLN(TEXT2); FOR [:=J TO LINE LENGTH DO BUFCI]:=! "; PUT\_LINE(TEXT3); FND: END; NELD\_MERGE:=FALSE; ENDI 2: HLGIN THIS PAGE IS BEST QUALITY PRACTICABLE 115 FROM COPY FURNISHED TO DDC

- ALAA

いないと

6 .



```
BEGIN

K:=1;

IF (GUFERCIO]: •) AND (BUFERCII]:• •) AND

(BUFERCI2]:• •) AND (BUFERCI3]:• •))

(BUFERCI2]:• •) AND (BUFERCI3]:• •))
                                              THEN REPORT

T:=1;

FOR I:=1 TO LINE LENGTH DO

BEGIN IF TEMP STMICIJ:*1* THEN

BEGIN IF (TEMP STMICI*1]:*1**) AND

(TEMP STMICI*1]:*0*) AND

(TEMP STMICI*3]:*0*) THEN T:=0;
                                            END;
END;
END;
END;
EVO;
HEGIN AND (THO)) THEN
BEGIN (NOT EOF(TEXT3)) CO
WHILE (NOT EOF(TEXT3)) CO
WHILE (NOT EOF(TEXT3)) CO
HEGIN READ LINE(TEXT3) SO
ELSE SAVE_LINE(TEXT1) SOFER.PTR1);
ELSE SAVE_LINE(TEXT1) SOFER.PTR1);
                                             END;
END
ELSE IF((K#0) AND (T=7)) THEN
SAVE_LINE(TEXT1, BUFER, PTR1);
                                        END
ELSE HEGIN
SAVE LINE(TEXT1, BUFER, PTR1);
TEMP_STMT:=BUFER;
                                         650:;
IL (EOF(TEXT2));
                          UNTIL END:
 (• MAI
                           ***********************************
                                                                                                                                              . 1
                  MAIN BODY OF MAIN PROGRAM......
BEGIN

PASS 1;

IF NO NEW TYPESSO THEN NEED_MERGE:=TRUE ELSE NEED_MERGE:=FALSE;

FIRST_CALLT=TRUE;

PASS Z(TEXT1, TEXT2, TEXT3);

PASS Z(TEXT1, TEXT2, TEXT3);

PASS Z(TEXT1, TEXT2, TEXT3);

PASS Z(TEXT2, TEXT3);

BEGIN MERGE_INTR(TEXT2, TEXT3, TEXT1); GOTO 2000; END;

PASS_2(TEXT2; INTX4, TEXT1);

PRINT PROC TREE;

IF NOT(NEED_MORE_PASS) THEN
         BEGIN MERGE_INTXT(INTX4,TEXT1,TEXT2);
MERGE_INTXT(TEXT2,TEXT3,TEXT1);
GOTO 2000;
          END;
         PASS_2(INTX4, INTX5, TEXT2);
PRINT_PROC_TREE;
IF_NOT(REED_NORE_PASS) THEN
BEGIN
                             MERGE_INTXT(INTX5,TEXT2,INTX4);
MERGE_INTXT(INTX4,TEXT1,TEXT2);
MERGE_INTXT(IEXT2,TEXT3,TEXT1);
GOTO Z000;
      END:

SW:=1:

WHILE(NEED_MORE_PASS) DO

BEGIN

MEGE INTXT(TEXT2.TEXT1.TEXT4);

IF SJEI THEN

DEGIN PASS 2(INTX5.INTX4.TEXT2);

SW:=2;

DASS 2(INTX4.INTX5.T
                  END
ELSE BEGIN PASS 2(INTX4, INTX5, TEXT2);
SWIIT
                                   ENDI
         END:

IF SW=1 THEN MERGE_INTXT(INTX5, IEXT2, IEXT1)

ELSE MERGE_INTXT(INTX4, TEXT2, IEXT1);

MERGE_INTXT(TEXT1, ITYT4, IEXT2);

MERGE_INTXT(TEXT2, TEXT3, IEXT1);

2000:T
 END.
```

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

142.64

Appendix B. Sample test-runs of FT-PASCAL preprocessor

B.1 An FT-PASCAL program

TYPE P=RECURD X:INTEGER; Y:REAL END; A=AHRAY(1..5) UF P; VAR I.J:INTEGER; B:ARRAY(1..10) OF P; BEGIN 1:=1; J:=5; ENSURE I=J BY I:=I+1; ELSE\_BY B(2).X:=I+5; ELSE\_ERROR; WRITELN(I) END.

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDG

Sec. 8

B.2 Translation of the program in B.1 by FT-PASCAL preprocessor

```
TYPE P=RECORD
             X: INTEGER;
Y:REAL
          END:
        A=ARRAY(1..5) UF P;
TP000001=RECORD
                                      :INTEGER ;
                           x
                                      :REAL
                   END;
TP000002= ARRAY(1...10) OF P
VAR I.J:INTEGER;
                                                                         ;
       B:ARRAY(1..10) OF P;
FAULTFLAG:BOULEAN;
    PROCEDURE RHOODOO1;
        VAR
                                 : INTEGER :
: TP000002;
(* SAVE *)
             BV0000011
             JV0000025
        PROCEDURE SA000001;
            BEGIN
                  EV0000011
                                       :=1
                                                     :
                                       :=0;
                  UV0000028
       END;
PROCEDURE RS000001;
                                       (* RESTORE *)
            BEGIN
                           :=84000001I
                                                   ;
                 1
                 d:=3V000002b
            END;
       FUNCTION VT000001 :BOOLEAN;
                                              ( # VALIJATION #)
            BEGIN
                 VT000001:=NUT(FAULTFLAG) AND ( I=J );
            END:
        BEGIN
               FAULTFLAG:=FALSE; SA000001 ;
                I:=I+1;
1F VI000001 THEN GUTD 1357 (* EXIT *)
ELSE BEGIN R5000001; FAULTFLAG:=FALSE; END;
                1:=1+4;
                IF
                 F VT000001 THEN GUTO 1357 (* EXIT *)
Else begin R3000001; Faultflag:=False; End;
               3(2) .X:=1+5;
IF VT000001 THEN GUTO 1357
                                                      (* EXIT *)
               ELSE BEGIN
                              WRITELN( RECOVERY PROCEDURE ROUDJOUL FAILED );
                              FAULTFLAG: =TRUE; RS000001;
                      ENJ:
      1357:ENU;
BEGIN
  1:=1;
  J:=5;
      RU000001:
  WRITELN(I)
END.
```

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

YAN A

. . .

Elerr-

### B.3 An FT-PASCAL program

```
TYPE P=RECORD
                        X:INTEGER;
Y:ARRAY(1..3) OF CHAR;
                        Z:REAL
ZIREAL
END;
VAR A: ARRAY(1...10) OF INTEGER;
N.I:INTEGER;
REC:P;
FUNCTION ALL_SORT: BOCLEAN;
VAR I:INTEGER;
     BEGIN
         ALL_SORT:=TRUE;
FOR 1:=2 TO N DO
         BEGIN
              IF A(I) < A(I-1) THEN BEGIN
                  ALL_SORT := FALSE:
              END:
         END;
     END;
PROCEDURE SORTI:
VAR 1.J.K:INTEGER;
     BEGIN
    BEGIN

WRITELN('ENTERED SORT 1');

WRITELN('A WAS AS FOLLOWS:');

FUR I:=1 TO N DO WRITELN(A<u>[]</u>);

REC.X:=2;

WRITELN; WRITELN;

FUR I:=1 TO N-1 DU

BEGIN

FOR J:=1+1 TO N DO

HEGIN

IF A<u>[1]</u> < A<u>[J]</u> THEN

BEGIN

K:=A[1];
                                 k := A(1);

A(1) := A(J);

A(J) := K;
                          END :
                   END;
           END;

WRITELN('RETURNED FRUM SORT 1');

WRITELN('A IS NOW AS FULLOWS:');

FOR I:=1 TO N DO WRITELN(A(I));

WRITELN;
     END :
PROCEDURE SORTZ:
VAR 1, J, K: INTEGER;
     BEGIN
     WRITELN('ENTERED SORT 2');
WRITELN('A WAS AS FULLUAS:');
FOR I:=1 TO N DO WRITELN(A(I));
REC.Z:=3;
     WRITELN: WRITELN:
FOR I:=1 TO N-1 DO
            BEGIN
                 FOR J:=1+1 TU N UO
                   BEGIN
BEGIN
                         K:=A[1];
A[1]:=A[J];
A[J]:=K;
END;
                   ENU;
           END:
                                                               - continued -
```

14.05

- Margar

THIS PAGE IS BEST QUALITY PRACTICABLE

```
WRITELN('RETURNED FROM SORT 2');
WRITELN('A IS NOW AS FOLLOWS:');
FOR I:=1 TO N DO WRITELN(A11);
                WRITELN: WRITELN:
            END:
        BEGIN
            N:=10;
            WRITELN('INITIAL ELEMENTS OF A');
FOR I:=1 TO N DO READLN(A(I));
FOR I:=1 TO N DO WRITELN(Â(I));
            WRITELN;
                           WRITELN;
                           ALL_SORT SURTI;
            ENSURE
            BY
            ELSE_DY
                            SORT2;
            ELSE_ERROR:
            WRITELN("FINAL ELMENTS OF A");
FOR I:=1 TO N OU WRITELN(A(I));
        END.
B.4 Translation of the program in B.3 by FT-PASCAL preprocessor
        TYPE P=RECURD
                        X: INTEGER;
                        Y:ARRAY [1..3] UF CHAK;
                        Z:REAL
                     END;
                     TP000002= ARRAY(1...) OF CHAR
TP000001=RECURD
                                                                                                     .
                                                         :INTEGER ;
                                             x
                                             Y
                                                          :TP000002;
                                                          :REAL
                                             Z
                     END;
TP000003= ARRAY(1...10) OF INTEGER
                                                                                                    ;
        VAR A: ARRAY (1.. 10) OF INTEGER;
N. 1: INTEGER;
                REC:P;
                FAULTFLAG: BUDLEAN;
        FUNCTION ALL SONT: BUDLEAN;
VAR I: INTEGER;
           BEGIN
              ALL_SORT := TRUE;
FUR 1:=2 TO N DU
              BEGIN
                  IF A(1) < A(1-1) THEN BEGIN
                     ALL_SORT: = FALSE;
                 END:
              END:
           END:
        PROCEDURE SORT1;
VAR 1,J,K:INTEGER;
BEGIN
           WRITELN('ENTERED SURT 1');
WRITELN('A WAS AS FOLLOWS:');
FOR 1:=1 TO N DO WRITELN(A(I));
REC.X:=2;
WRITELN:
            WRITELN;
                           WRITELN;
                                                                   THIS PAGE IS BEST QUALITY PRACTICABLE
                FOR I:=1 TU N-1 DO
                BEGIN
                                                                   FROM COPY FURBLISHED TO DDC
                     FUR J:=I+1 TU N DO
                     BEGIN
                          IF A(1) < A(J) THEN BEGIN
                         K:=A(1);
A(1):=A(J);
A(J):=K;
END;
                     END
                END;

SRITELN('RETURNED FROM SORT 1');

KRITELN('A 15 NUW AS FULLOWS:');

FUR 1:=1 TO N DU WRITELN(A(1));
                WRITELN; WRITELN;
            ENDI
                                                                         - continued -
                                                                                             Charles And
                                                   121
```

241 A.

```
SORT2:
PROCEDURE
  VAR 1.J.K: INTEGER:
  BEGIN
  WRITELN('ENTERED SORT 2');
WRITELN('A WAS AS FOLLOWS:');
FOR I:=1 TO N DO WRITELN(A(1));
  REC.2:=3;
WRITELN; WRITELN;
FOR I:=1 TO N-1 DO
       BEGIN
          FOR J:=I+1 TO N DU
BEGIN
IF A(1) > A(J) THEN
BEGIN
                   K:=A(I);
A(L):=A(J);
A(J):=K;
               END :
           END:
       END;
       WRITELN( 'RETURNED FROM SORT 2');
      WRITELN('A IS NUW AS FULLOWS:')
FOR I:=1 TO N DO WRITELN(A(I));
                    WRITELN;
       WRITELN;
  END :
    PROCEDURE RE000001;
        VAR
             8V000001REC
                                   : INTEGER :
: TP000003;
              8V000002A
              BV00000 JREC
                                   : REAL
        PROCEDURE SA000001;
                                         (* SAVE *)
            BEGIN
                   BV000001REC
                                         :=REC.X;
                   84000002A
                                         :=4
                                                        :
                   BV000003REL
                                         :=REC.Z:
            END:
        PROCEDURE RS000001;
                                         (* RESTURE *)
            HEGIN
                 REC.X:=6V000001REC
                                                 :
                             := 3V000002A
                  Δ
                                                     :
                  REC. Z:= 8400000 3REC
        END;
FUNCTION VT000001 :DODLEAN;
                                                 (* VALIJATION #)
            BEGIN
                 VT000001:=NUT(FAULTFLAG) AND ( ALL_SORT );
            END:
        BEGIN
                FAULTFLAU:=FALSE; SA000001 ;
                SURT1;
                IF VT006001 THEN GUTO 1357 (* EXIT *)
Else begin £5000001; Faultflag:=False; END;
                SURT2:
IF VT000001 THEN GUTU 1357
                                                         (* EXIT *)
                ELSE BEGIN
                               WHITELN( RECOVERY PRUCEDURE RB000001 FAILED );
                               FAULTFLAG: =TRUE; RS000001;
                       END;
      1357:END;
BEGIN
  N:=10;
   WRITELN( 'INITIAL ELEMENTS OF A');
  FUR I:=1 TO N DO REAULN(A(1));
FOR I:=1 TO N DO WRITELN(A(1));
               WRITELN;
   WRITELN;
      RUCOCOO1:
  WRITELN( 'FINAL ELMENTS OF A');
FOR I:=1 TO N DO WRITELN(A(I));
END.
```

THIS PAGE IS BEST QUALITY PRACTICABLE

1

122

- PALINAT

B.5 Input data for the program in B.3

00200         1           00300         8           00400         2           00500         7           00600         3           00700         6           00800         4           C0900         5           01000         9	00100	9
00400         2           00500         7           00600         3           00700         6           00800         4           C0900         5	00200	1
00500 7 00600 3 00700 6 00800 4 C0900 5	00300	8
00600 3 00700 6 00800 4 C0900 5	00400	2
00700 6 00800 4 C0900 5	00500	.7
00800 4 C0900 5	00600	3
C0900 5	00700	6
	00800	4
01000 9	00900	5
	01000	9

B.6 Result of the execution of the program in B.4 with the data in B.5 After SORT1 fails, SORT2 succeeds in producing acceptable result.

INITIAL ELEMENTS OF A 9 1 8 2 7 3 6 4 5 9	ENTERED SURT 2 A WAS AS FOLLOWS: 9 1 8 2 7 3 6 4 5 9
ENTERED SORT 1	RETURNED FROM SORT 2
A WAS AS FOLLOWS:	A IS NOW AS FOLLOWS:
9	1
1	2
8	3
2	4
7	5
3	6
6	7
4	8
5	9
9	9
RETURNED FROM SORT 1	FINAL ELMENTS UF A
A IS NUW AS FOLLUWS:	1
9	2
9	3
8	4
7	5
6	5
5	7
4	8
3	9
2	9
1	9

THIS PAGE IS BEST QUALITY PRACTICABLE

Part III

# PROGRAMMER-TRANSPARENT COORDINATION OF RECOVERING PARALLEL PROCESSES

by

## K. H. Kim

·神道音音·

### PROGRAMMER-TRANSPARENT COORDINATION OF RECOVERING PARALLEL PROCESSES

by K. H. Kim

ABSTRACT: A new approach to coordination of cooperating parallel processes, each capable of error detection, rollback, and retry, is presented. Error detection, rollback, and retry in a proccess are specified by a well-structured language construct called recovery block. Coordination of processes is needed to prevent a disastrous avalanche of process rollbacks. In contrast to the previously studied approaches that require the program designer to coordinate the recovery block structures of interacting processes, the new approach relieves the program designer of that burden. It instead relies upon an intelligent processor system (that runs processes) capable of establishing and discarding recovery points of interacting processes in a well coordinated manner such that (1) a process never makes two consecutive rollbacks without making a retry between the two, and (2) every process rollback becomes a minimum-distance rollback. Following the discussion of the underlying philosophy of the new approach, basic rules of reducing storage and time overhead in such a processor system are discussed. For specific illustration, systems in which processes communicate through monitors, are considered and then an intelligent processor system equipped with new monitor mechanizations termed fault-tolerant monitors and new process stores termed extended recovery caches is developed.

<u>Index Terms</u>: rolltack propagation, process interaction, programmertransparent coordination, recovery block, fault-tolerant monitor, extended recovery cache.

#### 1. Introduction

As a pragmatic supplement to other widely practiced approaches to obtaining reliable real-time software, incorporation of run-time error detection and recovery capabilities into large-scale software is. becoming an increasingly common practice [H1,K1,M1,R1,R2,W1,Y1,Y2]. To successfully exploit the potential of this approach, it is essential that program redundancy (specifying error detection and recovery functions) be embedded within the program in a well-structured form so that the clarity of the overall program is not degraded [D1,H3,P1,R1]. A language construct called recovery block (RB) or fault-tolerant block was introduced by Horning et al to support structured incorporation of redundancy into a program [H3]. It has the following syntactic structure: ensure V by  $0_1$  else-by  $0_2$  else-by --- else-by 0, else-error, where V denotes the validation test, 01 the primary object block, and  $0_{L}$  (2 $\leq k \leq n$ ) the <u>alternate</u> object blocks. Readers familiar with the semantics of the RB and with the efficient storage scheme called recovery cache [A1,H3] supporting execution of RBs, may skip the next four paragraphs.

All the object blocks in an RB specify computations aimed at producing the same or approximately the same result. A process executes the validation test V on exit from an object block to confirm that the result of the object block execution is acceptable. If it is acceptable, the process exits from the RB. If it is not, the process enters the next alternate object block. Also, the process enters the next alternate object block if the underlying processor system detects an error (e.g., divide-by-zero) while the process is inside an object block.


Before an alternate object block is entered, the process state is restored to the state that existed just before entry to the primary object block. That is, the process rolls back to the <u>recovery point</u>

王神初合件


(RP) established on entry to the RB [A1,C1,H3]. Each variable that was assigned a new value by the rejected execution is restored to its original value. The underlying processor system automatically performs this "assignment reversal". To enable this, the first assignment to a non-local variable v during execution of an object block is preceded by the recording of the original value of v, denoted by PRIOR(v), in the recovery cache. Actually PRIOR(v) may also be needed by the validation test of the RB. These (first) assignment records need to be kept until the RB is successfully exited. When an RB is exited, the RP established on entry to the RB may be discarded.


For example, consider a program in Figure 1a. Figure 1b shows a snapshot of the recovery cache taken when primary object block 0, 1 is in execution. As shown, there is a stack, called a cache stack, used for saving the original values. Similar to the main stack, the cache stack is also divided into regions, one region for each nested RB in the "active" state (i.e., an RB that has been entered but not exited). The top region of the cache stack in Figure 1b contains names (representing logical addresses) and previous values of the nonlocal variables that have been modified during execution of the current object block 02,1 (i.e., Y2,X1,X2). Similarly, the bottom region of the cache stack contains the previous value of non-local variable X1 which had been modified by execution of object 01.1 before 02,1 was entered. Figure 1b also shows a flag field in the main stack. The flag indicates whether the original value of the associated variable has already been saved since the current object block was entered. Thus the flags attached to Y2, X1, X2 in the main stack are currently set.

If the result produced by execution of  $O_{2.1}$  is rejected by validation test  $V_2$ , then the top region  $C_2$  of the cache stack can be used to reset the main stack to the state that existed on entry to









RB  $F_2$ . If it passes the test, execution of  $F_2$  is complete and  $C_2$  is merged into  $C_1$  such that the result will contain previous values of those variables that are non-local to  $O_{1.1}$  and have been modified since  $O_{1.1}$  was entered. Thus the result will be a single region containing (X1,9) and (X2,2). Flags in the main stack are also adjusted such that only the flags of X1 and X2 are set. Therefore, creation of a region in the cache stack can be viewed as the establishment of a recovery point (RP) and the number of regions in the cache stack at any time is equal to the number of RPs existing at

that time.

. In a system of cooperating parallel processes each of which is independently structured by RBs, process rollback and retry becomes greatly complicated by the possibility that rollback of a process X may cause the rollback of other processes which have interacted with X[R1,R3,S1]. A process Y often has to roll back into an RB from which which it already exited successfully, because other processes interacted with Y while Y was inside the RB, fail their validation tests later (i.e., after Y exited the RB). This means that a process cannot always discard an RP on successful exit from an RB. In addition, a disastrous avalanche of rollback propagations between processes, called a domino effect [R1], could occur. To control the domino effect, either the program designer must carefully coordinate RPs (by coordinating the RB structures) [R1,R3] or the processor system that runs processes must be designed to automatically manage RPs properly and coordinate the rollbacks of interacting processes.

Randell proposed a language construct called conversation to aid the programmer in coordinating the RB structures, thereby supporting a programmed (RP) coordination approach [R1]. In this paper a programmer-transparent coordination approach relying upon an intelligent processor system is explored, and some principles useful for its practical realization are discussed. To provide a specific example, an intelligent processor system that supports processes communicating through monitors [B1,D2,H2] is developed. The processor system uses new monitor mechanizations termed fault-tolerant monitors and new process stores termed extended recovery caches. (The fault-tolerant monitor is not directly related to the recoverable monitor that was developed in [S1] for a different purpose.) Again, the basic principles related to coordination of the RP establishments and rollbacks of processes are valid independently of the mechanism by which cooperating processes communicate. A short review of the basic

characteristics of a monitor is given in the next paragraph.

A monitor consists of a shared data structure and all the operations, called monitor procedures, that processes can perform on it. No more than one monitor procedure of the same monitor may be in execution at any instant. A process X which has gained exclusive possession of a monitor and entered one of the monitor procedures, can release the monitor in two ways: one is to exit from the monitor procedure and the other is to execute a "wait(q)" where q is the name of a queue, called a condition queue, into which process X will enter to sleep. Without loss of generality, the capacity of each condition queue is assumed to be one. A process Y which enters a monitor procedure while another process X is sleeping in condition queue q may waken the process X by executing a "signal(q)". A process can execute this signal operation only as it exits a monitor procedure. A process checks, at various stages during execution of a monitor procedure, to see if the current state of the monitor satisfies the prerequisite condition for the next operation; if the condition is not satisfied, the process will enter a condition queue.

In section 2, basic problems arising in communication among parallel fault-tolerant processes are delineated and then the underlying philosophies of the programmer-transparent coordination approach are discussed. Sections 3 and 4 develop a fault-tolerant monitor and section 5 discusses a possible extension. Proofs of two lemmas stated in section 3 are given in Appendix A.

1'30

# 2. <u>A programmer-transparent approach to coordination of recovering</u> parallel processes

For convenience in exposition and specific illustration of basic principles, the systems of processes dealt with in the rest of this paper are assumed to have the following characteristics. For ease of reference, the assumptions, the notations, and the definitions that are developed in this paper are numbered A1, A2, etc, N1, N2, etc, and D1, D2, etc, respectively.

#### Assumption:

(A1) All the processes are created during system initialization and, once created, either exist forever or terminate together.

(A2) Processes can communicate only through monitors, and every resource shared among processes must be contained within a monitor. (This assumption is removed in section 5.)

(A3) There must be a procedure (known to the underlying processor system) by which the state of a monitor can be recorded at any instant and a procedure by which a recorded state can be restored later.

(A4) Monitor procedures do not contain wait or signal instructions. (This assumption is removed in section 3.5.)

Assumption A2 implies that the only operations that can be performed on a shared resource are monitor procedures. This restrictive assumption is adopted mainly to simplify the presentation of the basic ideas of the proposed scheme and it is removed in section 5. Assumption A3 is trivially met if the contents of shared variables (including condition queues) in a monitor completely represent the state of the monitor, because at any time the contents can be readily copied into another memory region and later reloaded, if necessary. Recording and restoring a state of a special resource (e.g., disk) contained in a monitor may require special procedures unique to the resource, perhaps supplied by the program designer. This then would be the only burden put on the program designer.


Figure 2a depicts a history of a system of two fault-tolerant processes communicating through a single monitor. The figure uses the following notations.


#### Notation:

(N1) The processes progress downward.

(N2) A bracket represents an RB execution (RBE) and each short wavy line represents a recovery point (RP) of a process. The bottom end of a bracket represents an execution of the associated validation test. (N3) A shaded column represents the history of the state of a monitor, and a change in the direction of shading represents a state change. (N4) A horizontal line represents execution of a monitor procedure. A line directed toward a shaded column represents a monitor update operation (i.e., execution of a monitor procedure which only changes the state of a monitor without examining the state at all), while a line directed toward a process from a shaded column represents a monitor reference operation (i.e., execution of a monitor procedure which does not change but examines the state of a monitor). In most cases monitor procedure contains both reference and update a operations. Execution of such a procedure is treated as a monitor reference operation immediately followed by a monitor update operation.

Process A in Figure 2a produces information at A.3 for other processes and stores into monitor M. A little later process B picks up this information (or a part of it) at B.4. Process B passes its validation test at B.5. If process A fails at A.p, then it will roll back to RP A.1 and revoke the information it sent out between A.1 and A.p. (As part of this rollback, process A must restore monitor M to the state that existed prior to A.3.) Revocation of A.3 should cause process B to roll back to an RP established prior to B.4, even though





B has already passed its own validation test. A programmed validation test cannot detect all possible errors. Therefore, if process A fails, process rollback is propagated to process B <u>due to the</u> <u>revocation of the information sent out</u> by A. This type of rollback propagation is called an <u>R-propagation</u> in this paper.

On the other hand, if process B in Figure 2a fails at B.5 and rolls back to RP B.2, then the question arises as to whether process A should roll back. The information received at B.4 may have caused the failure of B. Therefore, process B may be suspicious of the integrity of process A and ask A to roll back to an RP prior to A.p. This type of rollback propagation is <u>due to the suspicion</u> by process B and called an <u>S-propagation</u>.

When S-propagations are permitted, an avalanche of rollback propagations may occur unless the program designer takes great care in coordinating the RB structures of interacting processes. For example, if process A in Figure 2b fails at A.p, then process A may be suspicious of the integrity of the information received at A.22. Process B may have supplied the information either in full at B.21 or in parts at B.5, B.13, and B.21. Some part of the information may even have been deposited in the monitor by process A itself at A.1, A.9 or A.17. Upon receiving a request from process A to roll back to

an RP preceding B.21, process B may in turn be suspicious of the integrity of the information received at B.18 and thus request process A to roll back to an RP preceding A.17. Continuing this way, both processes will have to roll back all the way to their beginnings (a domino effect occurs). Note that when S-propagations are permitted, a process can roll back to an RP r and then continue to roll back to another RP without making a retry at r. Because of this, Spropagations are prohibited in the programmer-transparent coordination approach explored in this paper.




Figure 2b A system history

Allowing only R-propagations means that a process which sends out incorrect information is solely responsible for detection and correction of this error. Under this stategy a process can discard the RP established on initiation of an RB on passing the associated validation test if the process did not receive information from other processes but only sent out information during execution of the RB. For example, process A in Figure 2a which does not know the speed of the progress of process B can discard RP A.1 on passing validation test A.p. In a sense, process A gives a posteriori accreditation of the information sent out between A.1 and A.p on passing A.p and then no other processes can challenge the integrity of the information.

134

When only R-propagations are permitted, it is possible to prevent a process from making two consecutive rollbacks (without a retry after the first rollback), by establishing RPs immediately before certain, but not all, monitor reference operations. These RPs are in addition to the RPs established on initiation of RB executions (RBEs). The RPs established immediately before monitor references are called branch RPs, while the RPs established on initiation of RBEs are called base RPs. Establishment of branch RPs is transparent to the program designer. For example, process B in Figure 2c established a branch RP immediately before monitor reference B.7. Such an RP will be referred to by the name (e.g., B.7) of the immediately following monitor operation in the rest of this paper. Process A also established branch RP A.3. If process A fails validation test A.p and revokes monitor update A.6, then process B rolls back to RP B.7 and no more rollback propagation will ensue. In this case, process B makes a minimum-distance rollback. If branch RPs B.7 and A.3 had not been established, process B would have rolled back to base RP B.1 and revoked monitor update B.2, which in turn would have caused process A to roll back to an RP preceding A.3; process A would thus have made two consecutive rollbacks, first to RP A.5 and then to the RP preceding A.3, without a retry from A.5.






Figure 2c also reveals an additional aspect of monitor update accredidation. Before process A executes validation test A.p, process B has passed validation test B.11 and thus has given a posteriori accreditation of monitor update B.10. Note that this accreditation is indirectly voided when process A fails at A.p and causes process B to roll back to B.7, although the accreditation issued is not directly challenged.

In short, the essence of the programmer-transparent coordination approach is to prohibit S-propagations and to establish certain branch RPs in addition to base RPs, thereby ensuring that a process never makes two consecutive rollbacks. A process need also save the states of a monitor immediately before certain, but not all, monitor update operations in order to be able to restore the monitor if the updates are revoked later. The approach is practical only if at all times the number of RPs and the number of previous states of monitors that each process needs to maintain is manageable. All the management functions, including maintenance of RPs, restoration of monitors, and coordination of process rollbacks, must be automatically handled by the underlying processor system. Basic principles that can be gainfully exploited in practical implementation of the programmertransparent coordination approach are discussed in the next section. 3. Fault-tolerant monitor and extended recovery caches in systems using one monitor

It was mentioned in the preceding section that the feasibility of the programmer-transparent coordination approach is largely dependent upon the reduction of the time and storage overhead required by an intelligent processor system. Two major sources of overhead are in creation and discard of (1) RPs and (2) records of previous states of monitors. Basic principles useful for reduction of this overhead are now discussed. To simplify the presentation, this section deals only with the systems using one monitor. Figure 3 depicts such a system. Furthermore, most illustrations are made with simple two-process systems.




Figure 3 A system of processes communicating through one monitor

## 3.1 Minimal recovery point (RP) establishment

To get an intuitive idea, consider Figure 4a. Process B established a branch RP at the beginning of monitor reference B.4 since the information existing then in the monitor was subject to possible future revocation (due to the possible failure of the RBE initiated at A.1). However, it was not necessary for process B to establish additional RPs at monitor references between B.6 and B.j. This is because any information picked up from M between B.4 and B.j is revoked only when process A rolls back to A.1, and thus the

references (made between B.6 and B.j) are voided together with reference B.4. Therefore, an on-going RBE of a process X causes another process Y to create at most one branch RP, and process Y must maintain the RP at least until the RBE (of X) deceases. If process A in Figure 4a passes validation test A.p, then RP B.4 may be discarded. (Communication of validation results and other notices among processes is discussed in section 3.3.1.) Base RP B.2 can not be discarded even after validation test B.k succeeds as long as branch RP B.4 remains. This is because once process B rolls back to branch RP B.4, it can fail at B.k in which case it needs to roll back to base RP B.2. In a sense, the RBE that was initiated at B.2 is not completely validated even after B.k until the RBE that was initiated at A.1 is completely validated at A.p and branch RP B.4 is discarded.




Figure 4a A system history

So that the conditions for establishment and discard of RPs can be stated precisely, the following notations and terms are introduced.

Notation: (N5) An RBE is represented by [a:] or [:b], where a and b are the starting and the ending execution points, respectively, of the RBE. For example, [B.2:] and [:B.k] in Figure 4a represent the same RBE.

#### Difinition:

(D1) When a monitor M is updated by a process X during an RBE [X.a:], the RBE [X.a:] becomes a <u>potential recaller of monitor M</u> and holds that right until [X.a:] deceases. For example, [A.1:] in Figure 4a is a potential recaller of M from A.3 to A.p. Monitor M is said to be <u>rollback-chained</u> or <u>R-chained</u> to the base RP established at the starting point X.a of RBE [X.a:].

(D2) When a monitor M has no potential recallers, it is said to be rollback-free.

(D3) If a process Y references a monitor M which is R-chained to base RP X.a, then process Y becomes <u>R-chained to RP X.a through monitor</u> <u>M</u>, and thus RBE [X.a:] becomes a <u>potential recaller of process Y</u>. If process Y becomes R-chained to RP X.a during an RBE [Y.c:], then RBE [Y.c:] is said to be R-chained to RP X.a. Thus RBE [X.a:] is a <u>potential recaller of RBE [Y.c:]</u>.

(D4) An RBE of a process X is a <u>potential recaller of process X</u> <u>itself</u>.

In Figure 4b RBE [A.2:] in becomes a potential recaller of M at its first update (A.3) of M, and RBE [B.1:] of process B becomes Rchained to base RP A.2 at the first reference (B.4) to M after M became R-chained to the RP A.2. Monitor M has two potential recallers [A.2:] and [B.1:] immediately after B.5. By definition D4, RBE [B.1:] is a potential recaller of process B between B.1 and B.p.

## Definition:

(D5) The set of all the potential recallers of a process X (or a monitor M) at a given time t is called the <u>potential recaller set</u> (<u>PRS</u>) of X (or M) at t, and is denoted by PRS(X,t) (or PRS(M,t)). The second argument t may be omitted if there is no ambiguity. Similarly, the PRS of an RBE [X.a:] at t is defined and is denoted by PRS([X.a:],t), where t may be omitted if there is no ambiguity. (D6) The <u>potential recaller closure (PR\*</u>) of an RBE [X.a:] at a




Figure 4b A system history

given instant, denoted by  $PR^{*}([X.a:])$ , is a set of RBEs defined as follows: every potential recaller of RBE [X.a:] is a member of  $PR^{*}([X.a:])$ ; if an RBE e is a member of  $PR^{*}([X.a:])$ , then every potential recaller of e is also a member of  $PR^{*}([X.a:])$ .

(D7) An RBE [Z.e:] which is not a potential recaller of RBE [X.a:] but a member of  $PR^{\pm}([X.a:])$ , is called an <u>indirect potential</u> recaller of RBE [X.a:].

(D8) The set of all the indirect potential recallers of an RBE [X.a:] is called the <u>indirect potential recaller set (IPRS)</u> of RBE [X.a:] and is denoted by IPRS([X.a:]).

The PRS of an RBE [X.a:] can be a proper subset of  $PR^{*}([X.a:])$ because  $PR^{*}([X.a:])$  may increase after process X passes the validation test of RBE [X.a:] (and thus PRS([X.a:]) is fixed). For example, process C in Figure 4c already passed the validation test of RBE [C.1:] at C.6. Thus PRS([C.1:]) was fixed at C.6 and includes ongoing RBE [B.2:] of process B. When RBE [B.2:] became R-chained to RP A.5 of another process A later at B.9, RBE [A.5:] became a member of  $PR^{*}([C.1:])$  but it is not a potential recaller of [C.1:].

#### Definition:

(D9) An RBE [:X.b] is said to be <u>partially validated</u> if validation test X.b has been successful but there remain potential recallers of [:X.b] (i.e., there are RBEs of other processes which became potential

Carlo Ma




Figure 4c An indirect potential recaller [A.5:] of RBE [C.1:]

recallers of process X during [:X.b] and have not deceased). (D10) An RBE [:X.b] is <u>completely validated</u> if (1) validation test X.b has been successful and (2) either PR<sup>#</sup>([:X.b]) is empty or every member of PR<sup>#</sup>([:X.b]) has been completed with passing of the associated validation test.

An informal definition of "complete validation" is validation of every aspect of an RBE. Therefore, once an RBE [X.a:] is completely validated, there will never be any need for process X to roll back to RP X.a. In the case of Figure 4b, complete validation of RBE [A.2:] or [B.1:] consists of validation tests A.7 and B.p. RBE [A.2:] is first partially validated at A.7. Then RBE [A.2:] becomes completely validated together with [B.1:] at B.p when every member of  $PR^{\bullet}([A.2:]) = PR^{\bullet}([B.1:]) = \{[A.2:], [B.1:]\}$  has obtained the partially validated status. On the other hand, RBE [C.1:] in Figure 4c is not completely validated even when validation test B.p succeeds, because  $PR^{\bullet}([C.1:])$  contains on-going RBE [A.5:]. Figure 5 depicts various states that a newly initiated RBE may go through.

The rule for maintaining the PRSs of processes and of the monitor stems from definitions D1 - D5, and is stated below.




Figure 5 Life cycle of an RBE

## Rule: (R1) "PRS management"

(R1.1) RBE initiation: when a process X is about to initiate an RBE at X.a, PRS(X) is updated to PRS(X) U {[X.a:]} where U is a set-union operator.

(R1.2) Monitor update: when a process X is about to update a monitor M, PRS(M) is updated to PRS(M) U PRS(X).

(R1.3) Monitor reference: when a process X is about to reference a monitor M, PRS(X) is updated to PRS(X) U PRS(M).

(R1.4) Complete validation of an RBE: If an RBE [X.a:] has been completely validated, [X.a:] is removed from the PRSs of processes and from the PRS of the monitor.

(R1.5) Discard of an RBE: If an RBE [:X.b] is discarded due to a failure at or before X.b, [:X.b] is removed from the PRSs of processes and from the PRS of the monitor.

AL DA

By using the PRSs of processes and the monitor, a rule for correctly establishing RPs can be stated as follows.

Rule: (R2) "<u>RP establishment and discard</u>": when the PRS of process X, PRS(X), is expanded by incorporating a set E of new members, a new RP is established by X. E is called the <u>PRS of the</u> <u>RP</u>. The RP may be discarded only when all the members of its PRS E have been removed from PRS(X).

Note that the PRSs of RPs are mutually disjoint and that the PRS of a process X is the same as the union of the PRSs of all the RPs maintained by X at that time. In addition, the PRS of RBE [:X.b] at X.b is equal to the union of the PRSs of the RPs that were established during [:X.b] and have remained. As an illustration of the above rule, PRS(A) in Figure 4a is expanded at A.1 and thus a base RP is established at A.1. Similarly, PRS(B) is expanded at B.4 and thus a branch RP is established at B.4. When validation test A.p succeeds, RBE [A.1:] is completely validated and thus is removed from PRS(A), PRS(B), and PRS(M). Since the PRSs of both RPs A.1 and B.4 are now empty, the two RPs are discarded. RBE [B.2:] has also been completely validated and RP B.2 is discarded. In the case of Figure 2c, RP B.9 is discarded when validation test B.11 succeeds but RPs B.7, B.1, A.5, and A.3 are all discarded when validation test A.p succeeds.

The above PRS management rule R1 is not complete yet. See Figure 6a. Under the present rule process B establishes an RP at B.4. Therefore, if process A fails at A.p and rolls back to A.1, then process B rolls back to B.4 and resumes execution. However, the information produced at B.3 has been lost and thus the information process B acquires at B.4 after resuming execution may be incorrect. A logical solution to this problem is to establish an RP at (the beginning of) B.3 instead of B.4. The problem then is how to

王道征首代

recognize the need for RP establishment at a monitor update such as B.3. Note that PRS(M) contains an RBE which is not contained in PRS(B) at B.3. Therefore a solution is to modify the rule R1 as follows.

Modified rule: (R1.2) Monitor update: when a process X is about to update a montor M, both PRS(X) and PRS(M) are updated to PRS(X) U PRS(M).




Figure 6a Incorrect establishment of a branch RP

In the case of Figure 6a, PRS(B) is a null set before B.3 but it becomes {[A.1:]} at the beginning of B.3. Therefore, by the RP management rule R2, an RP is established at the beginning of B.3. Since PRS(B) does not change at B.4, no RP is established there.

The following statement can be made about this RP management rule.

Lemma: (L1) Under rule R2 processes maintain the minimum number of RPs required to enable every rollback to be made to the most recent valid execution point, provided RBEs can be removed from the PRS3 as soon as they are completely validated or discarded. (Proof in Appendix A)

An example of an RP having more than one potential recaller is RP B.7 in Figure 6b which has two potential recallers, [A.1:] and [A.5:], until A.10. This means that RP B.7 must remain intact until A.11 (even after [A.5:] is successfully completed at A.10). Therefore, the number of RPs maintained by a process X is always less than or equal to the cardinality of PRS(X). PRS(X) is of course a subset of on-going or partially validated RBEs of the processes in the system.




Figure 6b A branch RP (B.7) having two potential recallers

## 3.2 Reduction of the number of RPs

Although no redundant RPs are maintained under the RP management rule R2 given in the preceding section, the number of RPs maintained at one time could, in many cases, exceed the tolerable limit (imposed mainly by storage space available). For example, consider Figure 7a which looks similar to but possesses the opposite characteristics of Figure 2b from the RP management point of view. (Every RBE in Figure 2b is completely validated as its associated validation test succeeds.) Each time a validation test succeeds, it results only in a partial validation because there is a potential recaller which is active at that time. Therefore, no RPs could have been discarded by A.p. If process A passes validation test A.p, then all the RPs (except B.25) can be discarded.

中非自己




Figure 7a A system history

In order to avoid intolerable accumulation of partially validated RBEs and associated RPs in a process X, process X can safely remove old RPs which have low probability of being used. For example, RP B.1 or B.7 in Figure 7a is considered to have a comparatively low probability of being used because it can be used only when all the subsequent RBEs (by both processes A and B) that have been partially validated were actually wrong. Therefore, process B may remove B.7 and thus sacrifice the capability of rolling back to the most recent valid execution point B.7 in the case where RBE [A.5:] is discarded. Process B must retain base RP B.1 after discarding RP B.7. If RBE [A.5:] is later completely validated, then RP B.1 can also be discarded. If [A.5:] is discarded, then process B can immediately declare that RBE [B.1:] has failed and then roll back to B.1 as if it had made a retry from B.7 and failed the validation test of [B.1:]. This will cause process A to roll back to A.3. Therefore, process B as well as process A can still be recovered as long as it maintains the oldest RP, although it sacrificed the ability to make a minimumdistance rollback every time. In other words, a process can trade increase of rollback distance (in case of less probable rollbacks) for reduction of RPs.

<u>Definition</u>: (D11) A base or branch RP r is said to be <u>supported</u> <u>by</u> a base RP q if r was established during RBE [q:]. For example, RP B.7 in Figure 7a is supported by RP B.1. Also RP A.5 in Figure 6b is supported by RP'A.1.

A two-part rule for safe reduction of RPs is now given.

## Rule: (R3) "RP reduction"

(R3.1) A branch RP r can be removed if (1) its immediately preceding RP q is a base RP and (2) r is supported by q. Once removed, r is called a <u>defunct branch</u> of q. If process X is required to roll back to defunct branch r, it will immediately notify other processes and the monitor that RBE [q:] has failed and then it will roll back to q. (R3.2) A base RP r can be removed if (1) its immediately preceding RP q is another base RP and (2) there are no remaining RPs supported by r. Once removed, r and its defunct branches become defunct branches of q. When process X removes r, it notifies other processes and the monitor that the role of RBE [r:] as a potential recaller is taken over by RBE [q:]. If process X is required to roll back to defunct branch r, it will immediately communicate that RBE [q:] has failed and then it will roll back to q.

The immediate effect of removing a branch RP is local to the process. However, the effect of removing a base RP may propagate to other processes. For example, suppose that process B in Figure 7a first removed branch RPs B.7 and B.15 and then removed base RP B.9. Now whenever process B is required to roll back to B.9, it has to roll back to B.1. This means that process A will never roll back to A.11; instead it will be required to roll back to A.3. In other words, the role of [B.9:] as a potential recaller has been taken over by [B.1:]. Therefore, if a base RP X.j has been made a defunct branch of another base RP X.i, RBE [X.j:] must be removed from the PRSs of processes and of the monitor. Removal of [X.j:] from the PRS of a process Y may enable discard of RPs in the process Y. Figure 7b shows the result after process B removes the five RPs B.7, B.15, B.9, B.23 and B.17 in sequence. Again RPs A.3, A.21 and B.1 can be discarded when validation test A.p succeeds.




Figure 7b Result after process B removes five RPs from 7a

Implementation of the rules for RP establishment, discard, and reduction is discussed in the next section.

## 3.3 Implementation of the RP management rule

#### 3.3.1 Store structures, PRS maintenance, and mailbox operations

Figure 8a depicts store structures in an abstract form. Each process or monitor owns an independent store space. A process store (PS) which is an extended recovery cache, consists of a <u>main stack</u>, a <u>Cache store</u>, and a <u>table PRST</u> containing the PRS of the process. As in the recovery cache shown in Figure 1b, a main stack provides space for local variables of internal procedures and monitor

procedures that have been entered by a process but not exited. A cache store, which is an extension of a cache stack (shown in Figure 1b), contains information necessary for validation and rollback. Although the PRS of a process as a whole is contained in the table PRST, the PRS of each RP is recorded in a cache store (detailed in section 3.3.2). Thus information on the PRS of a process as a whole can also be assembled from the PRS records of RPs. Table PRST within a process store is redundant in a sense but its use is motivated by an efficiency consideration. Updating table PRST always accompanies updating some of the PRS records of RPs are transparent to the program designer; the processor system automatically provides and manages these.




Figure 8a Process store and monitor store

A monitor store (MS) consists of a <u>shared data store</u>, a <u>table</u> <u>PRST</u>, and <u>mailboxes</u> which are queues of messages addressed to

processes. Also attached to each entry (i.e., potential recaller name) in table PRST(M) of monitor M is a queue of RP names.

## Notation:

(N6) The process store of process X is denoted by PS(X) and the monitor store of monitor M is denoted by MS(M). The mailbox of process X within MS(M) is denoted by MB(X,M), where the second argument M may be omitted if there is no ambiguity. (N7) A queue of RP names attached to the entry for RBE [X.a:] in

table PRST(M) is denoted by RPQ(M,[X.a:]).

Again table PRST and mailboxes in a monitor store are transparent to the program designer. These resources are used as follows.

When a potential recaller [X.a:] of monitor M becomes a new potential recaller of a process Y, process Y establishes an RP and inserts the name of the RP into RPQ(M,[X.a:]). When RBE [X.a:] is either completely validated or discarded, process X accesses table PRST(M) (after obtaining exclusive possession of M, of course). For every RP name r in RPQ(M,[X.a:]), process X puts a message in the mailbox for the process Y that established RP r. It then deletes [X.a:] (as well as RPQ(M,[X.a:])) from table PRST(M) and releases M. The message is either a <u>complete validation notice</u> "[X.a:] associated with r has been completely validated" or a rollback notice "[X.a:] has failed, so roll back to r" depending upon how RBE [X.a:] has deceased. If RBE [X.a:] has been discarded, process X also removes the RBEs and the branch RPs of process Y that were initiated or established later than r, from table PRST(M). (This implies that RBEs and RP names must be assigned such that they provide the ages of the RBEs and RPs.) Then later when process Y gains the monitor for some reason (e.g., update, reference, notification to the monitor of the decease of an RBE, etc), it checks the mailbox first. If there is a message, process Y picks it up, releases the monitor,

and interprets the message before regaining the monitor to take the intended action. When process Y regains the monitor, it again checks the mailbox first. Therefore, <u>monitor acquisition and mail check</u> form a single inseparable operation.

Note that there is a variable time gap between the decease of an RBE and the receipt of its notice by other processes because each process checks a mailbox at its own pace rather than being interrupted when mail is deposited. This means that a process could keep a defunct RBE in its table PRST for some time, but this cost seems well justified, considering the complexity of an entirely interrupt-driven implementation.

However, a situation may arise where a process X never accesses a monitor M after a rollback notice is put in the mailbox MB(X,M). Therefore, it is not possible to completely do away with an interrupt. A process interrupt used to inform a process of the existence of messages in a mailbox can be implemented in various ways. In this paper, it is simply assumed that a system contains a programmertransparent "watchdog" process which periodically examines all the mailboxes and can force any process in the system to check its mailbox if the process has one or more messages that have been in the mailbox for a time exceeding the preset limit.

When a process Z passes the validation test of an RBE [Z.a:], it needs to determine whether RBE [Z.a:] has been partially validated or completely validated. To make this decision, process Z in general needs to check the status of every member of  $PR^{\ddagger}([Z.a:])$  (refer to definition D10). Therefore, a process must know not only the PRS but also the PR<sup>‡</sup> of its RBE that consists of both the PRS and the IPRS (refer to definitions D6 and D8). As will be shown in section 3.3.2, the IPRS of each RBE is recorded in the cache store. Whereas a process Z learns of its new potential recallers without any delay and

its table PRST(Z) as well as its record of the PRS of each RP is always up-to-date, the process Z learns of new indirect potential recallers of its RBE [Z.a:] with some delay. This is because process Z is informed of new indirect potential recallers through the notices sent by other processes. To be more specific, when RBE [Y.c:], a potential recaller of RBE [Z.a:], has been partially validated, process Y identifies all the members of  $PR^{\bullet}([Y.c:])$  known to itself by that time and attaches the (possibly incomplete) information on PR<sup>\*</sup>([Y.c:]) to a partial validation notice (i.e., a notice of the success of validation test Y.d) sent to process Z. Upon receiving the notice, process Z updates not only its record of the status of [Y.c:] (kept in both table PRST(Z) and its PRS record of an RP) but also its record of IPRS([Z.a:]) kept in its cache store. Since information on  $PR^{\bullet}([2.a:])$  is not collected at one time, a question may arise as to whether there is danger that process Z will incorrectly judge its RBE to have been completely validated while there is an on-going RBE of another process which is actually a member of  $PR^{*}([2.a:])$  but not yet known to process Z. The following lemma settles this question with a proof that a process always judges the validation status of its RBEs correctly.

Lemma: (L2) The members of  $PR^{\ddagger}([Z.a:])$  known to process Z at a particular time cannot all have the "partially validated" status until all the members of  $PR^{\ddagger}([Z.a:])$  become known to process Z with the "partially validated" status. (Proof in Appendix A)

In summary, a process accesses a monitor store not only for an update of or a reference to the shared data store but also for updating table PRST(M) and putting messages in mailboxes. (The latter accesses are transparent to the program designer.) A prerequisite for taking any of these actions is that the process obtain exclusive possession of the monitor and ensure that its mailbox is empty. If the mailbox is not empty, the process must pick up all the messages

and immediately release the monitor. A complete procedure (P1) for message interpretation which follows the release of the monitor is described in Appendix B.

## 3.3.2 Cache store and recovery point (RP) management

The structure of a cache store (which is a part of a process store) is a tree of cache segments as depicted in Figure 8b. Figure 8b actually corresponds to process A in Figure 8c. A cache segment roughly corresponds to a region of a cache stack in Figure 1b. That is, establishment of an RP r means creation of a cache segment CS(r) while discard of RP r means merging of CS(r) into its immediate predecessor cache segment. There exists a <u>one-to-one correspondence</u> between an RP and a cache segment; in implementation, both the RP and the cache segment may be referred to by the same identifier. (Furthermore, an RBE may be represented by the name of the base RP established at its beginning and thus each potential recaller of a process or a monitor may also be referred to by a base RP name in implementation.) The terms "base cache segments" and "branch cache segments" carry meanings analogous to base and branch RPs. There is a table, called <u>RP directory</u>, in which an entry consists of an RP name, the corresponding instruction address, and a pointer to the associated cache segment.

The tree structure represents the <u>support</u> relation among RPs. For example, cache segment CS(A.6) in Figure 8b is linked to CS(A.1) because RP A.6 is supported by RP A.1. This tree structure facilitates safe reduction of RPs by the rule R3 if the number of RPs exceeds a limit determined by storage space available. In addition, since this tree provides information on the relative ages of the existing RPs, it facilitates locating the immediate predecessor of every cache segment and thereby facilitates merging of cache segments. For example, if RP A.6 is to be discarded in Figure 8b, the immediate

2.432




Figure 8b A cache store Figure 8c A process owning the cache store in 8b


predecessor of CS(A.6) is found to be CS(A.4) from the tree and thus merging of CS(A.6) into CS(A.4) takes place.

More detail on a cache segment is given in Figure 8d. A cache segment CS(r) contains a tree linkage, a base/branch indicator, either PRS(r) if RP r is a branch RP or IPRS([r:]) if RP r is a base RP, and variable assignment records (already shown in Figure 1b). It also contains a "monitor snapshot" that will be described in the next section. Figure 8d also shows that a special record which is a pointer to a region which has been separated out of the main stack, may be contained in the assignment records area. To illustrate such a situation, note that cache segment CS(A.4) is used from A.4 to A.6 (in Figure 8c). A region of the main stack that corresponds to [:A.5] is discarded at A.5. This region must be saved in CS(A.4) because rollback to A.4 includes restoration of the region in the main stack with the values that existed at A.4. This example also points out that local variables of RBE [:A.5] must be treated as non-local

154

243-6

variables from A.4 to A.5. Therefore, local variables of RBE [:A.5] can be restored to the values at A.4 by relinking the region saved (at A.5) in CS(A.4) into the main stack and then undoing the assignments recorded (between A.4 and A.5) in CS(A.4).



140 1

111

#### Figure 8d A cache segment

## 3.4 Minimal number of monitor snapshots

We now turn to the problem of saving and restoring monitor states. See Figure 9a. When process A fails validation test A.p and rolls back to A.1, process B rolls back to B.4. In addition, monitor M must be restored to the state that existed immediately before the first update A.3 by the failed RBE [A.1:]. In order to prepare for this monitor restoration, the responsible process A must record the original state of M before it modifies M at A.3. Unlike the main stack of a process which is recorded incrementally by making assignment records, the recording of a monitor state is performed by creating a snapshot of the entire shared data store and keeping the snapshot in a cache segment of a saving process.

Notation: (N8) A wavy line crossing a shaded column which represents the state history of a monitor M, represents creating a

#### snapshot of M by a process.




Figure 9a Creation of a monitor snapshot (at A.3)

On the other hand, there is no need for a process to take a snapshot of a monitor at the beginning of a reference to the monitor. To illustrate this, if process B in Figure 9a failed validation test B.6 and rolled back to B.2 to make a retry, process A would not be aware of the rollback of B. Figure 9b shows such a system history. As shown, process B makes a monitor reference (B.4') again during the retry. If monitor operation A.5 were a monitor reference, then the monitor state referenced at B.4' (during the retry) would be identical to the state referenced at B.4 (during the previous unsuccessful try). In such case, creating a snapshot of the monitor at the beginning of monitor reference B.4 was clearly unnecessary. If A.5 is a monitor update as shown, then either the information deposited at A.5 is not needed for reference B.4' (or B.4) or reference B.4 was executed incorrectly. This is because of the asynchronism among processes in a system of cooperating parallel processes. Each process must be designed to wait in a condition queue if the monitor does not contain the desired information. If process B should have waited from A.4 until process A supplied the desired information at A.5, then the monitor will contain all the desired information at reference B.4" during the retry. On the other hand, if the monitor contained all the

desired information at B.4, then at monitor update A.5 process A would not know whether process B has already made a reference B.4 and thus would not destroy the information desired at B.4 (unless the process A is faulty). In addition, the information that process A supplies at A.5 will not be needed at B.4'. Thus the monitor will again contain all the desired information at B.4'. Therefore, a monitor reference never accompanies a monitor state recording.




Figure 9b Monitor reference (B.4) not accompanying a monitor recording

Note in Figure 9a that monitor update A.5 is not accompanied by a monitor recording. This is because the most recently established base RP is A.1 and process A has already made a monitor update along with a snapshot before A.5. In other words, any spontaneous rollback of process A occurring after A.5 will be made to base RP A.1 (or to an earlier execution point) and thus will involve restoration of the monitor to the state that existed before the first update A.3 by RBE [A.1:] which precedes A.5. The rule for recording monitor states is stated below.

<u>Rule</u>: (R4) "<u>Monitor recording rule</u>": A snapshot of a monitor must be taken when (and only when) an RBE is about to become a potential recaller of the monitor (at a monitor update). Such an

#### update is called an R-chaining update.

In systems using one monitor, every R-chaining update is the first update made by a process X during its RBE [X.a:]; in systems using multiple monitors, an update which is not the first to be made by a process during its RBE can be an R-chaining update as will be shown in section 4.

Once an RBE e is completely validated, the monitor snapshots taken at monitor updates during e may be discarded unless there is another on-going or partially validated RBE f that encloses e and had not made a monitor update before e began. For example, see Figure 9c. When validation test A.7 succeeds and thus RBE [A.4:] is completely validated, the monitor snapshot taken at A.6 is discarded because the enclosing RBE [A.1:] already made a monitor update at A.3. On the other hand, the monitor snapshot taken at B.12 can not be discarded when validation test B.13 succeeds, because the enclosing RBE [B.9:] had not made a monitor update before [B.11:] began. That is, merging of cache segment CS(B.11) into CS(B.9) should involve moving the snapshot taken at B.12 into CS(B.9).

## 3.5 Handling of wait and signal instructions

Assumption A.4 is removed now. A monitor procedure may involve one or more executions of a wait instruction and at most one execution of a signal instruction (at the end). Condition queues are now a legitimate part of the shared data store; they must be included in a snapshot and in a monitor restoration. Three aspects of executing such a procedure which are not present when executing a monitor procedure without any wait or signal instructions are: (1) treating segments of a monitor procedure execution as atomic (uninterruptible) monitor operations (with respect to both process interaction and Rchaining); (2) recalling an active process into a condition queue; (3)




Figure 9c A system history

notifying a waiting process of a rollback.

First, when a process executes a monitor procedure that has wait and signal instructions, it generally goes through an alternating sequence of monitor-possessing periods and waiting periods during which it does not possess the monitor. Only the process activity during each of those monitor-possessing periods is uninterruptible (by other processes) and thus is an atomic monitor operation. As before, an atomic monitor operation is classified as a reference operation, an update operation, or a reference-update operation. Since it is generally impossible to predetermine a sequence of atomic monitor operations involved in execution of such a monitor procedure, a practical approach is to classify the monitor procedure as a whole and then pass that classification to all of its atomic monitor operations as they are dynamically defined. Note that execution of a wait or signal instruction should be treated as an update action since it changes the content of a condition queue that is a part of the shared data store. Analogously, when a waiting process is awakened, the awaking action is treated as a reference action since the awakened

159


process received information (i.e., wakening signal) from the signalling process. In addition, an awakened process checks its mailbox first. Thus the rule that obtaining monitor possession and checking a mailbox form an inseparable operation still holds.

## Notation:

(N9) A waiting period of a process is represented by a discontinuity in the vertical line that represents the progress of the process.
(N10) An undirected horizontal line represents a monitor referenceupdate operation.

For example, process A in Figure 10a executes a monitor procedure (involving wait instructions) from A.3 to A.8. The monitor procedure execution consists of three atomic monitor reference-update operations (A.3, A.6, and A.8). Process A is in a condition queue after A.3 until the beginning of A.6 (at which time it is awakened by the signal generated by B at the end of B.5), and again after A.6 until the beginning of A.8. Note that process A establishes an RP at (the beginning of) A.6. Actually a process may establish multiple RPs during a single monitor procedure execution if the execution involves multiple atomic monitor operations.

Second, restoration of the monitor, which is required when a process rolls back to an RP, may include recalling some processes into the condition queues in which the processes slept previously. For example, assume that process B in Figure 10a fails validation test B.9 and needs to roll back to E.4. Process B is then responsible for restoring the monitor to the state that was recorded at monitor reference-update B.5, which must include restoration of the condition queue that contained process A. Obviously process B can not restore the queue by itself but it can only request (by mail) process A to roll back to RP A.6 and return into the condition queue. When process A has returned into the queue, process B must detect that the monitor



223 1

Figure 10a A system history containing waiting periods of a process

store has been completely restored and then roll back to B.4.

To implement this scheme, a monitor store incorporates the following resources transparent to the program designer: a register DOOR, two single-position condition queues MRP and RCPR, and two multiple-position condition queues UNLOCK and PRTR. (Here names MRP, and PRTR were derived from "monitor-restoring process", RCPR, "recalled process", and "processes to roll back out of monitor procedures", respectively.) When DOOR is in a "locked" state, the shared data store can not be accessed by any process except the monitor-restoring process that has locked the store. A process which has obtained monitor possession checks its mailbox but if it finds the shared data store locked when it accesses the store to perform an operation on it, then the process will execute "wait(UNLOCK)". Therefore, queue UNLOCK keeps a set of processes that are waiting for the shared data store to be unlocked. Queue MRP is a single-position queue in which the monitor-restoring process that has already restored the shared data store except condition queues and locked the shared data store may be waiting. A process which has received a return request (from the monitor-restoring process) returns into special queue RCPR and then the monitor-restoring process, solely

capable of accessing the locked shared data store including condition queues, transfers the recalled process from RCPR to the destination condition queue w. (The name of the queue w is obtained from the monitor snapshot.)

For example, if process B in Figure 10a becomes responsible for restoring the monitor to the state that existed immediately before B.5, then it performs the following in sequence:

 restores the shared data store except for the condition queues by using the snapshot taken at B.5;

(2) learns, by comparing the snapshot with the current state of condition queues, that process A must be returned into a condition queue;

(3) sets DOOR to "locked", thereby locking the shared data store;
(4) puts a recall notice "roll back to RP r and return to special condition queue RCPR" into mailbox MB(A);

(5) executes "wait(MRP)" (thereby releasing the monitor).

Therefore, a process which has received a recall notice performs the following in sequence:

(1) rolls back to an RP;

(2) obtains the monitor possession;

(3) executes a special instruction "signal(MRP)-and-wait(RCPR)" which causes the monitor-restoring process to be awakened from MRP and the recalled process itself to enter RCPR.

The awakened monitor-restoring process performs the following in sequence:

(1) if RCPR is not empty, transfers the recalled process in RCPR into the destination condition queue w, where w is identified from the monitor snapshot;

(2) checks if the condition queues have been completely restored (by comparing the monitor snapshot with the current state of the queues);

(2.1) if so, unlocks the shared data store by changing DOOR into an "open" state, executes "signal(UNLOCK)" (thereby releasing the monitor), and rolls back to an RP to make a retry;

. .. ?

(2.2) otherwise, executes "wait(MRP)".

When a process is ready to exit from a monitor procedure while the shared data store is not locked, the process examines programmertransparent queue UNLOCK and if it is not empty, executes "signal(UNLOCK)" or else simply exits.

Now suppose a process X decides to restore a monitor to a previous state first and then to roll back to a base RP X.q. Process X obtains the monitor possession and checks its mailbox as usual. If there is a recall notice from process Y asking X to roll back to a branch RP X.r and return into special queue RCPR, then the shared data store has already been locked by process Y and thus process X compares base RP X.q with branch RP X.r. If branch RP X.r was established before base RP X.q then process X will try to roll back to RP X.r and enter into RCPR. Otherwise, process X must reestablish the shared data store to a state preceding the state which Y has been trying to reestablish. Process Y is now asked to roll back to the RP established when it became R-chained to RP X.q. Therefore, after learning that base RP X.q was established before branch RP X.r, process X performs the following in sequence:

(1) obtains the monitor possession;

(2) leaves rollback notices into appropriate mailboxes including that of process Y;

(3) determines whether or not there is a process that X has to recall into RCPR:

(3.1) if there is, executes "signal(MRP)" so that process Y may be awakened to receive the rollback notice while process X rolls back to an RP to make a retry;

(3.2) if there is not, executes a special instruction

"replace(MRP)" which causes the process Y in queue MRP to be replaced by the process X executing the instruction. As a consequence, process Y takes possession of the monitor. Once the process Y in MRP is awakened, it will read the rollback notice.

Third, restoration of a monitor may include driving processes out of some condition queues. For example, assume that process B in Figure 10b has failed validation test B.p. At this point process A is sleeping in a condition queue and thus will not check its mailbox unless it is awakened. Process B should therefore waken process A so that process A may read the rollback notice. The programmertransparent multiple-position queue PRTR in a monitor store is used to buffer the processes that have been waiting in condition queues and need to be awakened to read rollback notices. When an RBE e of process X fails, process X accesses monitor store MS(M) and examines RPQ(M,e). Then process X performs the following in sequence:

(1) puts rollback notices in the mailboxes of all the processes that established the RPs contained in the RP queue.

(2) moves each of those processes that established RPs contained in the RP queue and have been sleeping in condition queues, into special queue PRTR by executing a special instruction "move-to-PRTR(conditionqueue-name)";

(3) locks the shared data store;

(4) executes a special instruction "signal(PRTR)-and-wait(MRP)" which causes a process Y at the front of queue PRTR to be awakened while process X enters into queue MRP. The awakened process Y then reads the rollback notice.

The actions taken by a process while releasing a monitor without executing a signal instruction are summarized as follows.

Procedure: (P1) "Monitor exit"
(case 1) DOOR = "open":




Figure 10b A process (A) that needs to be driven out of a queue

if UNLOCK is empty

then simply release the monitor;

else execute "signal(UNLOCK)";

(case 2) DOOR = "locked":

if PRTR is empty

then execute "signal(MRP)";


else execute "signal(PRTR)";

## End-Procedure

Clearly the message interpretation procedure Pb (in Appendix B) must now be extended to handle the situations discussed in this section. The extended version will not be detailed in this paper.

## 3.6 Indirect recovery

We now consider the case in which a process that has produced erroneous information for other processes cannot have an opportunity to execute its own validation test. The system would crash unless additional features have been incorporated. In Figure 11, assume that process A stores erroneous information into the monitor store at A.3. Process B takes the erroneous information at B.4 and subsequently fails the validation test at B.p. A retry by process B might fail again at B.p since the erroneous information generated at A.3 is still in the monitor and is referenced again. Meanwhile process A is not aware of the failure(s) of process B and is waiting inside a condition queue for a wakening signal that has to be supplied by process B (after B.p) but has not been produced because process B has not passed B.p. In a sense, this is a deadlock situation.



## Figure 11 A process (A) entering a condition queue after depositing bad information

If process B does not maintain any RP earlier than B.1, then process B will have to be abandoned after the unsuccessful retries with all the available alternates and the system will crash. In this case, the system crashes despite the possibility that validation test of RBE [A.2:] may be able to detect the error and a retry by process A from A.2 may circumvent the error. That is, the resources in the system are not fully utilized.

There are two possible solutions to this problem. One is to make the programmer-transparent watchdog process (introduced in section 3.3.1) also responsible for periodically examining the status of every process and, upon detection of a process that has spent an excessive amount of time in a condition queue, forcing the process to roll back to the immediately preceding base RP and to begin a retry. A process I that has exhausted all the alternates waits (at the point of the last failure) until another process I that interacted with X and has slept long, is forced by the watchdog process to roll back. Process I

sends out the notice of this rollback and, upon (being awakened by the watchdog process and) receiving the notice, process X initiates another retry. The other solution is to allow S-propagation as a last resort when process X has exhausted all the alternates and is about to be abandoned. That is, process X requests the processes that have produced information which was referenced by X, to roll back to their earlier base RPs, and thereafter process X makes a retry. This exception (i.e., S-propagation) can be justified since the system would have crashed anyway. However, the first approach of relying upon the watchdog process may allow faster recovery in many cases. Either way, the error is indirectly detected and recovered.

Suppose now that process B in Figure 11 maintains an RP B.0 preceding B.1 and its rollback to B.0 entails the rollback of process A to RP A.a preceding A.2 (through R-propagation). Assume, as before, that process A stores erroneous information at A.3. As process B repeatedly fails at B.p and rolls back to B.0 (once every n failures at B.p, where n denotes the number of alternates within the RB originally entered at B.1), process A will repeatedly roll back to A.a and reenter the RB originally entered at A.2. Again this looping situation cannot be circumvented unless process A executes a new alternate, starting at A.2. Therefore, it is desirable for a process to try a new alternate at some time if it is repeatedly forced to reenter the same RB.

123

# 4. Fault-tolerant monitors and extended recovery caches in systems containing multiple monitors

This section discusses the problems introduced by the systems containing more than one monitor and solutions to those problems. Systems without nested monitors are considered in section 4.1 and then systems with nested monitors are considered in section 4.2.

## 4.1 Systems containing multiple non-nested monitors

If a process can access multiple monitors, then the process must in general maintain snapshots of multiple monitors and its rollback may involve restoration of multiple monitors. Process B in Figure 12a is such a process. An RBE [B.a:] of process B may become a potential recaller of both M1 and M2 and through them, a potential recaller of A and C. The extension of both a fault-tolerant monitor and an extended recovery cache to handle this is obvious and thus is not elaborated.




Figure 12a A system of three processes and two non-nested monitors

A less obvious problem is that of handling a rollback chain formed through multiple monitors. For example, a rollback chain may be established in Figure 12b which connects RBE [A.1:] of process A to process C (at C.5) through three other system components: monitor M1 (at A.2), process B (at B.3), and monitor M2 (at B.4). In that case, rollback of process A to RP A.1 will require rollback of process B to RP B.3 which will in turn require rollback of process C to RP

STER P

C.5. A natural path through which a rollback notice or validation notice is sent is the rollback chain itself. Therefore, when process B is about to excute an update at B.4 that R-chains RBE [A.1:] to M2, it must detect that the monitor (M1) through which it became R-chained to RBE [A.1:] is different from the monitor (M2) which it currently R-chains the RBE to, and must record this fact in cache segment CS(B.3). Process B will then be responsible for relaying a rollback notice or validation notice (related to [A.1:]) to the processes that may become R-chained to [A.1:] through M2. If process B is asked to roll back to B.3, it can perform the following in sequence: (1) finds from CS(B.3) the record of R-chaining [A.1:] to M2; (2) obtains possession of M2 and restores the shared data store; (3) finds RP C.5 from RPQ(M2,[A.1:]) and puts a rollback notice in the mailbox of process C;

- ----

(4) releases M2 and rolls back to B.3.




Figure 12b A rollback chain connecting five system components

A notice of the validation of [A.1:] can be relayed in an analogous manner. In short, if an RBE [X.a:] of a process X has become a potential recaller of a monitor M through an update by another process Y, then process Y serves as a messenger or acting agent of RBE [X.a:].

In systems using multiple monitors, the function of a watchdog process needs to be extended further. To see the need, consider a process X waiting in a queue within monitor store MS(M2) while another process Y puts a recall notice in the mailbox of process X within another monitor store MS(M1) and enters queue MRP. If process X is waiting for a wakening signal from process Y, then both processes are deadlocked until the special watchdog process intervenes. The watchdog process now has to waken process X from the condition queue and then force it to release M2 and check the mailbox MB(X,M1).

1 3


#### 4.2 Systems containing nested monitors


If a monitor procedure p includes calls to other (nested) monitor procedures, then execution of p is treated as a compound monitor operation which may be broken into several atomic operations between which RPs may be established.

Notation: (N10) A continuous execution of a monitor procedure including calls to nested monitor procedures is represented by a vertically shaded horizontal column.

For example, consider the system in Figure 13a of which a segment of execution history is depicted in Figure 13b. Process A executes a monitor procedure that belongs to M1 and involves both a reference to and an update of M1, from A.3 to A.7. Similarly, process C executes a compound monitor operation from C.2 to C.8. On the other hand, the monitor operation C.9 is an atomic monitor operation since the monitor procedure (of M2) executed does not involve either a call to M3 nor an execution of wait or signal instruction. For the same reason, every execution of a procedure of M3 shown in the figure is an atomic monitor operation. RBE [A.1:] becomes a potential recaller of M3 at A.4, and the snapshot of M3 taken at this time is appended to the snapshot of M1 taken at A.3. Process C then becomes R-chained to RP

A.1 at C.5 and thus an RP is established. This RP establishment involves checkpointing of the state of both process store PS(C) and monitor store MS(M2) (i.e., creation of a cache segment in PS(C) and taking a snapshot of MS(M2)).








Figure 13b A history of the system in 13a

Given that taking a snapshot of a nested monitor and establishment of an RP are performed as mentioned above, another area that requires an extension is communication of rollback notices or validation notices among processes. A message communication scheme is given below. First, when a process in possession of several nested monitors executes wait(q) to enter a condition queue q in the last acquired monitor Mn, it releases only Mn but it maintains the possession of other earlier acquired monitors while sleeping in q. Thus a sleeping process may be in possession of some monitors. In order to allow the mail kept in the mailboxes within such a monitor (possessed by a sleeping process) to reach the receiving processes, the mailboxes must be accessible to any process. That is, a sleeping process does not have complete exclusive possession of such a monitor but only keeps the shared data store of the monitor locked; another process may acquire the monitor just to check a mailbox, find the shared data store locked, and thus enter the queue UNLOCK (introduced in section 3.5).

189.5

Second, a nested monitor maintains mailboxes only for system components (i.e., processes or monitors) that have direct access capabilities to the monitor. For example, monitor M3 in Figure 13a maintains mailboxes only for two monitors M1 and M2.

Third, mail addressed to a process which is R-chained to a monitor M is forwarded through the R-chain. For example, if process C in Figure 13a, which has become a potential recaller of M3 through M2, needs to send a message to process B which is R-chained to M3 through M1, then it can put the mail addressed to process B in the mailbox within M3 <u>maintained for M1</u>. In a sense, M1 is viewed as a <u>cover</u> of process A or B when either process accesses M3 through M1. This mail can reach process B in two ways. First, if process B accesses monitor M3 through M1 before process A, it checks the mailbox for its cover M1. Since the mailbox is not empty, process B picks up the mail, releases M3, and then opens the mail. Process B learns that the mail is addressed to itself and thus releases M1 before starting the interpretation of the mail. In the other case where process A accesses M3 through M1 before process B, it takes the mail (addressed

to B) from the mailbox within M3 maintained for its cover M1, releases M3, and puts the mail into the mailbox MB(B,M1). Process A reaccesses M3 and the mail will then be read later when process B accesses M1. Therefore, both processes A and B are responsible for checking the mailbox within M3 maintained for their common cover M1.

The above scheme implies: when a process X in an RBE that is a potential recaller of a nested monitor M decides to send a rollback or validation notice to another process Y that is R-chained to M, process X must know the R-chain leading to Y. Process X must use the R-chain as the destination address of the mail. To enable this, when a process becomes R-chained to a nested monitor M and establishes a branch RP, the name of the RP is prefixed by the name of the cover and then the prefixed RP name is inserted into the RP queue attached to table PRST(M). For example, when process C in Figure 13b becomes Rchained to M3 at C.5, the prefixed RP name M2\$C.5 is inserted into RPQ(M3,[A.1:]). If a monitor M is a multi-level nested monitor, then the RP name will be prefixed by the names of all the monitors on the R-chain being established.

#### 5. Shared resources not contained within a monitor

Enclosing some shared resources within a monitor may lead to an inefficient system because of the rule that a monitor may have no more than one of its procedures in execution at a time. Each use of such a resource by a process generally takes a large amount of time and thus there is strong motivation for allowing several processes to use the resource simultaneously as long as there is no danger. For example, it is sometimes safe to allow several processes to simultaneously reference the same sizable record (without modification). An efficient design would then provide a monitor in which processes, one at a time, obtain or return only access rights to a shared resource while the shared resource itself is located outside the monitor and may be used by several processes possessing access rights [H2]. Figure 14a depicts such a design and Figure 14b shows a typical structure of a program using a shared resource associated with but located outside a monitor. Program structuring in the form shown in. Figure 14b is not a requirement, however.




Figure 14a A shared resource SR associated with but located outside monitor M




Figure 14b Typical program structure for using SR in 14a

We assume that the portions (e.g., a statement or a block) of a program that uses a shared resource outside a monitor can be recognized through automated analysis of the program text; this is a prerequisite for applying the programmer-transparent coordination approach discussed so far to systems containing such a shared resource. A syntactic unit recognized as one using such a shared resource may be a statement, a block of statements, or the entire portion between the monitor procedure call for obtaining an access right and the other for returning the access right (depicted in Figure 14b). Execution of such a syntactic unit is treated as a unit operation on a shared resource and may involve reference, update, or both; it is analogous to the execution of a monitor procedure. Once a process obtains an access right to a shared resource SR, it may execute many unit operations on SR (each involving reference, update, or both) before returning the access right. Recovery of processes sharing a resource SR outside a monitor can be facilitated again by maintaining table PRST(SR) and operating mailboxes for the processes that may access SR, in a manner similar to that of managing table PRST and mailboxes within a monitor store. The only problem is the possibility of conflicts among several processes that possess access rights to SR and try to update table PRST(SR) or mailbox simultaneously.

A simple and natural solution is to enclose table PRST(SR) (together with the attached RP queues), mailboxes, and their management procedures within a monitor, called recovery monitor (RM) and denoted by RM(SR). This recovery monitor, unlike the monitor M in Figure 14b, is transparent to the program designer and can be provided by the processor system (in cooperation with a parallel program Before performing a unit operation on the resource SR, a compiler). process always accesses recovery monitor RM(SR) to examine table Acquisition of recovery monitor RM(SR) and the subsequent PRST(SR). mail check form a single inseparable operation as before. Although multiple processes may possess access rights to SR simultaneously, they can become potential recallers of SR or become R-chained to RBEs through SR one at a time only.

If the number of resources shared outside a monitor is large, then the number of recovery monitors provided will also be large. If a smaller number of recovery monitors is desired, then a recovery monitor can be provided for and associated with a group of shared resources as if the group of resources were a single large shared resource; the price paid is the increased frequency of process synchronization due to increased access to the same recovery monitor.

#### 6. Summary

Programmer-transparent coordination of process rollbacks in systems of interacting fault-tolerant processes is a goal pursued in this paper. The approach explored is based on the strategy of prohibiting rollback propagation due to suspicion, in keeping with the spirit of designing processes to harmoniously cooperate with one another. An important requirement that any practical scheme for automated coordination must meet is the maintenance of a manageable number of RPs at all times. Two useful rules were formulated to meet the requirement: maintenance of minimal RP sets based on PRSs, and safe discard of useful RPs under practical constraints such as limited memory space. A monitor mechanization, termed fault-tolerant monitor, and an extension of recovery cache were presented to demonstrate the viability of the automated coordination approach.

There is a trade-off between automated coordination approaches and programmed coordination approaches. Automated coordination involves greater time and space overhead than coordination by the program designer. On the other hand, rollback coordination, even with the help of language tools such as a conversation [R1], can often become an unbearable burden on the program designer. This limits programmed coordination to being practical only when it is applied at a relatively macroscopic level. In fact, an optimal approach in some situations may be a combination of programmed coordination and automated coordination approaches such that the program designer is concerned only with coordination at a more macroscopic level while coordination at a microscopic level is automatically handled by an intelligent underlying processor system equipped with fault-tolerant monitors and extended recovery caches. Such a combination as well as evaluation of the performance of an intelligent processor system presented in this paper remains as a subject for future study.

. 177

### References

[A1] Anderson, T. and Kerr, R., "Recovery blocks in action: a system supporting high reliability", <u>Proc. 2nd Int'l Conf. on Software</u> Engineering, 1976, pp.447-457.

[B1] Brinch Hansen, P., "The programming language Concurrent Pascal", IEEE Trans. on Software Engr., June 1975, pp.199-207.

[C1] Chandy, K.M., "A survey of analytic models of rollback and recovery strategies", <u>Computer</u>, May 1975, pp.40-47.

[D1] Dahl, O., Dijkstra, E.D., and Hoare, C.A.R., <u>Structured</u> <u>Programming</u>, Academic Press, 1972.

[D2] Dijkstra, E.W., "Hierarchical ordering of sequential processes", Acta Informatica, Vol.1, No.2, 1971, pp.115-138.

[H1] Hecht, H., "Fault-tolerant software for spacecraft applications", Tech. Rept. SAMS0-76-40, Aerospace Corp., Dec. 1975. (also in [Y2])

[H2] Hcare, C.A.R., "Monitors: an operating system structuring concept", <u>Comm. of ACM</u>, Oct. 1974, pp.549-557.

[H3] Horning, J.J., Lauer, H.C., Melliar-Smith, P.M., and Randell, B., "A program structure for error detection and recovery", <u>Lecture Notes</u> <u>in Comp. Sci.</u>, vol. 16, Springer-Verlag, 1974, pp.171-187.

[K1] Kim, K.H. and Ramamoorthy, C.V., "Recent developments in software fault tolerance through program redundancy", <u>Proc. 10th</u> <u>Hawaii Int'l Conf. on System Sciences</u>, Jan. 1977, pp.234-238.

23231

[M1] Meyers, M.N., Routt, W.A., and Yoder, K.W., "Maintenance software", <u>Bell System Technical Journal</u>, Special Issue on No.4 ESS, Sept. 1977, pp.1139-1167.

[P1] Parnas, D.L. and Wurges, H., "Response to undesired events in software systems", <u>Proc. 2nd Int'l Conf. on Software Engineering</u>, 1976, pp.437-446.

[R1] Randell, B., "System structure for software fault tolerance", IEEE Trans. on Software Engr., June 1975, pp.220-232.

[R2] Repton, C.S., "Reliability assurance for System 250: a reliable, real-time control system", <u>Proc. Int'l Computer Communication</u> <u>Conf.</u>, 1972, pp.297-305.

[R3] Russell, D.L., "Process backup in producer-consumer systems", Proc. 6th Symp. on Operatings Systems Principles, Nov. 1977, pp.151-157.

[S1] Shrivastava, S.K. and Banatre, J.P., "Reliable resource allocation between unreliable processes", Tech. Rept. SRM/177, Computing Lab., Univ. of Newcastle upon Tyne, (to be published in IEEE Trans. on Software Engineering).

[W1] Wulf, W.A., "Reliable hardware-software architecture", <u>IEEE</u> Trans. on Software Engr., June 1975, pp.233-240.

[Y1] Yau, S.S. and Cheung, R.C., "Design of self-checking software", Proc. 1975 Int'l Conf. on Reliable Software, pp.450-457.

[Y2] Yeh, R.T. ed., 'Special issue on fault-tolerant software', Computing Surveys, Vol.8, No.4, December 1976. Appendix A: Proofs of two lemmas stated in section 3

<u>Proof of L1</u>: To each current potential recaller e of a process there corresponds a valid RP r established by the process when RBE c became a potential recaller of the process. The RP r is obviously the most recent valid execution point of the process when RBE e has failed. On the other hand, to each RP r currently maintained by a process there correspond one or more current potential recallers of the process. Since the process needs to roll back when and only when any of its potential recallers fails, the process maintains no redundant RPs. Therefore, processes maintain the minimum number of RPs required to make every rollback with minimum distance. Q.E.D.

<u>Proof of L2</u>: Suppose that the members of  $PR^*([Z.a:])$  known to process Z at time t are all partially validated RBEs while there is an on-going RBE [X.e:] belonging to  $PR^*([Z.a:])$  but not known to process Z. Obviously RBE [X.e:] is an indirect potential recaller of RBE [Z.a:] and thus there must be a sequence of RBEs  $(e_1, e_2, ---, e_n)$ where  $e_1 = [X.e:]$ ,  $e_n = [Z.a:]$ , and  $e_1 (1 \le i \le n)$  is a potential recaller of  $e_{i+1}$ . Suppose  $e_k$ , where  $1 \le k \le n$ , is known to process Z at t while  $e_{k-1}$  is not. The notice of the partial validation of  $e_k$  must have included information on the then known members of  $PR^*(e_k)$  that includes  $e_{k-1}$ . In addition, when process Z received the notice, it must have learned both the fact that  $e_k$  had been partially validated and the fact that  $e_{k-1}$  was a member of  $PR^*(e_k)$ . Thus every  $e_i$ ,  $1 \le i \le n$ , must be a member of  $PR^*([Z.a:])$  known to process Z at t. This means that  $e_1$  (= [X.e:]) is an on-going RBE known to process Z, in contradiction to the assumption made at the beginning. Q.E.D.

Appendix B: A message interpretation procedure in systems using one monitor without wait or signal instructions

Procedure: (Pb) "Message interpretation (Y: process; M: monitor)"

{Intended-monitor-operation = The monitor operation that process Y would have performed if the mailbox, that contained the messages currently being interpreted, had been empty}

{Operation A = a monitor update or reference}

partially validated RBE [Y.c:]}

{Message 1 = "RBE [X.a:] that is a potential recaller of RP Y.r has been completely validated"}

{Message 2 = "RBE [X.a:] that is a potential recaller of RP Y.r has been partially validated, and the currently known PR\*([X.a:]) is ---"} {Message 3 = "RBE [X.a:] has failed, so roll back to RP Y.r"} {Message 4 = "base RP X.j has become a defunct branch of base RP X.i and

RBE [X.j:] is no longer a potential recaller of RP Y.r"}
{Message 5 = "RBE [W.a:] that is a previously known member of PR\*([X.b:]),
 where RBE [X.b:] is a potential recaller of RP Y.r, has been
 partially validated and the new members of PR\*([X.b:]) are ---"}

sort the messages in the chronological order of the RPs mentioned in the messages;

discard the messages placed after the first message of type Message 3 in the sorted list;

starting with the beginning of the sorted list, interpret each message as follows:

#### (case 1) Message 1:

(case 1.1) Intended-monitor-operation = A, B, D, or E:

if RP Y.r remains then

## begin

remove [X.a:] from table PRST(Y) and the record of PRS(Y.r); if PRS(Y.r) is now empty then

begin

discard RP Y.r;

if discard of RP Y.r has caused a base RP Y.q to have no branch RPs to support and RBE [Y.q:] has passed its validation test, then RBE [Y.q:] has become completely validated, so add its notification to the list of intended monitor operations (i.e., operations to be performed within the monitor store)

# end

```
end;
```

"continue" (i.e., if there is another message, interpret it; otherwise, regain the monitor);

(case 1.2) Intended-monitor-operation = C:

if RP Y.r precedes HP Y.c

then do the same as in (case 1.1)

else do nothing and continue;

(case 2) Message 2:

```
(case 2.1) Intended-monitor-operation = A, B, D, or E:
```

update the status of [X.a:] in both table PRST(Y) and the record of PRS(Y.r);

if there is a base RP Y.q supporting RP Y.r then

#### begin

update the record on PR\*([Y.q:]);

if RBE [Y.q:] has been partially validated and all the members of PR\*([Y.q:]) now have the "partially validated" status,

then RBE [Y.q:] has become completely validated, so

begin

discard base RP Y.q and the branch RPs including Y.r supported by Y.q;

add the notification of the decease of both RBE [Y.q:] and other RBEs that have become completely validated together with [Y.q:], to the list of intended monitor operations

-22.7

# end

else add the notification of the new members of PR\*([Y.q:]) and of the partial validation of [X.a:] to the list of intended monitor operations

### end;

continue;

(case 2.2) Intended-monitor-operation = C:

if RP Y.r precedes RP Y.c

then do the same as in (case 2.1)

else do nothing and continue;

(case 3) Message 3:

abolish the list of intended monitor operations and roll back to Y.r; (case 4) Message 4:

remove RBE [X.j:] from table PRST(Y) and the record of PRS(Y.r); continue;

(case 5) Message 5:

```
(case 5.1) Intended-monitor-operation = A, B, D, or E:
```

do the same as in (case 2.1) except RBE [W.a:] substituting for
[X.a:];

(case 5.2) Intended-monitor-operation = C:

if RP Y.r precedes RP Y.c

then do the same as in (case 5.1)

else do nothing and continue;

End-Procedure

# Acknowledgement

The authors wish to thank C. Hasselbach and L. Simoncini for helpful discussions during the research reported in part I, F. Farrand for helpful discussions on the work reported in part III, F. P. Dyke for his guidance during the initial period of this project, and H. Hecht for his suggestions and guidance at every stage of this project.