

AD-A061 502

HUGHES AIRCRAFT CO FULLERTON CALIF GROUND SYSTEMS GROUP
FLOATING DECK GRID MODULATOR.(U)
OCT 78 D V SAVAGE

F/G 9/1

DAAB07-77-C-2647


UNCLASSIFIED

DELET-TR-77-2647-F

NL

| OF |
AD
A061502







LEVEL

1

12 SC
A055681

Research and Development Technical Report
DELET-TR-77-2647-F

ADA061502

FLOATING DECK GRID MODULATOR

D. V. SAVAGE
HUGHES AIRCRAFT COMPANY
GROUND SYSTEM GROUP
FULLERTON, CA 92634

DDC
NOV 21 1978
F

DDC FILE COPY

October 1978

Final Report for Period March 1977 to May 1978

DISTRIBUTION STATEMENT
APPROVED FOR PUBLIC RELEASE;
DISTRIBUTION UNLIMITED.

Prepared for: US Army Electronics Technology & Devices Laboratory
ERADCOM

US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND
FORT MONMOUTH, NEW JERSEY 07703

78 11 14 028

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.


UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

19 REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER DELET-TR-77-2647-F	2. GOVT ACCESSION NO.	3. REPORTS CATALOG NUMBER
4. TITLE (and Subtitle) FLOATING DECK GRID MODULATOR	5. TYPE OF REPORT & PERIOD COVERED Final Tech Rpt March 1977 to May 1978	
6. AUTHOR(s) D. V. Savage	7. CONTRACT OR GRANT NUMBER(s) DAAB07-77-C-2647	8. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS Hughes Aircraft Company Ground Systems Group 1901 W. Malvern, Fullerton, CA 92634	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62705 11762705, AH94/E1-01	11. CONTROLLING OFFICE NAME AND ADDRESS US Army Electronics Research & Development Command ATTN: DELET-BG Fort Monmouth, NJ 07703
12. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) 34p.	13. NUMBER OF PAGES 18	14. SECURITY CLASS. (of this report) Unclassified
15. DISTRIBUTION STATEMENT (of this Report) Approved for Public Release; Distribution Unlimited.		
16. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
17. SUPPLEMENTARY NOTES		
18. KEY WORDS (Continue on reverse side if necessary and identify by block number) TWT Grid Pulser Solid State Grid Pulser Microwave Transmitter Components		
19. ABSTRACT (Continue on reverse side if necessary and identify by block number) The all solid state Floating Deck Grid Modulator has been completed and successfully tested. The design goals of pulse width, pulse amplitude, duty cycle, operation in a 50 KV gradient and circuit survival during multiple crowbars of the 50 KV power supply have been met. The rises and fall times are less than 700 nsec.		

142 370

78 11 14 028



ABSTRACT

The all solid state Floating Deck Grid Modulator has been completed and successfully tested. The design goals of pulse width, pulse amplitude, duty cycle, operation with a 50 kV gradient and circuit survival during multiple crowbars of the 50 kV power supply have been met. The rise and fall times are less than 700 nsec, and are limited by the pulse isolation transformer.

SUMMARY

The solid state Floating Deck Grid Modulator provides pulses of 1 to 12 μ sec duration with less than 700 ns rise and fall times, and with the TWT positive grid to cathode amplitude adjustable from 700 volts to 1000 volts. During the interpulse period, the TWT grid is maintained at -1000 volts with respect to the cathode. High pulse fidelity is maintained, with a pulse overshoot of 2% and a pulse to pulse stability of .002%. The Modulator is also capable of operation at a 6% duty cycle with a 10-12 μ s pulse width. In addition, the amount of circuitry that must "float" at the TWT cathode potential has been minimized, in order to improve both reliability and maintainability.

FINANCIAL STATUS

Total Manhours - 3045
Total expenditures - \$77,000

PROGRAM OBJECTIVE

This objective of this program was to develop a documented working model of a pulse transformer type TWT grid modulator with a block diagram as given in Figure 1 and with performance goals as given in Table 1. This particular configuration was chosen in order to minimize the amount of circuitry at the TWT cathode potential, and thus enhance reliability and maintainability. The pulse transformer secondary will drive the TWT grid directly while referenced to the -50 kV TWT cathode potential, while the primary of the transformer is driven by solid state circuitry operating at potentials ranging from 200 to 400 volts with respect to chassis ground. The secondary output is a 2 kV pulse to modulate the grid of a high powered TWT.

PROGRAM ORGANIZATION

The design portion of the program was accomplished in three separate phases corresponding to the three major design problems associated with a modulator of this type.

1. The transformer was designed to be able to continuously withstand a secondary to primary voltage stress of -50 kV DC and simultaneously exhibit a primary leakage inductance low enough to allow a secondary pulse rise time of 1 μ sec maximum.
2. The primary drive transistors were chosen to operate at high peak power dissipations at high temperatures but without failures due to secondary

breakdown. The primary drive circuitry operates with current rise and fall times $< 0.5 \mu\text{sec}$ to charge and discharge the circuit stray capacity.

3. Since the pulse transformer must be under damped to provide the short rise and fall times required, it exhibits overshoot and ringing. The phase stability requirements of the TWT therefore result in the requirement for regulation of the grid pulse top. Active circuitry was designed to perform pulse top clipping and regulating functions and negative bias clamp functions. The design requirement outline is shown below for reference.

FLOATING DECK FUNCTIONS

A block diagram of the Floating Deck is shown in Figure 1. The primary side of the pulse isolation transformer is driven by an all solid state circuit. The drive circuits are referenced to ground potential and power is supplied to them by a separate 200 volt positive supply. The trigger pulses are transformer coupled to the driver circuits and are converted to power pulses, with sufficient power to drive the Pulse Isolation Transformer primary winding.

The pulse top clipper regulator is in the form of a closed control loop that both clips the oscillations on the modulator transformer secondary and controls the level of the TWT grid pulse across the width of the pulse.

Since interpulse negative grid voltage must only maintain the TWT in the off state and is not otherwise critical, the bias supply is shunt regulated by a series string of zener diodes. In addition, the clamp supply clamps the negative overshoot from the modulator transformer to a level within the rating of the TWT.

Power is provided to the floating deck by a power isolation transformer. One secondary of this transformer provides power to the TWT filament regulator, which in turn provides stable power at 8V and 10A to the TWT filament. The voltage from the other secondary of the transformer is rectified, filtered, and used to supply regulated 30 Vdc to 80 kHz inverters, which in turn provide power to the various circuit components on the floating deck.

The TWT filament fault circuit and the TWT grid bias fault circuit provide optical signals through fiber optic couplers from the -50 kV level to TPQ-37 transmitter control unit (TCU) interfaces at ground level. If either the TWT filament voltage or TWT grid bias voltage deviate from preset limits, an appropriate signal is transmitted to the TCU and system operation is terminated.

DESIGN REQUIREMENT OUTLINE

I. MODULATOR TRANSFORMER

- a. Input/Output Voltage Levels
- b. Driving Point Impedance (Rise Time)
- c. Voltage Isolation Capability
- d. Size, Weight

II. DRIVERS

- a. GTO SCR
- b. NPN Bipolar Transistors
- c. PNP Bipolar Transistors

III. PULSE TOP CLIPPER

- a. Amplifier
- b. Control Element (Transistor)
- c. Voltage Shifters (Zeners)
- d. Input Circuits (Sensors)

IV. BIAS SUPPLY

- a. Bias for TWT
- b. Negative Clamp

V. INSTRUMENTATION

- a. Filament Fault
- b. Bias Fault

VI. POWER SUPPLIES

- a. TWT Heater
- b. 30 Vdc
- c. 80 kHz Inverters

OVERALL MODULATOR PERFORMANCE

Breadboards of the pulse transformer, the driver circuit, the bias circuit, the clamp circuit, the pulse top regulator and the fault circuit were completed. The circuits were first tested individually, and then connected together and tested as a unit in the form of the block diagram shown in Figure 1. The completed modulator was then connected to a load that simulates the grid of the TPQ-37 TWT final amplifier as shown in Figure 2, with waveforms of the modulator output pulse shown in Figure 3. Figure 3a is the waveform of the pulse top taken at 10 volts per centimeter. The figure shows the overshoot which is about 20 volts (2%) above the pulse center level. The rise across the width of the pulse is characteristic of the shunt type clipper regulator. Figures 3b and 3c show the rise and fall times of the output pulse to be $<0.7 \mu\text{s}$. Figure 3d is a photograph of the total pulse which shows the pulse rising from the bias level to the pulse top.

Figure 3e is the waveform of the center of the pulse top taken at 100 mv/cm. Since the exposure is the result of a repetitive waveform, the figure indicates that the pulse top is repetitive from pulse to pulse with vertical jitter on the order of 20 mv. This result is consistent with the specification requirement of .0025% pulse top stability. The pulse top regulator provides this necessary pulse stability, as well as permitting pulse amplitude adjustment from +700 volts to +1000 volts, while the bias circuit maintains the load at a negative 1 kV during the interpulse period.

Satisfactory operation was obtained at pulse widths between one and twelve microseconds, and at continuous duties up to 6% at the widest pulse widths. Table 1 summarizes the original design goals and the results achieved.

DETAILED CIRCUIT DESCRIPTION

The Pulse Isolation Transformer is the central and limiting component in the modulator design. After a preliminary design, the transformer equivalent circuit shown in Figure 5 was constructed for the preliminary tests of the driver circuits, where these tests indicated that the primary circuit power dissipations and pulse rise times would be reasonable. The "first cut" transformer design met the requirements for the completed modulator prototype. Two transformers were then constructed for test; one for low voltage tests to expedite the development, and a later unit with complete high voltage capability.

The modulator transformer is constructed on a core of 2 mil 80% Ni. The core geometry and material were selected to provide a 12 μ sec pulse width with minimum pulse top droop. The transformer construction is shown in Figure 4. Each primary winding is made of 2 mil copper foil to achieve closer coupling and thus a lower leakage inductance. The secondary winding is No. 26 AWG magnet wire. The primary and secondary are insulated for a 50 kV voltage gradient with Kapton and Kraft paper. The start and finish turns of each of the secondary windings are made of 1/4" copper tubing to minimize the voltage gradient to the surrounding ground potential.

The transformer provides the characteristics shown in Table 1 when loaded with the equivalent TWT grid circuit shown in Figure 2. Since these parameters were adequate for the intended system purpose, as shown in Table 2, no effort was made to improve the rise time. However, the results indicate that rise times on the order of 0.2 μ sec would not be unreasonable in a transformer of this kind. The high voltage transformer configuration was operationally tested with the completed modulator circuitry with a primary to secondary voltage stress of -50 kVDC while the transformer was immersed in liquid Fluorochemical FC78. The transformer did not exhibit any arcing or corona.

Three separate driver circuits were constructed to test with the transformer; a Gate Turn Off (GTO) SCR configuration shown in Figure 6 and two transistor configurations shown in Figure 7. The GTO unit was discarded because the gate leakage at high temperature could not be stabilized resulting in degradation of hold off capability with increasing temperature. Both transistor circuits worked well with the transformer but the NPN circuit was used for the final tests for the reasons given below. The circuit designs of Figure 7 are identical with circuit implementation differing only in power supply and semiconductor polarity reversals. The output transistors are driven on by a fast pulse coupled through the .082 μ fd capacitor from the intermediate driver transistor. The output transistors are maintained in the on state for the remainder of the 10 μ sec pulse by the input pulse transformer. Two driver circuits are used to operate the modulator transformer; one as an "on" driver and one as an "off" driver. One end of the "on winding" is connected to the 200 volt supply, while the other end is driven to ground by the "on driver". One end of the "off winding" is connected to ground and again the other end is driven to ground by the "off driver." Thus, the "off driver" effectively shorts the "off winding"

dissipating the energy stored in the transformer which in turn rapidly switches the output of the secondary winding to the off state. This primary configuration eliminates the typical application of doubled power supply voltage to the off state transistor and eases the collector voltage rating requirement. Figure 8a is a waveform photograph of the primary circuit current waveform. While Figure 8b shows the equivalent voltage. The combination of waveforms indicates that the "on driver" transistors dissipate a peak power of approximately 0.6 kW, the peak current is 11.0 amperes and the peak driver transistor voltage stress is 200 volts. Table 3 is a comparison of the driver transistor specifications and the actual operating characteristics. These results indicate that the NPN driver transistors in parallel operate within their capabilities and are not in any way overstressed. However, the PNP transistor peak current capability is not adequate for this design without paralleling an unreasonable number of devices.

The pulse top clipper regulator shown in Figure 9 employs a feedback loop to set and maintain the desired pulse top voltage on the clipper capacitor. When the pulse transformer output rises above the clipper capacitor voltage, the clipper diode conducts and begins to charge the clipper capacitor to a higher voltage. Since the clipper capacitor is relatively large (.25 μ fd) the charge rate during the pulse period only allows the pulse output to rise about ten volts. This pulse rise serves to offset the pulse droop exhibited by a pulse transformer. The modulator output excursion is thus limited by the clipper diode and capacitor. Voltage changes on the clipper capacitor are sensed by the compensated divider network, amplified and used to control the current through the DTS 804 and the series stack of 330 volt zener diodes. The zener diodes limit the collector voltage on the DTS 804 to a safe level (990 volts) and also bound the clipper control range between +1250 volts max and +660 volts min. The response of the clipper control loop need only be fast enough to restore the voltage level on the clipper capacitor during the relatively long interpulse period. This permits the control loop to closely set the voltage on the clipper capacitor at the start of each pulse, thus providing the required close control of the pulse to pulse voltage.

The negative bias voltage of -1 kV is applied to the TWT grid in series with the pulse transformer secondary winding. The pulse transformer output voltage is therefore set to +2 kV, to result in a maximum of +1 kV pulse amplitude. Both the bias supply and the clamp supply shown in Figure 10 are series strings of wide tolerance zener diodes which are powered from a common supply. The bias supply current drain is very low and is connected to the common source through a 30 K ohm resistor. The clamp supply must absorb the "backswing" energy from the transformer and is connected to the common source through 11 K ohm resistor. In addition, the clamp supply is connected directly to the transformer through the clamp diode which isolates the clamp supply from the positive output pulse.

The floating deck and TWT filament power supplies shown in Figure 11 are taken directly from the TPQ-37 system and perform the same functions in this application. The current drain on the 28 volt supply is approximately 5 amperes in the TPQ-37 system and about 2 amperes in this application. The TWT filament supply is used without modifications. The bias and heater fault sense circuits shown in Figure 12 are also the same as those used in the TPQ-37 system circuits, and perform identical functions.

CONCLUSIONS

The solid state modulator developed by this program satisfactorily performs the functions required by the TPQ-37 radar system. The design can be productized with no component overstress and with all Mil grade components. The reduced component count, particularly at the high voltage, should result in a significant increase in reliability. The transformer tests performed during this development indicate that closer coupling of the primary winding to the core and careful construction could result in 200 nsec rise and fall times. The transformer also could easily be made to provide 3 kV secondary pulses to accommodate the grid modulation requirements of a wider range of RF power tubes.

RECOMMENDATIONS

This modulator is compatible with the requirements of the TPQ-37 system and should be tested in an operating TPQ-37 transmitter. The only significant mechanical effort in conducting this test would be the fabrication of a pressure vessel to house the transformer. The remainder of the modulator is directly compatible with the TPQ-37 transmitter circuitry.

TABLE 1. MODULATOR PERFORMANCE OBJECTIVES

Function	Design Goal	Results Achieved
D. C. Bias	-1000 volts	-1000 volts
Pulse Amplitude	+1200 volts	+1250 volts
Load Capacitance	150 pf	150 pf
Load Impedance	500 K ohms	45 K ohms
Pulse Width	Variable 1-12 μ sec	Variable 1-12 μ sec
Duty Cycle	0.06	0.06
Pulse to Pulse Stability	0.0025%	0.002%
Pulse Top Overshoot	3%	2%
Pulse Rise Time 10-90%	250 nsec	<700 nsec
Pulse Fall Time 90%-10%	250 nsec	<700 nsec

TABLE 2. TPQ-37 MODULATOR PERFORMANCE REQUIREMENTS

Parameter	Symbol	Design Goal
Grid Pulse Rise Time	t_r	<1 μ sec
Grid Pulse Fall Time	t_f	<1 μ sec
Minimum Pulse Width	T_w	1 μ sec
Maximum Pulse Width	T_w	12 μ sec
Maximum Duty Cycle	D_{max}	5%
Pulse Top Overshoot	V_{pk}	10%
Pulse Top Stability	ΔE	0.0058% RMS Max




Figure 1. Floating Deck Block Diagram




Figure 2. TWT Grid Equivalent Circuit




Figure 3. Output Pulse Waveforms




Figure 4. Modulator Transformer Construction




Figure 5. Modulator Transformer Equivalent Test Circuit




Figure 6. Gate Turn Off SCR Modulator Driver




Figure 7a. PNP Transistor Modulator Driver




Figure 7b. NPN Transistor Modulator Driver

TABLE 3. TRANSISTOR PARAMETERS

Parameter	V_{CE}	I_{PK}	Avg Pwr
Operating Stress	200V	11A	3W
PNP Rated Stress (2N5345)	300V	2A	20W
NPN Rated Stress (2N6235)	325V	10A	25W




Figure 8a. "On" Driver Current






Figure 8b. "On" Driver Voltage



82707-11

Figure 9. Pulse Top Clipper Regulator









Figure 10. Bias, Clamp and Pulse Top Regulator Power Supply Circuits





- NOTES - UNLESS OTHERWISE SPECIFIED:
1. FOR ASSEMBLY
 2. DIODES ARE JANTX
 3. CAPACITANCE IN MICROFARADS
 4. RESISTANCE VALUES ARE ±2%, 1/4W
 5. PARTIAL REF DESIGNED FOR COMPLETE DESIGN NO. OR SUBASSY
 6. ALL WIRE AWG

Handwritten mark resembling the number '2'.




- NOTES - UNLESS OTHERWISE SPECIFIED
1. FOR ASSEMBLY SEE 1635730-100
 2. DIODES ARE JANTXIN4150
 3. CAPACITANCE VALUES ARE IN MICRO-FARADS
 4. RESISTANCE VALUES ARE IN OHMS, $\pm 2\%$, 1/4W
 5. PARTIAL REF DES ARE SHOWN. FOR COMPLETE DES PREFIX WITH UNIT NO. OR SUBASSEMBLY DES
 6. ALL WIRE AWG 18

REFERENCE DESIGNATION			
ASSY	HIGHEST USED	NO.	NO. NOT USED
THIS	C2 CR2 E6 Q3 VR1 R10	A2	R1
A1	C6 CR5 E10 Q3 R10 VR4 F1		E5, 8
A2	C6 E10 Q1 R7 U1 VR	CR2 F1	E5 R3

Figure 11. Floating Deck Power Supplies

3






Figure 12. Bias and Heater Fault Sensing Circuits

2

DISTRIBUTION LIST

Copies

12 Defense Documentation Center
 ATTN: DDC-TCA
 Cameron Station (Bldg 5)
 Alexandria, VA 22314

1 Code R123, Tech Library
 DCA Defense Comm Engrg Ctr
 1860 Wiehle Ave.
 Reston, VA 22090

1 Defense Communications Agency
 Technical Library Center
 Code 205 (P.A. TOLOVI)
 Washington, DC 20305

1 Office of Naval Research
 Code 427
 Arlington, VA 22217

1 Director
 Naval Research Laboratory
 ATTN: 2627
 Washington, DC 20375

1 Commander
 Naval Electronics Laboratory Center
 ATTN: Library
 San Diego, CA 92152

1 CDR, Naval Surface Weapons Center
 White Oak Laboratory
 ATTN: Library, Code WX-21
 Silver Spring, MD 20910

1 Rome Air Development Center
 ATTN: Documents Library (TILD)
 Griffiss AFB, NY 13441

1 Mr. Charles Cason
 USA Missile Command
 AMSMI-RHS
 Redstone Arsenal, AL 35809

1 Cdr, US Army Missile Command
 Redstone Scientific Info Center
 ATTN: Chief, Document Section
 Redstone Arsenal, AL 35809

Copies

- 1 Commander
 US Army Missile Command
 ATTN: DRSMI-RE (Mr. Pittman)
 Redstone Arsenal, AL 35809

- 3 Commandant
 US Army Aviation Center
 ATTN: ATZQ-D-MA
 Fort Rucker, AL 36362

- 1 Director, Ballistic Missile Defense
 Advanced Technology Center
 ATTN: ATC-R, PO Box 1500
 Huntsville, AL 35807

- 1 Commander
 US Army Intelligence Center and School
 ATTN: ATSI-CD-MD
 Fort Huachuca, AZ 85613

- 1 Commander
 HQ Fort Huachuca
 ATTN: Technical Reference Div
 Fort Huachuca, AZ 85613

- 2 Commander
 US Army Electronic Proving Ground
 ATTN: STEEP-MT
 Fort Huachuca, AZ 85613

- 1 Commander
 USASA Test and Evaluation Center
 ATTN: IAO-CDR-T
 Fort Huachuca, AZ 85613

- 1 Deputy for Science and Technology Ofc
 Assist Sec Army (R&D)
 Washington, DC 20310

- 1 HQDA (DAMA-ARP/DR. F. D. Verderame)
 Washington, DC 20310

- 1 Commandant
 US Army Signal School
 ATTN: ATSN-CTD-MS
 Fort Gordon, GA 30905

Copies

- 1 **Commandant**
US Army Ordnance School
ATTN: ATSL-CD-OR
Aberdeen Proving Ground, MD 21005

- 1 **CDR, Harry Diamond Laboratories**
ATTN: Library
2800 Powder Mill Road
Adelphi, MD 20783

- 1 **Director**
US Army Ballistic Research Labs
ATTN: DRXBR-LB
Aberdeen Proving Ground, MD 21005

- 1 **Harry Diamond Laboratories, Dept of Army**
ATTN: DRXDO-RCB (DR. J. Nemarich)
2800 Powder Mill Road
Adelphi, MD 20783

- 1 **Director**
US Army Materiel Systems Analysis Acty
ATTN: DRXSY-T
Aberdeen Proving Ground, MD 21005

- 1 **CDR, US Army Aviation Systems Command**
ATTN: DRSAV-G
PO Box 209
St. Louis, MO 63166

- 1 **CDR, US Army Research Office**
ATTN: DRXRO-IP
PO Box 12211
Research Triangle Park, NC 07709

- 1 **Commandant**
US Army Inst for Military Assistance
ATTN: ATSU-CTD-MO
Fort Bragg, NC 28307

- 1 **Commandant**
US Army Air Defense School
ATTN: ATSA-CD-MC
Fort Bliss, TX 79916

- 1 **Commander**
US Army Nuclear Agency
Fort Bliss, TX 79916

Copies

- 1 Commander, HQ MASSTER
Technical Information Center
ATTN: Mrs. Ruth Reynolds
Fort Hood, TX 76544
 - 1 Commander, DARCOM
ATTN: DRCDE
5001 Eisenhower Ave
Alexandria, VA 22333
 - 1 CDR, US Army Security Agency
ATTN: IARDA-IT
Arlington Hall Station
Arlington, VA 22212
 - 2 Commander
US Army Logistics Center
ATTN: ATCL-MC
Fort Lee, VA 22801
 - 1 Chief
OFC of Missile Electronic Warfare
Electronic Warfare Lab, ECOM
White Sands Missile Range, NM 88002
 - 1 Chief
Intel Materiel Dev and Support Ofc
Electronic Warfare Lab, ECOM
Fort Meade, MD 20755
- Commander
US Army Electronics Command
Fort Monmouth, NJ 07703
- 1 DRSEL-PL-ST
 - 1 DRDCO-COM-D
 - 1 DELEW-D
 - 1 DAVAA-D
 - 3 DELCS-D
 - 1 DELAS-D
 - 1 DELET-DT
 - 3 DELET-BG
 - 1 DELET-BG (Ofc of Record)
 - 1 DRSEL-MA-MP
 - 2 DELSD-L-S
 - 1 DELSD-L
 - 1 DRSEL-PP-I-PI

Copies

- 2 DRSEL-PA
- 1 DRSEL-RD
- 1 DRSEL-TL-D
- 1 USMC-LNO
- 1 TRADOC-LNO
- 1 DRSEL-CT-R (Mr. P. Corbert)
- 1 DRSEL-CT-R (Mr. R. Pearce)
- 1 DRCPM-FF-PA (F. Murphy)
- 1 DRCPM-FF-TM (R. Bertolini)
- 1 DRSEL-TL-IR (I. Organic)

- 2 MIT - Lincoln Laboratory
ATTN: Library (RM A-082)
PO Box 73
Lexington, MA 02173

- 1 NASA Scientific and Tech Info Facility
Baltimore/Washington INTL Airport
PO Box 8757, MD 21240

- 1 National Bureau of Standards
Bldg 225, Rm A-331
ATTN: Mr. Leedy
Washington, DC 20231

- 2 Advisory Group on Electron Devices
201 Varick Street, 9th Floor
New York, NY 10014

- 2 Advisory Group on Electron Devices
ATTN: Secy, Working Group D (Lasers)
201 Varick Street
New York, NY 10014

- 1 TACTEC
Battelle Memorial Institute
505 King Avenue
Columbus, OH 43201

- 1 General Electric Co., HMED
ATTN: Mr. C. J. Eichenauer, Jr.
Court Street
Syracuse, NY 13201

- 1 RCA - MSR Division
ATTN: Mr. Duard Pruitt
Boston Landing Road
Moorestown, NJ 08057

Copies

1 Dr. M. F. Rose
Naval Surface Weapons Center
White Oak Lab
Silver Spring, MD 20910

1 Mr. A. E. Gordon
ITT, Electron Tube Division
Box 100
Easton, PA 18042