
AD-A055 950	MM AND	T PRO	GRAM FO	S INC E	STABLI	TON MASS	OF PROD	UCTION DAABO	TECHNIG	F/G 9/1 QUESE1 -0039 NL	rc (U)	
o∈   ADA 068950							T	angere en		10000002		
	TEL							and the second s		- Marine	ĒT	
					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						Harris and a second sec	
END END DATE DATE FILMED FILMED 8 -78 8 -78 DDC DDC			2				u.		x			





DC

'nd di

JUN 30 1978

Research and Development Technical Report ECOM - 0039 - 5

MM&T Program for the Establishment of Production Techniques for High Power Bulk Semiconductor Limiters

> 5TH QUARTERLY REPORT By Y. ANAND R. BILOTTA OCTOBER 1977

DISTRIBUTION STATEMENT Approved for public release; distribution unlimited.

Monitored by:

0

A05595

AD

AND FILE COPY



US ARMY ELECTRONICS COMMAND . FORT MONMOUTH, NEW JERSEY 07703

CONTRACT DAAB07-76-C-0039 MICROWAVE ASSOCIATES, INC. Burlington, Massachusetts 01803

78 06 13 023

# Disclaimers

The findings in this report are not to be construed as an Official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products of services referenced herein.

## Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

TR ECOM-0039-5 October 1977

ASSESSION IN

PISTRIBUTION / AVAILABI

AVAIL and

NTIS OCC ODANADUNCED JUSTIFICATION

Bict.

REPORTS CONTROL SYMBOL OSD-1366

# MM&T PROGRAM FOR THE ESTABLISHMENT OF PRODUCTION TECHNIQUES

FOR

### HIGH POWER BULK SEMICONDUCTOR LIMITERS

FIFTH QUARTERLY REPORT

23 June 1977 to 22 September 1977

**Distribution Statement** 

Distribution unlimited: Approved for public release

Prepared By

Dr. Y. Anand R. Bilotta


	•	
		MICROWAVE ASSOCIATES, IN RLINGTON, MASSACHUSETTS

FOR

U.S. ARMY ELECTRONICS COMMAND, FORT MONMOUTH, NJ 07703


19 REPORT DOCUME	INTATION PAGE	READ INSTRUCTIONS
есом 0039-5	2. GOVT ACCESSION	D. 1. RECIPIENT'S CATALOG NUMBER
MMAT Program for the E Production Techniques for Semiconductor Limiters	or High Power Bulk	23 Jun 22 September 19 19 19 19 19 19 19 19 19 19 19 19 19
Yoginder Anand Richard Bilotta	(	6. CONTRACT OR CRANT NUMBERS
PERFORMING CRGANIZATION NAME A Microwave Associates, Burlington, MA 01803	/	10. PROGRAM ELPHENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 2769771
U.S. Army Electronics C Fort Monmouth, NJ 077	Command 703	38 1236p.
MONITORING AGENCY NAME & ADDR	ESS(II dilferent from Controlling Office	UNCLASSIFIED
Approved for public relea	ase; distribution unlim	
	ase; distribution unlim	
Approved for public relea DISTRIBUTION STATEMENT (of the ab SUPPLEMENTARY NOTES REY WORDS (Continue on reverse elde f Limiters Bulk Effect	ase; distribution unlim:	from Report)
Approved for public relea DISTRIBUTION STATEMENT (of the ob SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse side f Limiters Bulk Effect Silicon Processing Switches ABSTRACT (Continue on reverse side ff	ase; distribution unlimit etrect entered in Black 20, 11 dillerent I necessary and identify by black number	from Report) sr)
Approved for public relea DISTRIBUTION STATEMENT (of the ab SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse elde f Limiters Bulk Effect Silicon Processing Switches ABSTRACT (Continue on reverse elde ff X-band bulk limiters of high resistivity silicon (	ase; distribution unlimit entract entered in Block 20, if different if necessary and identify by block number $f_{0} = 12,000$ to 18,000 ion. These bulk limite	nom Report) () nave been fabricated using ohm-cm, P-type uncom- ers exhibit 3 dB bandwidth
Approved for public relea DISTRIBUTION STATEMENT (of the ab SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse elde f Limiters Bulk Effect Silicon Processing Switches ABSTRACT (Continue on reverse elde ff X-band bulk limiters of high resistivity silicon pensated < 111 > orientat of 0.6 to 0.8 GHz and p	ase; distribution unlimit afrect entered in Block 20, if different innecessary and identify by block number 3.5 mils in thickness fr p) = 12,000 to 18,000 fion. These bulk limiter power handling capabili sure, low cost stamped	wan Report) w ave been fabricated using ohm-cm, P-type uncom- ers exhibit 3 dB bandwidth ty of 20 - 30 kW. I X-band copper irises have

CL



# TABLE OF CONTENTS

			Page No.
REPOR	T DOCI	JMENTATION PAGE (DD Form 1473)	ii
ABSTR	ACT		vi
PURPC	DSE		vii
Ι.	OBJEC	TIVE	1
	A. B. C. D.	Function Description Mechanical Characteristics Electrical Characteristics Absolute Rating Objectives	1 1 2 2
11.	INTRC	DUCTION	3
ш.	BULK	SEMICONDUCTOR CIRCUIT TUNING ANALYSIS	4
IV.	FABRIC	CATION AND RF TEST RESULTS	8
	Α.	Evaluation of Stamped Irises	8
v.	PROBL	EM AREAS	12
	Α.	Recovery Time	
VI.	CONC	LUSIONS	13
VII.	PROG	RAM FOR THE NEXT QUARTER	14
VIII	IDENT	TEICATION OF PERSONNEL	15



# LIST OF TABLES

Table No.		Page No.
I	Computer Print Out of Circuit Model	6
II	Final Circuit Values for the Optimized	7
III	DC and RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises (3.5 mil thick wafer and TiW - Au metallization)	10
IV	High Power RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises	11

### ABSTRACT

X-band bulk limiters of 3.5 mils in thickness have been fabricated using high resistivity silicon  $\rho = 12,000$  to 18,000 ohm-cm, P-type uncompensated <111> orientation. These bulk limiters exhibit 3 dB bandwidth of 0.6 to 0.8 GHz and power handling capability of 20 - 30 kW.

As a cost reduction measure, low cost stamped X-band copper irises have been introduced for mounting the bulk limiter chips. This would substantially lower the price of bulk limiter assembly. Various parameters are being optimized to achieve both bandwidth and RF power goals of the contract.

1-049-058

### PURPOSE

The objective of this program is to establish a production capability to manufacture High Power Bulk Semiconductor Limiters per U.S. Army Electronics Command Technical Requirements SCS-486.

The specification covers X-band high power bulk semiconductor limiter and low power multistage clean-up limiter. Four fundamental requirements are detailed in the specifications. They are, (1) recovery time, (2) high power capability, (3) insertion loss, and (4) VSWR.

A total of fifteen (15) engineering sample limiters, twenty (20) confirmatory sample limiters and fifty (50) pilot run production limiters will be supplied. A pilot line capable of producing 100 bulk semiconductor limiters per month will be demonstrated. Reports and documentation as required in Sections E, F, G and H of DAAB07-76-Q-0040 and as detailed in Section 3.5 of ECIPPR No. 15, dated December 1976, will be provided.

The program divides into the following four phases, Phase I -Engineering Samples (300 days), Phase II - Confirmatory Sample Production (240 days), Phase III - Pilot Line Production (180 days), and Phase IV -Final Documentation (30 days). The total program duration is 750 days.

During Phase I of this program, a number of factors in fabricating bulk semiconductor limiters are being investigated. These include iris formation, circuit configuration, material characterization and chip mounting. Efforts during Phase I will be directed toward selecting a single limiter design capable of meeting the objectives of SCS-486.

The optimum device design will be chosen at the end of Phase I. In Phases II, III and IV, a single device design will be produced. The major effort of this program will be realization of a single bulk limiter design which meets all the objectives of SCS-486. Individually, any of the goals described can be currently obtained. Recognizably, it is the development of a single component design which achieves all of the desired performance parameters that is the formidable engineering and manufacturing endeavor.

## I. <u>OBJECTIVE</u>

The objective of the current Manufacturing Methods and Technology Engineering program is to establish the producibility of the X-band bulk semiconductor limiter and the X-band bulk semiconductor lower power diode multistage limiter by mass production techniques. Achieving the performance goals of the program represents a formidable engineering task. These goals, from SCS-486, are summarized below.

#### A. Function Description

The high power, solid state, limiter described herein will operate in the frequency band 9.0 - 9.65 GHz. A multi-stage configuration is acceptable with the first stage incorporating the principle of avalanche breakdown of near-intrinsic silicon to achieve isolation. This device will be mounted in a fixed tuned resonant waveguide cavity designed to provide the necessary avalanche field conditions. The second stage shall be either a bulk effect device or a common semiconductor diode limiter. Both limiter devices will be mounted in a common structure and no external bias or drive will be necessary for its operation. The receiver protector is required to operate in unpressurized conditions.

B. Mechanical Characteristics

The bulk semiconductor limiter structure will have the following performance objectives:

Weight	:	7.0 oz maximum
Input Flange	:	mates with UG-40B/U choke flange
Output Flange	:	mates with UG-135/U cover flange
Mounting Position	:	any
Cooling	:	conduction

# C. Electrical Characteristics

The bulk semiconductor limiter will have the following objectives:

Peak RF Input Power	:	30  kW, Du = 0.001
l µsec Pulses Continuous	:	10  kW, Du = 0.01
Insertion Loss	:	0.7 dB (maximum)
Low Level VSWR	:	1.4:1 (maximum)
Recovery Time	:	0.8 µsec (maximum)
Flat Leakage	:	50 mW (max), for 30 kW, .001 duty cycle, 1 µsec pulse
Spike Leakage	:	750 mW (max), for 30 kW, .001 duty cycle, 1 µsec pulse
External Bias	:	none

D. Absolute Rating Objectives

PARAMETER	SYMBOL	MIN	MAX	UNIT
Frequency	F	9.0	9.65	GHz
Peak Power	Р		30	kW
Average Power	Pa		100	w
Ambient Temp.	TA	-55	+85	°c
Altitude			50,000	ft

#### II. INTRODUCTION

This report covers the period from 23 June through 22 September 1977. During this period, semiconductor limiter work was concentrated in the areas of semiconductor wafer processing, device fabrication and bulk limiter circuit analysis.

Significant improvements in the semiconductor procedures have been accomplished during the quarter. A low cost "stamped" X-band copper irises have been introduced for mounting bulk limiter chips. The cost of a stamped iris is 20 cents compared to \$15.00 of a machined iris; this would substantially lower the price of bulk limiter assembly.

Theoretical investigation was carried out to improve the low level RF performance of the bulk and clean-up limiters. The computer model chosen was a simple filter structure consisting to two lumped capacitances and a lumped inductance. In this model, the lumped capacitances were represented by bulk limiters and the lumped inductance physically by an inductive iris. Optimized parameters have been obtained and physical realization of this circuit and experimentation were conducted during the quarter.

The subsequent sections of this report describe in great detail the work performed and results achieved to date.

#### III. BULK SEMICONDUCTOR CIRCUIT TUNING ANALYSIS

During this quarter, an attempt was made to physically realize the tuning circuit described in the Fourth Quarterly Report.

A model of a simple filter structure was described consisting of two lumped capacitances and a lumped inductance. The capacitances represent bulk limiters and the lumped inductance can be realized by an inductive iris (see Figure 1).

The model was analyzed with a computer program developed by Microwave Associates which allows to solve for steady-state characteristics of microwave networks composed of transmission lines and networks of capacitors, inductors and resistors. The results of this analysis are given in Tables I and II.

Unfortunately, physical realization of the circuit was unsuccessful. Extensive testing was done with various types of iris - bulk limiter combinations to no avail. The experiment was unsuccessful because the computer model did not take into account the fringing effects which occur when placing the reactive elements so close together.

In conclusion, it would seem that this technique, although a worthwhile exercise, was unsuccessful. To date, the best tuning structure developed is that of the First Engineering Sample in which lumped capacitances are used to transform into and out of the bulk limiter.




FIGURE 1 CIRCUIT MODEL


A.

FREQUENCY	VSWR	LOSS
8.50	2.942	1.208
8.60	2.246	0.692
8.70	1.760	0.342
8.80	1.426	0.136
8.90	1.201	0.036
9.00	1.054	0.003
9.10	1.037	0.001
9.20	1.086	0.007
9.30	1:.091	0.008
9.40	1.050	0.003
9.50	1.032	0.001
9.60	1.166	0.026
9.70	1.374	0.109
9.80	1.682	0.290
9.90	2.132	0.608
10.00	2.779	1.088

The second second second second

TABLE I. Computer Print Out of Circuit Model

PARAMETER	VALUE
С	0.25 picofarads
L	0.18 nanohenries
z <sub>o</sub>	471 ohms
z <sub>1</sub>	515 ohms
z2	515 ohms
ľ,	0.032 inches
²2	0.032 inches



#### IV. FABRICATION AND RF TEST RESULTS

During the last quarter, eight (8) high resistivity wafers ( $\rho$  = 12,000 to 18,000 ohm-cm, <111>, P-type uncompensated) from Wacker Chemical and were processed for bulk limiters. These wafers were etched and polished to 3.5 mils in thickness. The phosphorous and boron diffusions were done on both sides of the wafers at 1000°C and 950°C, respectively. The 3/4 mil square checkerboard pattern was used prior to the boron diffusion. Boron nitride source was used as the dopant source during the boron diffusion. Both surfaces of a wafer were then metallized with 500 - 1000 A layer of titanium (10%) and tungsten (90%) alloy and 2000 - $3000 \stackrel{o}{A}$  layer of gold and then electroplated with pure gold. Both the surfaces were plated to a thickness of 3.0 mils. The active elements area were defined by etching 10 mils in diameter gold posts on the top side of the wafer. The posts were etched to a height of 3 mils using conventional photolithographic and photoresist flow techniques. The silicon mesa etching process was performed when the elements were still in wafer form. Then the wafer was cut into 40 mil squares and were separated into individual chips. The gold posts of the bulk limiter chips were ball bonded to gold wire (5 mil in diameter). These chips were passivated with silicon nitride and Dow Corning DC-643 Junction Coating. The bulk limiter chips were mounted in low cost "stamped" gold plated copper X-band irises and were tested for both low and high level RF performance.

A. Evaluation of Stamped Irises

X-band irises were stamped commercially from 0.062 inch thick oxygen-free high conductivity copper. The burrs were removed from the irises by filing and sanding operations. The irises were cleaned thoroughly and then nickel and gold were electroplated. Bulk limiter chips

from BL-26A run were mounted in these irises and were tested for both low level and high level RF performance. Results are given in Tables III and IV and shows that these bulk limiters exhibit low insertion loss and low recovery time and are capable of handling 20 kW RF power.

The above results also show that stamped irises performed very well and can replace machined irises. The cost of a stamped iris is 20 cents compared to \$15.00 of a machined iris. This would substantially lower the price of bulk limiter assembly.

			UN	UNTUNED	Γ	TUNED FOR PACKAGE	PACKAGE
Iris Number	Resistance (ohm)	Capacitance (pF)	F <sub>o</sub> (GHz)	Li at F <sub>o</sub> (dB)	F <sub>o</sub> (GHz)	Li at F <sub>o</sub> (dB)	3 dB Bandwidth (GHz)
BL-26-1	150	0.15	10.46	1.0	9.3	0.7	.700
BL-26-2	175	0.14	10.8	0.8	9.3	0.6	.600
BL-26-3	150	0.17	10.2	0.7	9.3	0.7	.700
BL-26-4	200	0.16	10.5	0.8	9.3	0.8	.800
BL-26-5	175	0.14	11.0	6.0	9.3	0.6	.700

DC and RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises (3.5 mil thick wafer and TiW - Au metallization) TABLE III.

10

Bulk Limiter	Fo	Pulse Length	Repetition Rate	Peak Power	Recovery Time
Number	(GHz)	(hsec)	(Hz)	(kW)	(nsec)
BL-26-1	9.3	0.25	4000	25	2.0
BL-26-2	9.3	0.25	4000	30	2.0
BL-26-3	9.3	0.25	4000	28	2.0
BL-26-4	9.3	0.25	4000	20	2.0
BL-26-5	9.3	0.25	4000	24	2.0

High Power RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises TABLE IV.

# V. PROBLEM AREAS

# A. Recovery Time

The recovery times obtained with both single and dual slot bulk limiters have been in the order of 1.5 to 2 microseconds. This may be reduced by geometry changes being incorporated in the batch fabrication work currently underway.

## VI. CONCLUSIONS

X-band bulk limiters have been fabricated using high resistivity silicon with  $\rho = 12,000$  to 18,000 ohm-cm, P-type, uncompensated <111> orientation from Wacker Chemical Company. These bulk limiters exhibit 3 dB bandwidth of 0.6 to 0.8 GHz and power handling capability of 20 - 30 kW. Low cost stamped irises have been introduced for mounting the bulk limiter chips. The stamped irises performed very well and can replace high price machined irises.

# VII. PROGRAM FOR THE NEXT QUARTER

During the next quarter, we will fabricate devices using low cost stamped irises. Batch process and ball bonding techniques will be optimized to improve the yield of good quality bulk limiters. Confirmatory sample units will be fabricated and shipped on schedule.

# VIII. IDENTIFICATION OF PERSONNEL

During this quarter, the following technical personnel contributed to this program.

Title	Manhours
Project Manager	100
Silicon Materials Manager	10
Senior Processing Engineer	30
Processing Engineer	40
Limiter Engineer	50
Engineering Assistant (Fabrication)	200
Engineering Assistant (Test)	300

Electronic Command

Technical Requirements

SCS-486 28 Morch 1975

3

# High Power Bulk Semiconductor Limiter

(1)

1. SCOPE: This specification describes a passive, solid state, receiver protector using a bulk semiconductor limiter in combination with a semiconductor diode limiter. Limiter operation will provide isolation from x-Band pulses up to 30 kw over a variety of test conditions.

# 2. APPLICABLE DOCUMENTS

2.1 Documents. - The following documents, of issue in effect on the date of invitation for bids, form a part of this specification to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-E-1 MIL-P-11268

General Specification for Electron Tube Parts, Materials, and Processes Used in Electronic Equipment

STANDARDS

学校学生学校

MILITARY

MIL-STD-105

MIL-STD-202

Test Methods for Electronic and Electrical Components Parts

Sampling Procedures and Tables for Inspection

# MIL-STD-1311A Microwave Oscillator Test Methods

(Copies of specifications, standards and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer. Both the title and number of symbol should be stipulated when requesting copies.)

by Attributes

FSC 5961

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

# REQUIREMENTS:

3.1 Function Description. - The high power, solid state, limiter specified herein will operate in the frequency band 9.0 - 9.65 GHZ. A multi-stage configuration is acceptable with the first stage incorporating the principle of avalanche breakdown of near-intrinsic silicon to achieve isolation. This device will be mounted in a fixed turned resonant waveguide cavity designed to provide the necessary avalanche field conditions. The second stage shall be either a bulk effect device or a semiconductor diade limiter. Both limiter devices will be mounted in a common structure and no external bias or drive will be necessary for its operation. The receiver protector is required to operate in unpressurized conditions.

()

3.2 Mechanical Characteristics. - The bulk semiconductor limiter structure will conform to the following requirements:

(a) Weight

「「「「「「「「「「「「」」」」」

A Contraction

ZO oz max

(b) Input flange

mates with UG-40B/U choke flange

(c) Output flange

mates with UG-135/U cover flange

- (d) Mounting position
- (e) Cooling

conduction

3.2.1 Physical Dimensions. - The bulk semiconductor limiter shall conform to Figure 1.

any

3.2.2 Construction. - Parts and materials will be in accordance with MIL-P-11268.

3.3 <u>Electrical characteristics</u>. - The bulk semiconductor limiter will conform to the following requirements:

(a)	Peak Rf Input power 1 /Lsec pulses contin		30  kw,  Du = .001 10 kw, Du = .01
(Ь)	Insertion Loss	:	0.7dB (max)
(c)	Low Level VSWR	:	1.4:1 (max)
(d)	Recovery Time	:	0.8 / sec (max)
	Flat Leakoge	۰.	50 mw (max), for 30 kw, .001 duty cycle, 1µsec . pulse
(f)	Spike Leakage	:	750 mw (max), for 30 kw, .001 duty cycle, 1 µsec pulse
(g)	external bias	•••••••••••••••••••••••••••••••••••••••	2 THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

# 3.4 Absolute Ratings

Parameter Symbo	l Min	Max	Unit
Frequency F	. 9.0	9.65	GHZ
Paak Power P		30	kw
Average Power Pa		100	w
Ambient Temp. TA	-55	. +85	°C
Altitude		50,000	ft

3.5 Marking. - Each bulk semiconductor limiter shall be marked with the following information:

(a) Manufacturer's model number

(b) Manufacturer's serial number, individually for each limiter.

(c) rf input port.

「ない」の「ないない」というないないなどのである」とない

.....

.1

4

i,

(d) rf output port.

. QUALITY ASSURANCE PROVISIONS

4.1 Inspection.

4.1.1 Responsibility for inspection. - The contractor is responsible for the performance of all inspection requirements as specified herein. The contractor may utilize his own facilities or any commercial laboratory acceptable to the government. The government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements. Inspection records of the examinations and tests shall be kept complete and available to the government.

3

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

(3)

4.1.2 Test equipment c inspection facilities. - test equi, ent and inspection facilities shall be of sufficient accuracy, quality, and quantity to permit performance of the required inspection. The supplier shall establish calibration of inspection equipment to the satisfaction of the government.

4.2 Classification of inspection. - The examination and testing of limiters shall be classified as follows:

a. First article inspection (see 4.3).

b. Quality conformance inspection (see 4.4.).

4.3 First article inspection. - First article inspection shall be performed by the supplier, after award of contract and prior to production at a location acceptable to the government. It shall be performed on sample units which have been produced with equipment and procedures which will be used in production. This inspection shall consist of QCI-1, QCI-2 and QCI-3 inspection in accordance with 4.4.1, 4.4.2 and 4.4.3.

4.3.1 Sample. - Twenty (20) limiters shall be submitted for first article inspection.

P.J.A. Quality Conformance Inspection.

¥.

3.

4

. . :3

.

4.4.1 Quality conformance inspection - Part 1 (QCI-1). - Every limiter shall be tested in all positions of the Quality Conformance Inspection - Part 1 (QCI-1). No failures shall be permitted.

4.4.2 Quality conformance inspection - Part 2 (QC1-2). - The Quality Conformance Inspection - Part 2 (QCI-2) shall be performed in accordance with MIL-STD-105, Ins ection Level SI with an AQL of 6.5%. In the event of lat rejection, tightened inspection procedures shall be invoked. Normal inspection shall be resumed when ... : two (2) consecutive lots have conformed with QCI-2 tests. If the lot size is less is than 50 limiters, the sample size shall be one (1) with an acceptance number of zero (0). For purposes of inspection, the lot size shall be one (1) month's production.

4.4.3 Quality conformance inspection - Part 3 (OCI-3). - Three limiters shall undergo continuous life testing for a min. of 2500 hrs. No failures shall be permitted.

4.5 Detailed listings of quality conformance inspection tests. - Quality conformance Inspection tests shall be conducted in accordance with Inble 1 (OCI-1), Table 11 (OCI-2), and Table III (QCI-3).

> THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

	•					:	•••		)
	Notes in	30			001	₽	1	1	
	Du	100.		100.	10.	100,	1	1	
11645	PRR Pulses/sec	1000±25		1000±25	10,000 ±150	1000 ±25		-	
51 - 40211.11045	له، يور	1.0±0.1	CW	1.0±0.1	1.0±0.1	1.40.1	.	· ··	
105	Po Watts	· 30,000 ± 500	100.0		10,000 ± 250	32,000 ± 520	0	0	
1	Fo GHZ	9.0, 9.375, 9.65±.01	9.0 - 9.65 ± .01	9.0, 9.375, 9.65±.01	9.0, 9.375, 9.65±.01	9.375±.01	1	1	
•		25±3	25±3	25±3	25±3	25±3	Ī	25±3	PRACTICABLE
. 2%	neter	1C 1	1C 2	TC 3	10.4	s 01 5	1C 6	TC 7	THIS PACE IS BEST QUALITY PRACTICABLE THIS PACE IS BEST QUALITY PRACTICABLE

•.

-40			(.)	10	DIG 11		:	) .		
( )PN	2,1	2,7	1,3	2,3	3,8,9	3,8,9	0	01	01	2
Unit	8	N	ME	ÀE.	degree	-fg	db mw · H sec	db mw X sec	db mw K sec	db mw K sec
Upper	100	400	20	750	0.5	0.1	0.2 100 0,2	0.2 100 0.2	0.2 100 0.2	000
Lower	1	-1		- 1				ļ	1	ŀ
test Condition () Symbol	ي. م	<b>د</b> "	Ъ <sup>в</sup> .	<b>د</b> "	ΔRp	∆ R <sub>a</sub>	24 26, 24,	スマ シロ マロマ	75 25 246	Dr. Dr.
l est Conditi	101	TC 1	TC 4	TC 4	TC 5	TC 5	TC 6	TC 7	TC 7	TC 6
Application Method	4452A	4452A	4452A	4452A			1027	204C Method A	. 2138 Mathod G	1101
Mi I Standard	AIIEI	13114	1311A	1311A	1		1131A	202E	202E	1311A
0	Maximum Leakage (flat)		Maximum Leakage (flat)	Moximum Leakage (spike)	Recovery Characteristic(phase)	Recovery Characteristic (amplitude)	Temperature . Cycling(non-oper.)	Vibration .	Shock	Humitity
	122	473			7 .		THIS PAGE	IS BEST QU	JALITY PRAC	TICABLE

۰.

THIS PAGE IS BEST QUALITY FALL FROM COPY FURNISHED TO DDC

۰.

•

•

ľ	•	<b>I</b> .			1		
. Notes	II.	2,3	3,4	e	. 1,3	3,6	2( Gc111-3)
Unit	hours	watt	육	A sec	MW	ME	21 G
er Upper	•	1.0	0.9	1.0	75	170	- fart
Symbol Lower	2500		· ·			~	Inspection
Condition Sy	-	a."	۲۲ ۲۰		PF	PFR	ontormance
	TC 5	TC 1	TC 2	TC 1	TC 1		Confe
Method	4551A .	4452A	4416	44718	4452A	4496	vality.
Stendard	1311A	13114	1311A	1311A	13114	A1161	L.
	Life Tost	Life Test End-Point (1)	Life Test End-Point (2)	Life Test End-Point (3)	Life Test find-Point (4)	Life Tast End-Point (5)	THIS PAGE IS BEST QUALITY FRACTICABLE FROM COPY FURNISHED TO DDQ

-

The state

TES:

) maximum flat leakage shall not exceed the specified limits for test irequencies 9 000, 9.375, .9.650GHZ. The incident Rf pulse will have a risctime 50 nanoseconds maximum. Test configuration reference figure 4452 - 1b. The peak power measurement will be accomplished by calibrating the deflection of a sampling oscilloscope as described in section 3.2 paragraphs 3.2.1 and 3.2.2 of Mil-Std-1311A.

The maximum spike leakage shall not exceed the specified limits for test frequencies 9.000, 9.375, 9.650 GHZ. Oscilloscope calibration technique as described in section 3.2 paragraphs 3.2.1 and 3.2.2 of Mil-Std-1311A is applicable. Amplitude variation shall be recorded by observing the distribution of spike amplitudes for 1 minute time through open shutter of scope camera.

Quality conformance test to be made using multi-stage limiter. For example using the high power bulk stage followed by the limiter diode.

A swept frequency may be used.

Match Termination used in this test circuit shall have a VSWR of 1.05 or less.

The firming power shall be defined as a 5 increase of limiter insertion loss Impared to the "cold" insertion loss.

Quality conformance test to be made using bulk semiconductor stage only.

For this specification the following abbreviations and symbols in addition to MIL-E-1 abbreviations and symbols shall apply;  $\Upsilon = time$  (recovery),  $\Delta R_p =$  variation of phase on recovery (total deviation at a fired time),  $\Delta R_p =$  variation of amplitude on recovery (total deviation at a fixed time),  $P_{FR} =$  firing power.

.Measurement of parameters cited will follow the procedures outlined in QCI -1.

The bulk semiconductor limiter shall operate over the entire duration of the life test. The spike leakage  $(P_s)$  will be periodically monitored. Life test will be interrupted each 720 ± 20 hours intervals to permit testing of end of life test end points.

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDO

# -5. PREPARATION FOR DELIVERY

::

5-486


1.3

5.1 Pockaging, Packing and Marking. - Packaging, packing and package rking shall be specified in the contract.

THIS PAGE IS BEST QUALITY PRACTICABLE

10 .

· . . ·



## DISTRIBUTION LIST

## <u># CY</u>

1

1

1

1

1

Department of Defense Deputy for Science and Tech. Ofc Assistant Secretary of the Army (R&D) Washington, DC 20310

Commander Picatinny Arsenal ATTN: SARPA-FR-S-P Dover, NJ 07801

Commander US Army Research Office ATTN: DRXRO-IP PO Box 12211 Research Triangle Pk, NC 27709

Commander 1 US Navy Material Ind Res Office ATTN: Code 226 NAVMIRO Mr. Oscar Welskar Philadelphia, PA 19112

Director ARPA 1400 Wilson Blvd. Arlington, VA 22209

Commander 12 Defense Documentation Center ATTN: TISIA-1 Cameron Station, Bldg. 5 Alexandria, VA 22314

Commander US Army Electronics Command ATTN: DRSEL-RD-EM-2 Fort Monmouth, NJ 07703

Director Electronic Components Lab ATTN: DRSEL-TL-IJ (G. Morris) Fort Monmouth, NJ 07703

## <u># CY</u>

1

1

1

1

1

Director
 US Army Production Equipment Agcy
 ATTN: Manufacturing Tech Div.
 Rock Island Arsenal
 Rock Island, IL 61201

Commander Harry Diamond Laboratories ATTN: Mr. Horst Gerlach 2800 Powder Mill Rd. Adelphia, MD 20783

> Commander US Army Material Readiness & Development Command ATTN: DRCPM-NXE-D (Dr. McClung) Nike X Project Office Redstone Arsenal, AL 35809

> Director Electronic Components Lab ATTN: DRSEL-TL-IL (Mr. V. Higgins) Fort Monmouth, NJ 07703

Commander 1 US Army Missile Command ATTN: AMSMI-IEVL (Mr. R. Buckelew) Building 4500 Redstone Arsenal, AL 35809

Office of Defense Research & Eng'g 1 Communications and Delectronics Room 3D1037 Washington, DC 20330

Commander US Army Materiel Readiness & Development Command ATTN: DRCDE-D 5001 Eisenhower Ave. Alexandria, VA 22304

#### DISTRIBUTION LIST

## # CY

Commander US Naval Air Development Center ATTN: Library Johnsville Warminster, PA 18974

#### Chief

Naval Ship Systems Command Dept of the Navy ATTN: Code 681A2b, Mr. L. Gumina Room 3329 Washington, DC 20330

Commander Dept of the Navy ELEX 05143A ATTN: A.H. Young Electronics System Command Washington, DC 20360

Commander US Naval Research Laboratory ATTN: G. Abraham 5205 Washington, DC 20390

Reliability Analysis Center ATTN: RADC-RBRAC Griffiss Air Force Base New York 13441

Commander 1 Defense Electronics Supply Ctr Directorate of Engineering & Standardization ATTN: (DESC-ECS) Mr. N.A. Hauck Dayton, OH 45401

Commander 1 Air Research & Development Command ATTN: RDTCT Andrews Air Force Base Washington, DC 20330

# <u>#CY</u>

1

2

1 Commander Rome Air Development Center Griffiss Air Force Base ATTN: (EMERR) Mr. L. Gubbins Rome, NY 13440

- 1 Commander 1 Rome Air Development Center Griffiss Air Force Base ATTN: (EMERR) Mr. Regis C. Hillow Rome, NY 13440
- Commander 1 Air Force Materials Lab ATTN: MATE (Mr. J. Wittebort) Electronics Branch Wright-Patterson Air Force Base Dayton, OH 45433
- AFAL (AVTA)
  Electronic Technology Division
  ATTN: Mr. Robert D. Larson, Chief
  Advanced Electronics Devices Branch
  Wright Patterson Air Force Base
  Dayton, OH 45433

Advisory Group on Electron Devices 2 201 Varick St., 9th Floor New York, NY 10014

National Aeronautics & Space Admin 1 George C. Marshall Space Flight Ctr ATTN: R-QUAL-FP (Mr. L.C. Hamiter) Huntsville, AL 35812

Commander US Army Electronics Command ATTN: DRSEL-PP-I-PI-1 Fort Monmouth, NJ 07703

### DISTRIBUTION LIST

# CY

## # CY

General Micro-Electronics, Inc. 1

2920 San Ysidro Way Santa Clara, CA 95051

NASA Manned Space Craft Center 1 Reliability and Flight Safety Div ATTN: Mr. Lawrence Steinhardt Houston, TX	General Electric Company No. Concourse Bldg. Syracuse, NY 13212			
	General Motors Corp. Delco Radio Div. ATTN: Dr. E. Jaumot, Jr. PO Box 1104 Kokomo, IN 46901	1		
Avantek 1 ATTN: Mr. Thielan 3001 Cooper Rd Santa Clara, CA 95051	General Instrument Corp. Semiconductor Products Group 600 W. John St. Hicksville, LI, NY 11802	1		
AIL 1 ATTN: Mr. Lou Cianciulli Commack Rd. Deer Park , LI, NY	Honeywell, Inc. Semiconductor Products 2747 Fourth Ave. Minneapolis, MN 55408	1		
American Electronics Laboratory 1 Richardson Rd Comar, PA	Micro Electronics Lab Hughes Aircraft Co 500 Superior Ave. Newport Beach, CA 92663	1		
Alpha Industries Inc. 1 ATTN: Dr. W. K. Niblack 20 Sylvan Rd. Woburn, MA 01801	IBM Components Div. ATTN: Mr. Al Kran East Fishkill, Rt. 52	1		
Bendix Corporation 1 Semiconductor Div.	Hopewell Junction, NY 12533			
ATTN: Mr. J. Ruskin South St. Holmdel, NJ 07733	KSC Semiconductor Corp. ATTN: Mr. S. Cudletz, Pres. KSC Way (Katrina Rd). Chelmsford, MA 01824	1		
Collins Radio Company 1 Cedar Rapids Div. ATTN: Mr. W. Caldwell Cedar Rapids, IO 52406	Arthur D. Little Acorn Park ATTN: Dr. H. Rudenberg 15/206 Cambridge, MA 02140	1		

### DISTRIBUTION\_LIST

## <u># CY</u>

Raytheon Company Microwave Power Tube ATTN: R. E. Roberts Willow St. Waltham, MA 02154

Motorola, Inc. ATTN: Mr. J. LaRue 5005 East McDowell Rd. Phoenix, AZ 85008

Northrup Corporate Labs ATTN: Library 320-61 3401 West Broadway Hawthorne, CA 90250

Philco Ford Corporation Microelectronics Div. Church Rd. Lansdale, PA 19446

Raytheon Company Semiconductor Operation ATTN: Mr. S. Weisner 350 Ellis St. Mountain View, CA 94040

Dr. Robert H. Rediker MIT Bldg. 13-3050 Cambridge, MA 02139

Sprague Electric Co. ATTN: Mr. W.C. Donelan 87 Marshall St. North Adams, MA 01247

Solitron Devices, Inc. 256 Oak Tree Rd. Tappan, NY 10983  Sanders Associates, Inc. ATTN: Microwave Dept. 95 Canal St. Nashua, NH

Texas Instruments 1 Semiconductor Components Div. ATTN: Semiconductor Library PO Box 5012 Dallas, TX # CY

1

1

1

1

- 1 Western Electric ATTN: Mr. R. Moore Maron & Vine Sts. Laureldale, PA
- Varian Associates Solid State Div. ATTN: Mr. J. Collard 8 Salem Rd. Beverly, MA 01803

Commander 1 Air Force Materiels Lab Wright Patterson AFB ATTN: AFML/STE (Ms. E. Tarrants) Dayton, OH 45433

1

1

1