

ARO 15019.1-A-EL

FOR FURTHER TRANSMISSION


①

AD-A055599

ISP Descriptions of Four
Military Computer Architectures

April 1978

Department of Computer Science
Carnegie -Mellon University
Pittsburgh, Pennsylvania



This work was supported by the Army Research Office under contract number
DAAG29-77-C-0033.

DISTRIBUTION STATEMENT A

Approved for public release,
Distribution Unlimited

REPORT COVER SHEET PAGE		RECEIVED	
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S DATE	4. REPORT TYPE
15019.1-2-88			
5. TITLE (if available)	6. PERFORMING ORG. REPORT NUMBER	7. CONTRACT OR GRANT NUMBER(s)	8. PROGRAM ELEMENT, PROJECT, TASK, AND WORK UNIT NO. (if applicable)
15019.1-2-88			
9. AUTHOR(s)	10. REPORT DATE	11. NUMBER OF PAGES	12. SECURITY CLASS. (of this report)
M. S. Ruchner	April 1978	200 (approx)	Unclassified
13. PERFORMING ORGANIZATION NAME AND ADDRESS	14. CONTROLLING OFFICE NAME AND ADDRESS	15. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	16. DISTRIBUTION STATEMENT (of this Report)
Carnegie-Mellon University Pittsburgh, Pennsylvania 15213	U. S. Army Research Office P. O. Box 12211 Research Triangle Park, NC 27709		Approved for public release; distribution unlimited.
17. DISTRIBUTION STATEMENT (of the Report)	18. DISTRIBUTION STATEMENT (of the Report)	19. DISTRIBUTION STATEMENT (of the Report)	20. DISTRIBUTION STATEMENT (of the Report)
21. DISTRIBUTION STATEMENT (of the Report)	22. DISTRIBUTION STATEMENT (of the Report)	23. DISTRIBUTION STATEMENT (of the Report)	24. DISTRIBUTION STATEMENT (of the Report)
25. DISTRIBUTION STATEMENT (of the Report)	26. DISTRIBUTION STATEMENT (of the Report)	27. DISTRIBUTION STATEMENT (of the Report)	28. DISTRIBUTION STATEMENT (of the Report)
29. DISTRIBUTION STATEMENT (of the Report)	30. DISTRIBUTION STATEMENT (of the Report)	31. DISTRIBUTION STATEMENT (of the Report)	32. DISTRIBUTION STATEMENT (of the Report)
33. DISTRIBUTION STATEMENT (of the Report)	34. DISTRIBUTION STATEMENT (of the Report)	35. DISTRIBUTION STATEMENT (of the Report)	36. DISTRIBUTION STATEMENT (of the Report)
37. DISTRIBUTION STATEMENT (of the Report)	38. DISTRIBUTION STATEMENT (of the Report)	39. DISTRIBUTION STATEMENT (of the Report)	40. DISTRIBUTION STATEMENT (of the Report)
41. DISTRIBUTION STATEMENT (of the Report)	42. DISTRIBUTION STATEMENT (of the Report)	43. DISTRIBUTION STATEMENT (of the Report)	44. DISTRIBUTION STATEMENT (of the Report)
45. DISTRIBUTION STATEMENT (of the Report)	46. DISTRIBUTION STATEMENT (of the Report)	47. DISTRIBUTION STATEMENT (of the Report)	48. DISTRIBUTION STATEMENT (of the Report)
49. DISTRIBUTION STATEMENT (of the Report)	50. DISTRIBUTION STATEMENT (of the Report)	51. DISTRIBUTION STATEMENT (of the Report)	52. DISTRIBUTION STATEMENT (of the Report)
53. DISTRIBUTION STATEMENT (of the Report)	54. DISTRIBUTION STATEMENT (of the Report)	55. DISTRIBUTION STATEMENT (of the Report)	56. DISTRIBUTION STATEMENT (of the Report)
57. DISTRIBUTION STATEMENT (of the Report)	58. DISTRIBUTION STATEMENT (of the Report)	59. DISTRIBUTION STATEMENT (of the Report)	60. DISTRIBUTION STATEMENT (of the Report)
61. DISTRIBUTION STATEMENT (of the Report)	62. DISTRIBUTION STATEMENT (of the Report)	63. DISTRIBUTION STATEMENT (of the Report)	64. DISTRIBUTION STATEMENT (of the Report)
65. DISTRIBUTION STATEMENT (of the Report)	66. DISTRIBUTION STATEMENT (of the Report)	67. DISTRIBUTION STATEMENT (of the Report)	68. DISTRIBUTION STATEMENT (of the Report)
69. DISTRIBUTION STATEMENT (of the Report)	70. DISTRIBUTION STATEMENT (of the Report)	71. DISTRIBUTION STATEMENT (of the Report)	72. DISTRIBUTION STATEMENT (of the Report)
73. DISTRIBUTION STATEMENT (of the Report)	74. DISTRIBUTION STATEMENT (of the Report)	75. DISTRIBUTION STATEMENT (of the Report)	76. DISTRIBUTION STATEMENT (of the Report)
77. DISTRIBUTION STATEMENT (of the Report)	78. DISTRIBUTION STATEMENT (of the Report)	79. DISTRIBUTION STATEMENT (of the Report)	80. DISTRIBUTION STATEMENT (of the Report)
81. DISTRIBUTION STATEMENT (of the Report)	82. DISTRIBUTION STATEMENT (of the Report)	83. DISTRIBUTION STATEMENT (of the Report)	84. DISTRIBUTION STATEMENT (of the Report)
85. DISTRIBUTION STATEMENT (of the Report)	86. DISTRIBUTION STATEMENT (of the Report)	87. DISTRIBUTION STATEMENT (of the Report)	88. DISTRIBUTION STATEMENT (of the Report)
89. DISTRIBUTION STATEMENT (of the Report)	90. DISTRIBUTION STATEMENT (of the Report)	91. DISTRIBUTION STATEMENT (of the Report)	92. DISTRIBUTION STATEMENT (of the Report)
93. DISTRIBUTION STATEMENT (of the Report)	94. DISTRIBUTION STATEMENT (of the Report)	95. DISTRIBUTION STATEMENT (of the Report)	96. DISTRIBUTION STATEMENT (of the Report)
97. DISTRIBUTION STATEMENT (of the Report)	98. DISTRIBUTION STATEMENT (of the Report)	99. DISTRIBUTION STATEMENT (of the Report)	100. DISTRIBUTION STATEMENT (of the Report)

2.1. ADDITIONAL COMMENTED

This report consists of the Part III description. The report of the results of the comparison evaluation entitled "Phase III Comparative Evaluation of MCF Computer Architectures" is appended to this report.

X

A 23
28

1. Introduction

This is the final technical report for Contract DAAG29-77-C-033. The purpose of the contract was to support a companion contract DAAG29-77-C-034 in an evaluation of alternative military architectures. In order to evaluate the computer architectures, an ISP description must be constructed for each architecture. This description drives a simulator that is used to debug and measure the test programs written for the evaluation. Under this contract, the ISP descriptions for four military computers, the AN/UYK-7, the AN/GYK-12, the AN/UYK-19 and the AN/UYK-20, were constructed. This report consists of the four ISP descriptions. The report of the results of the companion evaluation entitled "Phase II Comparative Evaluation of MCF Computer Architectures" is appended to this report.

2. AN/JYK-7 ISPL Description

! AN/UYK-2 ISP DESCRIPTION

TABLE OF CONTENTS	
ROUTINE	PAGE
INTRODUCTION	2
CHANGE HISTORY	2
MACRO DEFINITIONS	3
MEMORY STATE DEFINITIONS	3
PROCESSOR STATE DEFINITIONS	4
INSTRUCTION REGISTER DEFINITIONS	6
ISP IMPLEMENTATION RELATED VARIABLES	7
UTILITY ROUTINES	9
INSTRUCTION ADDRESS GENERATION	15
OPERAND ADDRESS CALCULATION	16
OPERAND AND CHARACTER ADDRESS ROUTINES	17
READ OPERAND AND WRITE OPERAND	18
READ DOUBLE LENGTH VARIABLES	19
READ FORMAT I OPERAND	19
WRITE FORMAT I OPERAND	20
CHECK REPEAT TERMINATION	21
INTERRUPT HANDLER	22
CONDITION CODE ROUTINES	24
FORMAT I INSTRUCTION EXECUTION	25
FORMAT I INSTRUCTION DECODE TABLE	36
FORMAT II INSTRUCTION EXECUTION	38
FLOATING POINT INSTRUCTIONS	48
FORMAT II INSTRUCTION DECODE TABLE	50
FORMAT III INSTRUCTION EXECUTION	51
FORMAT III INSTRUCTION DECODE TABLE	58
FORMAT IV INSTRUCTION EXECUTION	60
FORMAT IV INSTRUCTION DECODE TABLE	71
INSTRUCTION EXECUTION	73
INSTRUCTION CYCLE	73
MAIN EXECUTABLE PROGRAM	73

! ISP description of the AN/UYK-7 computer architecture.

! The AN/UYK-7 is manufactured by the Univac Division of the
! Sperry Rand Corporation.

! The AN/UYK-7 is billed to be a "highly reliable ruggedized
! multiple processor system designed for military
! applications".

! The AN/UYK-7 architecture presented here was coded in accordance
! with the "AN/UYK-7 Technical Description" manual, Sperry-Univac,
! Revised May, 1971.

! G.W. LEIVE
! VONPAD LAI
! CARNEGIE-MELLON UNIVERSITY
! PITTSBURGH, PENNSYLVANIA 15213

! U1.7
! 28 JUL 1977

! U1.7 FOR FORMAT 11: INSTRUCTION. BOTH PS AND PD ARE LOADED DURING
! AN JUMP. PS FROM THE S FIELD. PD FROM THE Y + (B(B)) OF THE LAST
! ADDRESS FETCH. 28 JUL 77, KKL

! U1.6 FIXED WRITOP TO CORRECTLY STORE ON INDIRECT ADDRESSING.
! PROBLEM WAS DISCOVERED FOR DOUBLE STORE, BUT SHOULD
! HAVE EFFECTED ALL INDIRECT STORES (NOT FORMAT 11).
! 24 JUN 77, GML.

! U1.5 16BIT ONE'S COMPLEMENT INDEX ADDOP IS USED TO GENERATE
! PARTIAL ADDRESS & FORMS LITERAL OPER. 5 (P21). INDEX REGISTER
! IS CONSIDERED AS UNSIGNED 16BIT QUANTITY FOR B7 IN REPEAT.

! U1.4 CHANGES ATTEMPT TO CORRECT "TIMER GOTCHA"
! IN THE REPEAT INSTRUCTION. (REF OF THE MANUAL)
! REPEATED SEQUENTIAL CHARACTER ASSING ACTS
! LIKE SINGLE CHARACTER ADDRESSING UNLESS THE REPEATD
! INSTRUCTION TERMINATES OR IS INTERRUPTED. IN THOSE
! CASES, THE ICW IS UPDATED.
! UNRELATED TO ABOVE, C FIELD CODES FOR WORD AND
! SINGLE CHARACTER INDIRECT ADDRESSING WERE REVERSED.
! (REF P33 OF THE MANUAL).

! U1.3 REPEAT INDEX INCREMENT (REF P64 OF THE MANUAL)
! WERE INADVERTENTLY EXCLUDED FROM EARLIER VERSIONS OF
! THIS DESCRIPTION.

1 MACRO DEFINITIONS

ANU17:

1DECLARE

MACRO BEGIN:=1 \$
MACRO END:=1 \$
MACRO MAXW:=32767 \$ ARCHITECTURE SUPPORTS 262,144 WORDS
MACRO MAXNDR:=511 \$ 1AND 512 WORDS OF NDRD
MACRO NO.OP:=10-10 \$ 1NO-OPERATION
MACRO ONE32:=3777777777 \$ 1NEGATIVE ZERO

1 MEMORY STATE

1 PRIMARY MEMORY

MW(0:MAXW)<31:0> 1PRIMARY WORD MEMORY

1 NON-DESTRUCTIVE READ-OUT (NDRD) MEMORY

1 MAGNETIC COPE ROPE MEMORY WHICH NORMALLY CONTAINS:

1 THE HARDWARE INTERRUPT ANALYSIS ROUTINE
1 TWO INITIAL LOAD OR AUTOMATIC RECOVERY ROUTINES (BOOTSTRAP).
1 A DIAGNOSTIC PROGRAM

NDRD(0:MAXNDR)<31:0>

1 I/O CONTROLLER INTERFACE

IOC(0:3)<31:0> 1WRITE ONLY (BY IO INSTRUCTION)

PROCESSOR STATE

OPERATIONAL REGISTERS

```

P(19:0) = P(19:0)
P(17:0) = P(17:0)
P(15:0) = P(15:0)

```

```

! PROGRAM ADDRESS REGISTER
! P REGISTER S (BASE) FIELD
! P REGISTER D (DISPLACEMENT)

```

CPU CONTROL MEMORY

```

CMP(16:0) = CMP(16:0)

```

```

! CPU CONTROL MEMORY

```

TASK MODE

```

ACT(16:0) = CMP(16:0)
PBT(16:0) = CMP(16:0)
PST(16:0) = CMP(16:0)

```

```

! ACCUMULATORS 0-7
! INDEX (B) REGISTERS
! PBT(0) IS UNASSIGNED -
! INCLUDED FOR ISPL
! BASE (S) REGISTERS

```

BREAKPOINT REGISTER

```

BPP(15:0) = CMP(16:0)
BPCODE(1:0) = BPP(15:0)
BPADDR(17:0) = BPP(17:0)

```

```

! BREAK POINT REGISTER
! SELECTION CRITERIA
! 0 => DISABLED
! 1 => INSTRUCTION ADDRESS
! 2 => OPERAND ADDRESS
! 3 => INST AND OPND ADDRESS
! COMPARISON ADDRESS

```

ACTIVE STATUS REGISTER

```

ASR(22:0) = CMP(16:0)
CPUID(2:0) = ASR(22:0)
UPLOW(1) = ASR(15)
CLASLOC(1:3) = ASR(14:12)
BASE(1) = ASR(11)
ALSEL(1) = ASR(10)
MLD(1) = ASR(9)
LBEN(1) = ASR(8)
BSMODE(1) = ASR(7)
SPAPE(2:0) = ASR(6:4)
CC(3:0) = ASR(3:0)
FIXOV(1) = ASR(3)
CCEQL(1) = CC(2)
CCGEO(1) = CC(1)
CCLIN(1) = CC(0)

```

```

! ACTIVE STATUS REGISTER
! HARDWIRED CPU IDENTIFIER
! SET WHEN UPPER HALFWORD
! INSTRUCTION HAS BEEN EXECUTED
! CLEARED OTHERWISE
! LOCK OUT LOWER PRIORITY INTS.
! BASE (S) REGISTER SELECT
! INDEX (B) REGISTER SELECT
! MEMORY LOCKOUT DISABLE
! LOAD BASE ENABLE
! BOOTSTRAP MODE
! PROGRAMMABLE SPARE BITS
! CONDITION CODES
! FIXED POINT OVERFLOW
! 1 => EQUAL
! 1 => GREATER OR EQUAL
! 1 => OUT OF LIMITS

```

1 PREVIOUS STATE (PAGE 2)

1 CPU CONTROL MEMORY

1 INTERRUPT MODE

ACI(0:7)(31:0)=CMI(100:107)(31:0) ACCUMULATORS 0-7

CPMCL(0:0)=CMI(110)(31:0) CPU MONITOR CLOCK REGISTER

PBI(0:7)(31:0)=CMI(110:117)(31:0) INDEX (B) REGISTERS

PSI(0:7)(31:0)=CMI(120:127)(31:0) BASE (S) REGISTERS

1 STORAGE PROTECTION REGISTERS

SPR(0:7)(31:0)=CMI(160:167)(31:0) STORAGE PROTECTION REGISTERS

1 SEGMENT IDENTIFICATION REGISTERS

SIR(0:7)(31:0)=CMI(170:177)(31:0) SEGMENT IDENTIFICATION REGS

1 INSTRUCTION REGISTER (IR) OPERAND FIELDS

U<31:0>	INSTRUCTION REGISTER
FIELD DEFINITIONS	FIELD FORMAT
R<2:0>:=U<25:23>	! R 1, II, III, IV(A,B)
AF4<5:0>:=U<25:20>	! COMBINED AF4 FIELD
AF<5:0>:=U<25:20>	! COMBINED AF FIELD
B<2:0>:=U<19:17>	! B 1, II, III, IV(A)
F<5:0>:=U<31:26>	! F 1, II, III, IV(A,B)
F0<2:0>:=F<5:3>	! UPPER HALF OF F
F1<2:0>:=F<2:0>	! LOWER HALF OF F
F2<2:0>:=U<22:20>	! F2 II
F3<1:0>:=U<22:21>	! F3 III
F4<2:0>:=U<22:20>	! F4 V(A)
I<>:=U<16>	! I 1, II, III, IV(A)
K<2:0>:=U<22:20>	! K I
K2<>:=U<20>	! K III
M<6:0>:=U<22:16>	! M IV(B)
S<2:0>:=U<15:13>	! S 1, II, III
SY<15:0>:=U<15:0>	! SY 1, II, III
Y<12:0>:=U<12:0>	! Y 1, II, III
UBISY<19:0>:=U<19:0>	! U REGISTER B, I, S, Y FIELDS
UH<15:0>:=U<31:16>	! UPPER HALFWORD
UL<15:0>:=U<15:0>	! LOWER HALFWORD

1 V REGISTER AND ICW FORMAT

1 THE V REGISTER IS MENTIONED IN THE AN/UYK-7 TECHNICAL DESCRIPTION,
1 BUT ITS USE WAS NOT SPECIFIED. IT WAS CHOSEN FOR USE WHEN
1 INTERPRETING INDIRECT CONTROL WORD (ICW) FORMATS.

V<31:0>	V-INTERNAL DECODE REGISTER
C<1:0>:=U<31:30>	! CONTROL DESIGNATOR
C1<>:=U<29>	! IND. SUBFUNCTION DESIGNATOR
D<15:0>:=U<15:0>	! ADDRESS DISPLACEMENT
POS<4:0>:=V<24:20>	! POSITION INDICATOR
VBISY<19:0>:=V<19:0>	! B, I, S, Y FIELDS
VY<12:0>:=V<12:0>	! Y FIELD
W<1:0>:=U<20:25>	! CHARACTER LENGTH DESIGNATOR

! 15P IMPLEMENTATION RELATED VARIABLES

```

MIRP<1:0>: ! INSTRUCTION ADDRESS REGISTER
MIRP<31:0>: ! INSTRUCTION BUFFER REGISTER
MIRP0<15:0>:=MIRP<31:16>: ! UPPER HALFWORD IN MIRP
MIRP0<15:0>:=MIRP<15:0>: ! LOWER HALFWORD IN MIRP

MOAP<1:0>: ! OPERAND ADDRESS REGISTER
MOBP<31:0>: ! OPERAND BUFFER REGISTER
MOAP<17:0>: ! TEMPORARY ADDRESS BUFFER
MOBP<31:0>: ! TEMPORARY OPERAND BUFFER

MASK<31:0>: ! MASK FOR CHARACTER INSERT

TO<0>: ! NO-OP REGISTER

TAC<37:0>: ! TEMPORARY ACCUMULATOR
TAC<31:0>: ! TEMPORARY ACCUMULATOR
TA1<31:0>: ! TEMPORARY ACCUMULATOR
TA2<31:0>: ! TEMPORARY ACCUMULATOR

TDAC<64:0>: ! TEMPORARY DOUBLE ACCUMULATOR

TD0<63:0>: ! TEMPORARY DOUBLE ACCUMULATOR
TD1<63:0>: ! TEMPORARY DOUBLE ACCUMULATOR
TD2<63:0>: ! TEMPORARY DOUBLE ACCUMULATOR

TI<19:0>: ! TEMPORARY INDEX REGISTER
    TB5<2:0>:=TB<19:17>:
    TUD<15:0>:=TB<15:0>:
    TB1<16:0>: ! TEMPORARY REGISTER OF INDEX ADD

TS<17:0>: ! TEMPORARY BASE REGISTER

LASTAD<17:0>: ! TEMP FOR LAST OPERAND ADDRESS
    ! USED FOR UPDATING ICW III
LOCK<>: ! SPECIAL INTERRUPT LOCKOUT

ISC<15:0>: ! INTERRUPT STATUS CODE
INTVEC<1:4>: ! INTERRUPT CLASS VECTOR

POWER<>: ! POWER FAIL FLAG (1 => FAILURE)

AUTO.REC<>: ! FRONT PANEL SWITCH

BOOTSTRAP<1:0>: ! BOOTSTRAP SW. (3 POS: 0, 1, 2)

AUTO.START<>: ! FRONT PANEL SWITCH

STOPBIT<>: ! STOP SWITCH

```

1. 15P IMPLEMENTATION RELATED VARIABLES (PAGE 2)

GA(2:0):	! GENERAL ACCUMULATOR REG ADDR
DA(2:0):	! GENERAL INDEX REG ADDRESS
SA(2:0):	! GENERAL BASE REG ADDRESS
IMS(2):	! INTERRUPT MODE BASE REGS
COUNT(5:0):	! JUNK COUNTER
IFLAG(0):	! INDIRECT FLAG
EXPF(0):	! EXECUTE REMOTE FLAG
PPFLAG(0):	! REPEAT FLAG
PEC(2:0):	! REPEAT CONDITION CODES
MTFLAG(0):	! WRITE TO MEMORY FLAG
COMPAR(0):	! COMPARE INSTRUCTION INDICATOR
REPLAC(0):	! REPLACE INDICATOR
SIGN(0):	! SIGN HOLDER FOR ARITHMETIC OPS
SIGN(1):	! SIGN HOLDER FOR ARITHMETIC OPS
JUMPSW(2:0):	! JUMP SWITCH
STOPSW(2:0):	! STOP SWITCH
HWFFLAG(0):	! FLAG FOR HWF EXECUTION
NDR(1:0):	! WORD FLAGS FOR INTERRUPT ! CLASSES I AND II
PPTA(2:0):	! SPECIAL "A" FIELD FOR REPEAT INSTRUCTION
PPTB(2:0):	! SPECIAL "B" FIELD FOR REPEAT
RPTS(15:0):	! SPECIAL "SY" FIELD FOR REPEAT
TSTR(1:0):	! HOLDS TST RESULT FOR COMPARES
SHCOUNT(31:0):	! SHIFT COUNT COUNTER

UTILITY ROUTINES

1 GET BASE REGISTER

```
GETS:= BEGIN
  MOVCODE BASE =>
  NO TS = RPT(50)(17:0);
  NI TS = RPT(50)(17:0);
END;
```

1 CHECK OPERAND READ

```
CKOPPD:=BEGIN
  IF NOT MLO =>
    BEGIN
      IF NOT SPR(50)(19) =>
        (INTVEC(2) + 1)
        ISC = #6 NEXT
        BAILOUT ICYCLE
      )
    END
  END; IEND CKOPPD
```

1 CHECK OPERAND ADDRESS LIMIT

```
CKOPAD:=BEGIN
  IF NOT MLO =>
    SO = 5 NEXT
    GETS NEXT      ! BASE REGISTER RETURNS IN "TS"
    (IF (MOAR GTR (TS + SPR(50)(15:0))) =>
      INTVEC(2) + 1;
      ISC = #12
    )
  END; IEND CKOPAD
```

1 CHECK INSTRUCTION BREAKPOINT

```
CKIBPT:=BEGIN
  IF BPCODE(0) =>
    (IF MIAR EQL BPADDR =>
      (
        INTVEC(2) + 1;
        ISC = #13
      )
    )
  END; IEND CKIBPT
```

1 CHECK OPERAND BREAKPOINT

```
CKOBPT:=BEGIN
  IF BPCODE(1) =>
    (IF MOAR EQL BPADDR =>
      INTVEC(2) + 1;
      ISC = #5)
  END; IEND CKOBPT
```

! UTILITY ROUTINES (PAGE 2)

! THESE ROUTINES ARE USED TO SELECT EITHER THE MAIN MEMORY
 ! OR THE MDPD FOR INSTRUCTION READ.
 ! OPRPAD READ IS ALWAYS FROM THE MAIN MEMORY.
 ! THE MDPD IS USED UNDER CERTAIN INTERRUPT CONDITIONS.
 ! A PERM ANALYZE-7 WOULD CONTAIN TRUE READ ONLY ROUTINES.
 ! THIS SIMULATION WOULD NEED TO HAVE ANY SPECIAL INTERRUPT
 ! ROUTINES INSERTED (BY A SIMULATOR "READ" COMMAND) PRIOR
 ! TO EXECUTION.

```

MR1:= ! MEMORY READ - INSTRUCTION
      BEGIN
      DECODE (NOP NEQ 0) =>
      \0      BEGIN
              CKIBPT NEXT
              MIBP = MWIMMAR(17:0)
              END;
      \1      MIBP = MDPD[MAR(0:8)]
      END; ! END MR1
  
```

```

MRD:= ! MEMORY READ - OPERAND
      BEGIN
      CKOPAD NEXT
      CKOPPD NEXT
      CKOBPT NEXT
      MOBP = MWIMMAR(17:0)
      END; ! END MRD
  
```

! THE FOLLOWING ROUTINES ARE USED TO WRITE TO MAIN MEMORY.
 ! THE WRITE FLAG IS USED TO CHECK TERMINATION OF REPEATED INSTRUCTIONS.

! CHECK OPERAND WRITE

```

CKOPWT:=BEGIN
      IF NOT MLO =>
      BEGIN
      IF NOT SPRIS0(18) =>
      INTVEC(2)=1;
      ISC = #11 NEXT
      BAILOUT ICYCLE
      END
      END; ! END CKOPWT
  
```

```

MMD:= BEGIN
      CKOPAD NEXT
      CKOPWT NEXT
      CKOBPT NEXT
      MWIMMAR(17:0) = MOBR;
      WFLAG = 1
      END; ! END MMD
  
```

UTILITY ROUTINES (PAGE 3)

/ GET ACCUMULATOR

GETAB:= BEGIN
DECODE AISEL =>
\0 TAB = ACT(A0);
\1 TAB = ACT(A0)
END;

/ GET AC SPECIFIED BY A FIELD

GETAI:= BEGIN
A0 = A NEXT
GETAB
END;

/ STORE ACCUMULATOR

PUTAB:= BEGIN
DECODE AISEL =>
\0 ACT(A0) = TAB;
\1 ACT(A0) = TAB
END;

/ GET ACCUMULATOR (A0 + 1)

GETAI:= BEGIN
(IF (A0 + 1) GTR #2 =>
BEGIN
ASP(0) = 1;
INTVEC(2) = 1;
ISC = #12 NEXT
BAILOUT CYCLE
END
) NEXT
DECODE AISEL =>
\0 TAI = ACT((A0 + 1)(2:0));
\1 TAI = ACT((A0 + 1)(2:0))
)
END; IEND GETAI

UTILITY ROUTINES (PAGE 4)

1 STORE ACCUMULATOR (A ← 1)

```

PUTA1 ← BEGIN
  (IF (A0 + 1) LTP #7 =>
    BEGIN
      ASP<0> ← 1
      INTVEC<2> ← 1
      ISC ← #12 NEXT
      RAILOUT 1CYCLE
    END
  ) NEXT
  (DECODE AISEL =>
    \0 ACT((A0 + 1)<2:0>) ← TA1
    \1 AC1((A0 + 1)<2:0>) ← TA1
  )
END:    IEND PUTA1

```

1 GET INDEX REGISTER

```

GETB ← BEGIN
  (IF B0 EQL 0 => TB ← 0)
  (IF B0 NEQ 0 =>
    (DECODE AISEL =>
      \0 TB ← RB1(B0)<19:0>
      \1 TB ← RB1(B0)<19:0>
    )
  )
END:    IEND GETB

```

1 STORE INDEX REGISTER

```

PUTB ← BEGIN
  (IF B0 NEQ 0 =>
    (DECODE AISEL =>
      \0 RB1(B0)<19:0> ← TB
      \1 RB1(B0)<19:0> ← TB
    )
  )
END:

```

! UTILITY ROUTINES (PAGE 5)

! GET DOUBLE LENGTH VARIABLE (ACIA + 1), ACIA)

```

GETD:= BEGIN
      AA = A NEXT
      GETAB:
      GETAI NEXT
      TDA<31:0> = TAB:
      TDA<63:32> = TAI
      END:   !END GETD

```

! STORE DOUBLE LENGTH VARIABLE (ACIA + 1), ACIA)

```

PUTD:= BEGIN
      TAB = TDA<31:0>
      TAI = TDA<63:32> NEXT
      PUTAB:           ! STORE (TAB) IN ACCUMULATOR (A0)
      PUTAI           ! STORE (TAI) IN AC(A0+1)
      END:   !END PUTD

```

! OPERATION EXCEPTION (ILLEGAL OP CODE)

```

OPEX:= BEGIN
      INTVEC<2> = 1; ISC = #2
      END:   !END OPEX

```

! CHECK PRIVILEGED INSTRUCTION

```

CKPRIV:=BEGIN
      IF NOT ILOCK =>
        BEGIN
          IF ASP<19:16> EQL 0 =>
            (INTVEC<2> = 1; ISC = #3 NEXT
             BAILOUT ICYCLE)
          END
        END:   !END CKPRIV

```

! CHECK INDIRECT ADDRESSING

```

CKIND:= BEGIN
      IF NOT MLO =>
        (DECODE SPR(50)<17> =>
         \0 BEGIN
           INTVEC<2> = 1; ISC = #6 NEXT
           BAILOUT ICYCLE
           END:
         \1 (IF SPR(50)<16> => IMS = 1)
         )
      END:   !END CKIND

```

UTILITY ROUTINES (PAGE 6)

1 PARITY GENERATOR

```

PARITY:=BEGIN
  COUNT = 31
  TO = 0 NEXT
  WTPLE:= BEGIN
    (IF TAB(0) => TO = (TO + 1)<0) NEXT
    TAB = TAB IRR 1
    COUNT = (COUNT MINUS 1)<5:0> NEXT
    (IF COUNT => WTPLE)
  END
END: IEND PARITY

```

1 DEVELOP THE SHIFT COUNT PER FIGURE 23 IN UYK-7 MANUAL

```

SHIFTC:=BEGIN
  (DECODE M<5:5> =>
    \00 COUNT = M<5:0>
    \01 COUNT = M<5:0>
    \10 BEGIN
      00 = 0 NEXT
      GETB NEXT I INDEX REGISTER RETURNS IN "10"
      COUNT = TB<5:0>
      END
    \11 BEGIN
      00 = 0 NEXT
      GETAB NEXT
      COUNT = TAB<5:0>
      END
  ) NEXT
  SHCOUNT = (SHCOUNT + COUNT)<31:0> I#
END: IEND SHIFTC

```

1 CHECK FLOATING POINT ERROR

```

CKFPE:= BEGIN
  NO.OP
END: IEND CKFPE

```

! INSTRUCTION ADDRESS GENERATION

```
INSTAD:-BEGIN
  SI = PS NEXT
  GETS NEXT          ! BASE REGISTER RETURNS IN "IS"
  MIAR = (PD + SI)<17:0, NEXT
  (IF NOT MLO =>
    (IF (MIAR GTR (IS + SPR(PS)<15:0))) =>
      INTVEC<2> = 1;      ! CLASS 11 INTERRUPT;
      ISC = #16 NEXT     ! INSTRUCTION LIMIT
      BAILOUT ICYCLE
    )
  )
END; !END INSTAD
```

! READ INSTRUCTION

```
READIN:-BEGIN
  COMPAR = 0;          ! RESET COMPARE FLAG
  WFLAG = 0;          ! RESET WRITE FLAG
  REPLAC = 0;          ! RESET REPLACE FLAG
  IFLAG = 0 NEXT
  (IF UPLOW =>          ! HALF WORD INSTRUCTIONS
    UHI = ULO NEXT
    BAILOUT READIN
  ) NEXT
  INSTAD NEXT
  MRI NEXT
  U = MIAR NEXT
  (IF NOT MLO =>
    (IF NOT SPR(PS)<20> =>
      INTVEC<2> = 1;      ! CLASS 11 INTERRUPT;
      ISC = #15 NEXT     ! INSTRUCTION EXECUTE
      BAILOUT ICYCLE
    )
  )
  ! NEXT
  PD = (PD + 1)<15:0>
END; !END READIN
```

I OPIPAD ADDRESS CALCULATION

```

OPIPAD-- BEGIN
  (DECODE IFLAG =>          ! INDIRECT IN PROGRESS?
  \0 BEGIN                 ! NO, JUST A PIGLAP ADDRESS
    (DECODE (PPFLAG AND (PTB NEQ 0) AND REPLAC) =>
      S0 = S1
      S0 = M6
    ) NEXT
    B0 = B NEXT
    GETB ! INDEX REGISTER RETURNS IN "TB"
    GETS NEXT ! BASE REGISTER RETURNS IN "TS"
    TB1 = Y + T0D NEXT
    TB1 = (TB1<15:0> + TB1<16><15:0>) NEXT
    MOAP = (TB1 + TS)<17:0>
  END

\1 BEGIN                 ! YES, INDIRECT.
  (IF C EQ 0 =>          ! "C" FIELD OF ICW
    BEGIN
      DECODE C1 =>      ! "C1" FIELD OF ICW
      \0 BEGIN
        S0 = R NEXT
        GETS NEXT ! BASE REGISTER RETURNS IN "TS"
        TB1 = SY
        MOAP = (SY + TS)<15:0>
      END

      \1 BEGIN
        B0 = B NEXT
        GETB NEXT ! INDEX REGISTER RETURNS IN "TB"
        S0 = TBS NEXT
        GETS NEXT ! BASE REGISTER RETURNS IN "TS"
        TB1 = SY + T0D NEXT
        TB1 = (TB1<15:0> + TB1<16><15:0>) NEXT
        MOAP = (TB1 + TS)<17:0>
      END
    END
  )
  (IF C NEQ 0 =>
    BEGIN
      B0 = B
      (DECODE (PPFLAG AND (PTB NEQ 0) AND REPLAC) =>
        S0 = S1
        S0 = M6
      ) NEXT
      GETB ! INDEX REGISTER RETURNS IN "TB"
      GETS NEXT ! BASE REGISTER RETURNS IN "TS"
      TB1 = Y + T0D NEXT
      TB1 = (TB1<15:0> + TB1<16><15:0>) NEXT
      MOAP = (TB1 + TS)<17:0>
    END
  )
END
END !END OF OPIPAD

```

1. DIFPAND AND CHARACTER ADDRESS ROUTINES

```

DPA01:= BEGIN
  (DECODE 1)=
  NR DPA01          ! NOT INDIRECT
  N1 BEGIN          ! INDIRECT
  DPA0 NEXT        ! ADDRESS OF ICW
  MPA NEXT
  V = MOBR NEXT    ! ICW TO V REGISTER
  IFLAG = 1:
  LASTAD = MOBR:    ! SAVE ADDRESS FOR ICW UPDATE
  UBISY = VBISY NEXT
  DPA01
  END
}
END:      !END OF DPA01

CHARAD:=BEGIN
  IF C(1) AND (NOT PPFLAG) =>
    BEGIN
      (DECODE 14 GTP POS) =>
      NR POS = (POS MINUS W)<4:0>
      N1 BEGIN
        POS = (32 MINUS W)<4:0>
        VY = (VY + 1)<12:0>
      END
    }
    UBISY = VBISY:
    MOBR1 = MOBR:
    MOBR1 = MOBR NEXT
    MOBR = LASTAD:
    MOBR = V NEXT
    MPA NEXT
    MOBR = MOBR1:
    MOBR = MOBR1
  END
END:      !END OF CHARAD

```

1 READ OPERAND

```

READOP: BEGIN
  (IF NOT PIFLAG => IFLAG = 0) NEXT
  OPAD: NEXT
  (DECODE IFLAG =>
    NO MPO:
    VI BEGIN
      (DECODE C(0) =>
        NO MPO:

        VI BEGIN
          MASK = 0 NEXT
          MASK = MASK 1SL1 W NEXT
          MPO NEXT
          MOBR = MOBR 1SP0 POS NEXT
          MOBR = MOBR AND MASK NEXT
          CHARAD
          END
        )
      )
    )
  )
  END
END: 1END OF READOP

```

1 WRITE OPERAND

```

WTCAR: BEGIN
  MASK = 0 NEXT
  MASK = MASK 1SL1 W NEXT
  MASK = MASK 1SL0 POS NEXT
  MOBR = MOBR 1SL0 POS NEXT
  MOBR = (MOBR AND MASK) OR (MOBR AND (NOT MASK)) NEXT
  MPO NEXT
  CHARAD
  END:

```

```

WRTOP: BEGIN
  (IF NOT PIFLAG => IFLAG = 0) NEXT
  MOBR = MOBR NEXT          1 VI.6
  OPAD: NEXT
  MOBR = MOBR NEXT          1 VI.6
  (DECODE IFLAG =>
    MPO:

    (DECODE C(0) =>
      MPO:

      BEGIN
        MOBR = MOBR NEXT
        MPO NEXT
        WTCAR
        END
      )
    )
  )
  END: 1END OF WRTOP

```

```

1      READ DOUBLE LENGTH VARIABLE

      READ0:= BEGIN
        READOP NEXT
        TD1<31:0> = MOBP
        MOBP = (MOBP + 1)<17:0> NEXT
        MPD NEXT
        TD1<63:32> = MOBP
        END0      !END READ0

1      READ FORMAT 1 OPERAND (OPERAND ENDS UP IN TA2)

      RDMFT1:=BEGIN
        (IF V NEQ 0 => READOP) NEXT
        (DECODE K =>
          IMMEDI:= BEGIN
            B0 = B NEXT
            GETB NEXT      ! INDEX REGISTER RETURNS IN "TB"
            TB1 = SY + TB0 NEXT
            TA2 = (TB1<15:0> + TB1<16>)<15:0> NEXT
            (IF TA2<15> => TA2<31:16> = #177777)
            END0
          PHALF0:=BEGIN
            TA2 = MOBP<15:0> NEXT
            (IF TA2<15> => TA2<31:16> = #177777)
            END0
          PHALF1:=BEGIN
            TA2 = MOBP<31:16> NEXT
            (IF TA2<15> => TA2<31:16> = #177777)
            END0
          RFULL :=TA2 = MOBP
          RBYTE0:=TA2 = MOBP<7:0>
          RBYTE1:=TA2 = MOBP<15:8>
          RBYTE2:=TA2 = MOBP<23:16>
          RBYTE3:=TA2 = MOBP<31:24>
          )
        END0      !END RDMFT1

```


1 WRITE FORMAT 1 OPERAND (OPERAND ENTERS IN TA2)

```
WTONE: BEGIN
  IF X NEQ 0 =>
    OPD NEXT
    (DECODE X =>
      NO.OP)
    WHALF0:=MOBP(15:0) + TA2(15:0);
    WHALF1:=MOBP(31:16) + TA2(15:0);
    WFULL:=MOBP + TA2;
    WBYTE0:=MOBP(7:0) + TA2(7:0);
    WBYTE1:=MOBP(15:8) + TA2(7:0);
    WBYTE2:=MOBP(23:16) + TA2(7:0);
    WBYTE3:=MOBP(31:24) + TA2(7:0); NEXT
    PWD
  END;
```

```
RPFTI:=BEGIN (PLACE FORMAT 1
  OPD1 NEXT
  (DECODE IFLAG =>
    WTONE:
    (DECODE C(0) =>
      WTONE:
      (MOBP) + TA2;
      OPD NEXT;
      WTCAR))
    )
  END: (END WFTMI)
```

```
WFTMI:=BEGIN (WRITE FORMAT 1
  (IF NOT RPFLAG => IFLAG + 0) NEXT
  RPFTI
  END;
```

```
PUTBACK:=BEGIN
  (IF RPFLAG =>
    (IF IFLAG AND (C EQL 0) => IFLAG + 0);
    REPLAC + 1
  )
  END;
```

! CHECK REPEAT TERMINATION

! CHECK FOR REPEAT TERMINATION

```

CPRPT = BEGIN
  DO = 0 NEXT          ! COUNT IS IN B PAGE 1
  GETB NEXT           ! INDEX REGISTER RETURNS IN "IB"
  TB1 = TBD - 1 NEXT  ! DECREMENT COUNT (UNSIGNED)
  TBD = (TB1<15:0) + TB1<16><15:0> NEXT
  PUTB NEXT           ! STORE (TB1) IN INDEX REGISTER B(B0)
  (IF (TBD EQL 0) OR (TBD EQL *FFFF) => RPFLAG = 0))
  ! TERMINATE IF = 0
  DO = 0 NEXT         ! INCREMENT OPERAND
  GETB NEXT           ! ADDRESS INDEX REGISTER
  TB1 = TBD + RP1SY NEXT ! PER PAGE 54 OF
  ! THE AN/UYK-7 MANUAL
  TBD = (TB1<16> + TB1<15:0><15:0> NEXT
  PUTB NEXT
  (DECODE COMPAR =>
  ! INSTRUCTION WAS NOT A COMPARE
  ! TERMINATE DEPENDS ON "A" FIELD
  !0 BEGIN
  DECODE RPTA =>
  !0 (IF NOT RCC<2>) => RPFLAG = 0) ! NEQ 0
  !1 (IF RCC<2>) => RPFLAG = 0) ! EQL 0
  !2 (IF RCC<1>) => RPFLAG = 0) ! GEQ 0
  !3 (IF NOT RCC<1>) => RPFLAG = 0) ! LSS 0
  !4 NO.OP
  !5 (IF WFLAG =>
  ! IF WRITE TO MEMORY
  ! AND IF EVEN PARITY,
  ! THEN TERMINATE REPEAT
  ! IF NOT 10 => RPFLAG = 0)))
  !6 (IF WFLAG =>
  ! IF WRITE TO MEMORY
  ! AND IF ODD PARITY,
  ! THEN TERMINATE REPEAT
  ! IF 10 => RPFLAG = 0)))
  !7 NO.OP
  END)

!1 BEGIN ! COMPARE INSTRUCTION BEING REPEATED
DECODE RPTA => ! TERMINATE IF:
!0 (IF NOT CC<2>) => RPFLAG = 0) ! NEQ 0
!1 (IF CC<2>) => RPFLAG = 0) ! EQL
!2 (IF CC<2:1> EQL 1) => RPFLAG = 0) ! GTR
!3 (IF CC<1>) => RPFLAG = 0) ! GEQ
!4 (IF NOT CC<1>) => RPFLAG = 0) ! LSS
!5 (IF CC<2:1> NEQ 1) => RPFLAG = 0) ! LEQ
!6 (IF CC<0>) => RPFLAG = 0) ! OUTSIDE LIMITS
!7 (IF NOT CC<0>) => RPFLAG = 0) ! WITHIN LIMITS
END
) NEXT
(IF NOT RPFLAG => ILOCK = 0)
(IF (C EQL 3) AND IFLAG => CHARN0))
END! !END CKRPT

```

1. INTERPRETER INWDEXER

```

INTSET: BEGIN
    RPT LAG = 0;
    IF RPT LAG =>
        RPT LAG = 0 NEXT
        (IF C EQL 3 => CHRPAD);
        PD = (PD MINUS 2)(15:0) NEXT;
    J LAG = 0
END;

INT: BEGIN                                ! CLASS 1
    (IF (INTVEC(1) AND (NOT CLASLOC(1))) =>
ICS1: BEGIN
    INTSET NEXT
    CMP(141) = ASR(19:0) NEXT
    CMP(142) = 15C;
    CMP(143) = P;
    ASP(19) = 1;
    UPLW = 0;
    ASR(4:9) = #77;
    ASR(7) = 1;
    ASR(6:0) = 0 NEXT
    (DECODE POWER =)
    \0 (P = NORD(0)(19:0);
        NDR(0) = 1);
    \1 (P = CHR(140)(19:0));
    POWER = 0;
    INTVEC(1) = 0 NEXT
    BAILOUT INT
    END
) NEXT

    (IF (INTVEC(2) AND (NOT CLASLOC(2))) => ! CLASS II
ICS2: BEGIN
    INTSET NEXT
    CMP(145) = ASR(19:0) NEXT
    CMP(146) = 15C;
    CMP(147) = P;
    ASP(18) = 1;
    UPLW = 0;
    ASR(13:9) = #37;
    ASR(7) = 1;
    ASR(6:0) = 0 NEXT
    (DECODE (AUTO.PEC AND (15C EQL #2)) =>
    \0 P = CHR(144)(19:0);

    \1 (NDR(1) = 1;
        (DECODE BOOTSTRAP =>
            P = NORD(1)(19:0);
            P = NORD(2)(19:0);
            P = NORD(3)(19:0);
            NO.OP);
        );
    INTVEC(2) = 0 NEXT
    BAILOUT INT
    END
) NEXT

```

* INTERRUPT HANDLER (PAGE 2)

! CLASS III

(IF INTVEC(3) AND INT LAG(03)) =>

```
ICS3:  BEGIN
        INTSET NEXT
        CMP(N151) = ASP(19:0) NEXT
        CMP(N152) = ISC:
        CMP(N153) = P:
        ASP(17) = 1:
        UPLOW = 0:
        ASP(12:9) = N17:
        ASP(6:0) = 0 NEXT
        P = CHR(N150)(19:0):
        INTVEC(3) = 0 NEXT
        BAILOUT INT
        END
```

) NEXT

! CLASS IV

(IF INTVEC(4) =>

```
ICS4:  BEGIN
        INTSET NEXT
        CMP(N155) = ASP(19:0) NEXT
        CMP(N156) = ISC:
        CMP(N157) = P:
        ASP(16) = 1:
        UPLOW = 0:
        ASP(11:5) = N17:
        ASP(6:0) = 0 NEXT
        P = CHR(N154)(19:0):
        INTVEC(4) = 0 NEXT
        BAILOUT INT
        END
```

) END: IEND INT

!CONDITION CODE TESTING ROUTINES

! THESE ROUTINES TEST CONDITION CODES DURING INSTRUCTION EXECUTION.
! THE FOLLOWING ROUTINE SETS THE ZERO AND GREATER THAN OR EQUAL
! ZERO REPEAT CONDITION CODE BITS (RCC<2:1>) FOR SINGLE WORD OPERATIONS.

```
CCZG:= BEGIN
  RCC<2:1> = NOT TAB<31> NEXT
  (IF (TAB EQL 0) OR (TAB EQL ONE32) => RCC<2:1> = #3)
END
```

! THE FOLLOWING ROUTINE SETS THE ZERO AND GREATER THAN OR EQUAL
! ZERO REPEAT CONDITION CODE BITS (RCC<2:1>) FOR DOUBLE WORD OPERATIONS.

```
CCZGD:= BEGIN
  RCC<2:1> = NOT TD0<63> NEXT
  (IF (TD0 EQL 0) OR (TD0 EQL (NOT 0<63:0>)) =>
    RCC<2:1> = #3)
END
```

! THE FOLLOWING ROUTINES SET THE OVERFLOW CONDITION CODE
! BIT IN ADDITION TO THE ZERO AND GREATER THAN OR EQUAL TO ZERO
! BITS (RCC<2:1>). SIGN BIT CORRECTED DURING OVERFLOW.

! SINGLE WORD OPERATIONS:

```
CCOZG:= BEGIN
  CC<3> = 0; RCC<2> = 0 NEXT
  (IF (TAB<31> EQL TAB<31>) =>
    CC<3> = (TAB<31> NEQ TAC<31>) NEXT
    TAC<31> = TAC<31> XOR CC<3>
  ) NEXT
  RCC<1> = NOT TAC<31> NEXT
  (IF (TAC<31:0> EQL 0) OR (TAC<31:0> EQL ONE32) =>
    RCC<2:1> = #3)
END
```

! DOUBLE WORD OPERATIONS:

```
CCOZGD:= BEGIN
  CC<3> = 0; RCC<2> = 0 NEXT
  (IF TD0<63> EQL TD1<63> =>
    CC<3> = (TD0<63> NEQ TDAC<63>) NEXT
    TDAC<63> = TDAC<63> XOR CC<3>
  ) NEXT
  RCC<1> = NOT TDAC<63> NEXT
  (IF (TDAC<63:0> EQL 0) OR (TDAC<63:0> EQL (NOT 0<63:0>)) =>
    RCC<2:1> = #3)
END
```

! FORMAT 1 INSTRUCTION EXECUTION

! NOTE: ARITHMETIC IS 32 BIT ONE'S COMPLEMENT WITH MOST
! SIGNIFICANT BIT THE SIGN

```
LA:=      ! LOAD A
          BEGIN
          PDFT1 NEXT      ! OPERAND RETURNS IN "TA2"
          TAB = TA2
          AB = A NEXT
          PUTAB NEXT      ! STORE (TAB) IN ACCUMULATOR (AB)
          CCZG
          END:      !END LA
```

```
LXB:=     ! LOAD A AND INDEX B
          BEGIN
          LA NEXT      ! USE "LA" INSTRUCTION
          BO = B NEXT
          GETB NEXT      ! INDEX REGISTER RETURNS IN "TB"
          TB1 = TB0 + 1 NEXT
          TB0 = (TB1<15:0> + TB1<15><15:0>) NEXT
          PUTB      ! STORE (TB) IN INDEX REGISTER (BO)
          END:      !END LXB
```

```
LDIF:=    ! LOAD DIFFERENCE
          BEGIN
          PDFT1 NEXT      ! OPERAND RETURNS IN "TA2"
          GETA NEXT      ! (AC(A)) RETURNS IN "TAB"
          TAO = NOT TAB NEXT
          TAC = TA2 + TAB NEXT
          TAC = TAC<31:0> + TAC<32> NEXT
          TAI = TA2 NEXT
          CCZG NEXT
          TAI = TAC<31:0> NEXT
          PUTAI      ! STORE (TAI) IN AC<AB+1>
          END:      !END LDIF
```

```
ANA:=     ! SUBTRACT A
          BEGIN
          PDFT1 NEXT      ! OPERAND RETURNS IN "TA2"
          GETA NEXT      ! (AC(A)) RETURNS IN "TAB"
          TA2 = NOT TA2 NEXT
          TAI = TA2
          TAC = TAB + TA2 NEXT
          TAC = TAC<31:0> + TAC<32> NEXT
          CCZG NEXT
          TAB = TAC<31:0> NEXT
          PUTAB      ! STORE (TAB) IN ACCUMULATOR (AB)
          END:      !END ANA
```

I FORMAT I INSTRUCTION EXECUTION (PAGE 2)

```

AAI=  ! ADD A
      BEGIN
      PDFTI NEXT      ! OPERAND RETURNS IN "TA2"
      GETA NEXT       ! (AC(A)) RETURNS IN "TA0"
      TAI = TAZ
      TAC = TAO + TAZ NEXT
      TAC = TAC(31:0) + TAC(32) NEXT
      CCZG NEXT
      TAO = TAC(31:0) NEXT
      PUTAO           ! STORE (TA0) IN ACCUMULATOR (AO)
      END:           !END AA

LSUM= ! LOAD SUM
      BEGIN
      PDFTI NEXT      ! OPERAND RETURNS IN "TA2"
      GETA NEXT       ! (AC(A)) RETURNS IN "TA0"
      TAC = TAO + TAZ NEXT
      TAC = TAC(31:0) + TAC(32) NEXT
      TAI = TAZ NEXT
      CCZG NEXT
      TAI = TAC(31:0) NEXT
      PUTAI           ! STORE (TAI) IN AC(A0+1)
      END:           !END LSUM

LNAI= ! LOAD NEGATIVE
      BEGIN
      PDFTI NEXT      ! OPERAND RETURNS IN "TA2"
      AO = AI
      TAO = NOT TAZ NEXT
      PUTAO NEXT      ! STORE (TA0) IN ACCUMULATOR (AO)
      CCZG
      END:           !END LNA

LMI=  ! LOAD MAGNITUDE
      BEGIN
      PDFTI NEXT      ! OPERAND RETURNS IN "TA2"
      AO = AI
      TAO = TAZ NEXT
      (IF TAO(31) => TAO = NOT TAO) NEXT
      PUTAO NEXT      ! STORE (TA0) IN ACCUMULATOR (AO)
      CCZG
      END:           !END LM

LBI=  ! LOAD B
      BEGIN
      PDFTI NEXT      ! OPERAND RETURNS IN "TA2"
      BI = A NEXT
      GETB NEXT       ! INDEX REGISTER RETURNS IN "TB"
      (IF A NEW B => TBO = TAZ(15:0)) NEXT
      PUTB            ! STORE (TB) IN INDEX REGISTER (BO)
      END:           !END LB

```

I FORMAT I INSTRUCTION EXECUTION (PAGE 3)

```

AD: = 1 ADD B
      BEGIN
      PDFTI NEXT      I OPERAND RETURNS IN "TA2"
      BO = A NEXT
      GETB NEXT      I INDEX REGISTER RETURNS IN "TB"
      (IF A NEO 0 =>
        TAC = TBO + TA2 NEXT TBO ZERO EXTENDED
        TBO = (TAC<31:0> + TAC<32>><15:0>)
      ) NEXT
      PUTB      I STORE (TB) IN INDEX REGISTER (BO)
      END:      IEND AD

```

```

ANB: = 1 SUBTRACT B
      BEGIN
      PDFTI NEXT      I OPERAND RETURNS IN "TA2"
      BO = A NEXT
      GETB NEXT      I INDEX REGISTER RETURNS IN "TB"
      (IF A NEO 0 =>
        TAC = TBO + (NOT TA2) NEXT
        TBO = (TAC<31:0> + TAC<32>><15:0>)
      ) NEXT
      PUTB      I STORE (TB) IN INDEX REGISTER (BO)
      END:      IEND ANB

```

```

SB: = 1 STORE B
      BEGIN
      BO = A NEXT
      GETB NEXT      I INDEX REGISTER RETURNS IN "TB"
      TA2 = TBO NEXT
      WTFMTI
      END:      IEND SB

```

```

SA: = 1 STORE A
      BEGIN
      GETA NEXT      I (AC(A)) RETURNS IN "TA0"
      TA2 = TA0 NEXT
      WTFMTI NEXT      I REPLACE OPERAND FROM "TA2"
      CCZG
      END:      IEND SA

```


I FORMAT I INSTRUCTION EXECUTION (PAGE 4)

```

SXB:= ! STORE A AND INDEX B
      BEGIN
      SA NEXT          ! USE STORE A INSTRUCTION
      RA = B NEXT
      GETB NEXT        ! INDEX REGISTER RETURNS IN "IB"
      TB1 = TBO + 1 NEXT
      TBO = (TB1<15:0> + TB1<16>><15:0> NEXT
      PUTB              ! STORE (TB) IN INDEX REGISTER (BO)
      END:             !END SXB

```

```

SNA:= ! STORE NEGATIVE
      BEGIN
      GETA NEXT        ! (AC(A)) RETURNS IN "TA0"
      TA0 = (NOT TA0) NEXT
      TA2 = TA0 NEXT
      WTFMTI NEXT      ! REPLACE OPERAND FROM "TA2"
      CCZG
      END:             !END SNA

```

```

SM:= ! STORE MAGNITUDE
      BEGIN
      GETA NEXT        ! (AC(A)) RETURNS IN "TA0"
      (IF TA0<31> => TA0 = (NOT TA0)) NEXT
      TA2 = TA0 NEXT
      WTFMTI NEXT      ! REPLACE OPERAND FROM "TA2"
      CCZG
      END:             !END SM

```

```

BZ:= ! CLEAR BIT
      BEGIN
      READOP
      MASK = 1 NEXT
      MASK = MASK ISL0 AK NEXT
      MASK = NOT MASK NEXT
      MOBR = MOBR AND MASK NEXT
      MNO NEXT
      TA0 = MOBR NEXT
      CCZG
      END:             !END BZ

```

I FORMAT I INSTRUCTION EXECUTION (PAGE 5)

```

BSI=  I SET BIT
      BEGIN
      PEROP:
      MASK = 1 NEXT
      MASK = MASK ISL0 A. NEXT      I= ACTION TAKEN WHEN AK=37 ?
      MOBR = MOBR OR MASK NEXT
      MWO NEXT
      TAO = MOBR NEXT
      CCZG
      END:      IEND BS

```

```

RAI=  I REPLACE ADD
      BEGIN
      RPFMTI NEXT      I OPERAND RETURNS IN "TA2"
      GETA NEXT      I (AC(A)) RETURNS IN "TAB"
      TA1 = TA2:
      TAC = TA2 + TAO NEXT
      TAC = TAC<31:0> + TAC<32> NEXT
      CCOPG NEXT
      TA2 = TAC<31:0> NEXT
      TA1 = TA2 NEXT
      PUTBACK NEXT
      RPFMTI:      I REPLACE OPERAND FROM "TA2"
      PUTA1      I STORE (TA1) IN AC(A0+1)
      END:      IEND RA

```

```

RII=  I REPLACE INCREMENT
      BEGIN
      RPFMTI NEXT      I OPERAND RETURNS IN "TA2"
      TAO = 1:
      TA1 = TA2:
      TAC = TA2 + 1 NEXT
      TAC = TAC<31:0> + TAC<32> NEXT
      CCOPG NEXT
      TA2 = TAC<31:0>:
      TAO = TAC<31:0>:
      AO = A NEXT
      PUTBACK NEXT
      RPFMTI:      I REPLACE OPERAND FROM "TA2"
      PUTAO      I STORE (TAO) IN ACCUMULATOR (AO)
      END:      IEND RI

```

I FORMAT I INSTRUCTION EXECUTION (PAGE 5)

```

RAWI =  I REPLACE SUBTRACT
        BEGIN
        RPFMTI NEXT          I OPERAND RETURNS IN "TAZ"
        GETA NEXT           I TAC(A) RETURNS IN "TAB"
        TAB = NOT TAB
        TAI = TAZ
        TAC = TAZ + TAB NEXT
        TAC = TAC(31:0) + TAC(32) NEXT
        CCOZG NEXT
        TAZ = TAC(31:0) NEXT
        TAI = TAZ NEXT
        PUTBACK NEXT
        RPFMTI              I REPLACE OPERAND FROM "TAZ"
        PUTA                I STORE (TAI) IN AC(A0+1)
        END:      IEND RAW

RDI =  I REPLACE DECREMENT
        BEGIN
        RPFMTI NEXT          I OPERAND RETURNS IN "TAZ"
        TAB = (NOT 1(31:0))
        TAI = TAZ
        TAC = TAZ + TAB NEXT
        TAC = TAC(31:0) + TAC(32) NEXT
        CCOZG NEXT
        TAZ = TAC(31:0)
        TAB = TAC(31:0)
        A0 = A NEXT
        PUTBACK NEXT
        RPFMTI              I REPLACE OPERAND FROM "TAZ"
        PUTA                I STORE (TAB) IN ACCUMULATOR (A0)
        END:      IEND RDI

```

1 FORMAT 1 INSTRUCTION EXECUTION (PAGE 7)

```

M.1= 1 MULTIPLY A
      BEGIN
      PDFT1 NEXT          1 OPERAND RETURNS IN "TAZ"
      GETA NEXT          1 (AC(A)) RETURNS IN "TA0"
      SIGN = (TAZ<31> XOR TA0<31>) NEXT
      (IF TAZ<31> => TAZ = (NOT TAZ))
      (IF TA0<31> => TA0 = (NOT TA0)) NEXT
      TD0 = TAZ * TA0 NEXT
      (IF SIGN => TD0 = (NOT TD0)) NEXT
      TA1 = TD0<63:32>
      TA0 = TD0<31:0> NEXT
      PUTA1          1 STORE (TA1) IN AC(A0+1)
      PUTA0 NEXT      1 STORE (TA0) IN ACCUMULATOR (A0)
      CCZG0
      END: 1END M

D.1= 1 DIVIDE A
      BEGIN
      PDFT1 NEXT          1 OPERAND RETURNS IN "TAZ"
      (IF (TAZ EQL 0) OR (TAZ EQL ONE32) => 1 STOP A ZERO DIVIDE
      BEGIN
      CC<3> = 1 NEXT
      BAILOUT ICYCLE
      END
      ) NEXT
      GETD NEXT
      SIGN = (TA1<31> XOR TAZ<31>)
      SIGN1 = (TA1<31>) NEXT
      (IF SIGN1 => TD0 = (NOT TD0))
      (IF TAZ<31> => TAZ = (NOT TAZ)) NEXT
      TA0 = (TD0 / TAZ)<31:0> NEXT
      TA1 = (TD0 MINUS (TA0 * TAZ))<31:0> NEXT
      (IF SIGN => TA0 = NOT TA0)
      (IF SIGN1 => TA1 = NOT TA1) NEXT
      PUTA1          1 STORE (TA1) IN AC(A0+1)
      PUTA0          1 STORE (TA0) IN ACCUMULATOR (A0)
      CCZG0
      CC<3> = (TD0<63:31> NEQ 0)
      END: 1END D

```

1 FORMAT 1 INSTRUCTION EXECUTION (PAGE 8)

```

BC1= 1 COMPARE BIT TO ZERO
      BEGIN
      COMPAR = 1;
      READOP;
      MASK = 1 NEXT
      MASK = MASK ISL0 AK NEXT
      MOBR = MOBR AND MASK NEXT
      CC<2:1> = 0 NEXT
      (IF (MOBR EQL 0) => CC<2> = 1)
      END;      IEND BC

```

```

CX1= 1 COMPARE INDEX INCREMENT
      BEGIN
      COMPAR = 1;
      RDMT; NEXT      I OPERAND RETURNS IN "TA2"
      BO = 0 NEXT
      GETB NEXT      I INDEX REGISTER RETURNS IN "TB"
      CC<0> = 0 NEXT
      (DECODE ((TBD GTR TA2<15:0>) XOR (TBD<15> NEQ TA2<15>))
      OR (TBD EQL TA2<15:0>) =>
      \0      (TBI = TBD + 1 NEXT
      TBD = (TBI<15:0> + TBI<15>)<15:0> );
      \1      BEGIN
      CC<0> = 1;
      TBD = 0
      END
      I NEXT
      PUTB      I STORE (TB) IN INDEX REGISTER (000)
      END;      IEND CX1

```

```

C1= 1 COMPARE
      BEGIN
      COMPAR = 1;
      RDMT; NEXT      I OPERAND RETURNS IN "TA2"
      GETA;      I (AC(A)) RETURNS IN "TA0"
      CC<2:1> = 0 NEXT
      (IF TA0 EQL ONE32 => TA0 = 0);
      (IF TA2 EQL ONE32 => TA2 = 0) NEXT
      TSTR = (TA0 TST TA2) NEXT
      (IF (TA0<31> XOR TA2<31>) => TSTR = (2 - TSTR)<1:0>) NEXT
      (DECODE TSTR =>
      \0      NO.OP;
      \1      CC<2:1> = 3;
      \2      CC<1> = 1;
      \3      NO.OP
      )
      END;      IEND C

```

FORMAT 1 INSTRUCTION EXECUTION (PAGE 8)

```

CL:= 1 COMPARE LIMITS
      BEGIN
      COMPAR = 1;
      CC<0> = 0;
      GETD;
      PDFT1 NEXT      ! OPERAND RETURNS IN "TA2"
      (IF TA0 EQL ONE32 => TA0 = 0);
      (IF TA1 EQL ONE32 => TA1 = 0);
      (IF TA2 EQL ONE32 => TA2 = 0) NEXT
      (IF ((TA0 GTR TA2) OR (TA2 GEQ TA1)) => CC<0> = 1)
      END;      IEND CL

CM:= 1 COMPARE MASKED
      BEGIN
      COMPAR = 1;
      CC<2:1> = 0;
      GETD;
      PDFT1 NEXT      ! OPERAND RETURNS IN "TA2"
      (IF TA1 EQL ONE32 => TA1 = 0);
      TA2 = TA2 AND TA0 NEXT
      (IF TA2 EQL ONE32 => TA2 = 0) NEXT
      TSTR = (TA1 TST TA2) NEXT
      (IF (TA1<3> XOR TA2<31>) => TSTR = (2 - TSTR)<1:0>) NEXT
      (DECODE TSTR =>
      \0      NO.OP;
      \1      CC<2:1> = 3;
      \2      CC<1> = 1;
      \4      NO.OP
      )
      END;      IEND CM

CG:= 1 COMPARE GATED
      BEGIN
      COMPAR = 1;
      CC<2:1> = 0;
      GETD;
      PDFT1 NEXT      ! OPERAND RETURNS IN "TA2"
      TAC = (TA2 + (NOT TA0)) NEXT
      TAZ = (TAC<31:0> + TAC<32>)<31:0> NEXT
      (IF TAZ<31> => TAZ = (NOT TAZ)) NEXT
      (IF TA1 EQL ONE32 => TA1 = 0) NEXT
      TSTR = (TA2 TST TA1) NEXT
      (IF TA1<31> => TSTR = (2 - TSTR)<1:0>) NEXT
      (DECODE TSTR =>
      \0      NO.OP;
      \1      CC<2:1> = 3;
      \2      CC<1> = 1;
      \3      NO.OP
      )
      END;      IEND CG

```

FORMAT 1 INSTRUCTION EXECUTION (PAGE 10)

```

LCI:=  ! LOAD CMP TASK
      BEGIN
      *
      (IF PPFLAG => ILOCK + 1)
      PEADOP NEXT
      (IF A GEQ #6 => K + 8) NEXT
      (DECODE A =>
      \0  CMP(AK) + MOBR;
      \1  CMP(AK) + MOBR(19:0);
      \2  (CYPRIV NEXT CMP(AK) + MOBR(17:0));
      \3  NO.OP;
      \4  NO.OP;
      \5  NO.OP;
      \6  (CYPRIV NEXT CMP(AK) + MOBR(19:0));
      \7  (CYPRIV NEXT CMP(AK) + MOBR(22:0))
      ) NEXT
      (IF PPFLAG => AK + (AK + 1)<5:0)
      END;  !END LCI

```

```

LCI:=  ! LOAD CMP INTERRUPT
      BEGIN
      (IF PPFLAG => ILOCK + 1)
      CYPRIV NEXT
      PEADOP NEXT
      (DECODE A =>
      \0  CMP((AK + #100)<6:0) + MOBR;
      \1  CMP((AK + #100)<6:0) + MOBR(19:0);
      \2  CMP((AK + #100)<6:0) + MOBR(17:0);
      \3  NO.OP;
      \4  CMP((AK + #100)<6:0) + MOBR(15:0);
      \5  CMP((AK + #100)<6:0) + MOBR(15:0);
      \6  CMP((AK + #100)<6:0) + MOBR(20:0);
      \7  CMP((AK + #100)<6:0) + MOBR(20:0)
      ) NEXT
      (IF PPFLAG => AK + (AK + 1)<5:0)
      END;  !END LCI

```

FORMAT 1 INSTRUCTION EXECUTION (PAGE 11)

```

SCT1 = 1 STORE CHR TAGA
      BEGIN
      (IF RPFLAG => ILOCK = 1)
      (IF A GEQ #5 => K = 0) NEXT
      (DECODE A =>
      \0 MOBR = CHR(AK)
      \1 MOBR = CHR(AK)
      \2 (CKPRIV NEXT MOBR = CHR(AK))
      \3 NO.OP
      \4 NO.OP
      \5 NO.OP
      \6 (CKPRIV NEXT MOBR = CHR(AK))
      \7 (CKPRIV NEXT MOBR = CHR(AK))
      ) NEXT
      (IF (A LSS #3) OR (A GTR #5) =>
      BEGIN
      OPAD) NEXT
      MMD
      END
      ) NEXT
      (IF RPFLAG => AK = (AK + 1)<5:0)
      END: 1END SCT

```

```

SCT1 = 1 STORE CHR INTERRUPT
      BEGIN
      (IF RPFLAG => ILOCK = 1)
      CKPRIV NEXT
      OPAD) NEXT
      (IF A NEQ #3 =>
      MOBR = CHR(AK + #100)<5:0) NEXT
      MMD
      ) NEXT
      (IF RPFLAG => AK = (AK + 1)<5:0)
      END: 1END SCT

```


FORMAT 1 INSTRUCTION DECODE TABLE

```

(1) = BEGIN
  (IF F0 EQL 1 =>
    (DECODE F1 =>
      LAI      ! 10  LOAD A
      LXI      ! 11  LOAD A AND INDEX B
      LDIF     ! 12  LOAD DIFFERENCE
      ANA      ! 13  SUBTRACT A
      RA      ! 14  ADD A
      LSAR     ! 15  LOAD SUB
      LNA      ! 16  LOAD NEGATIVE
      LM       ! 17  LOAD MAGNITUDE
    )
  )
  (IF F0 EQL 2 =>
    (DECODE F1 =>
      LBI      ! 20  LOAD B
      ABI      ! 21  ADD B
      ANBI     ! 22  SUBTRACT B
      SBI      ! 23  STORE B
      SAI      ! 24  STORE A
      SXBI     ! 25  STORE A AND INDEX B
      SNBI     ! 26  STORE NEGATIVE
      SM       ! 27  STORE MAGNITUDE
    )
  )
  (IF F0 EQL 3 =>
    (DECODE F1 =>
      DPEX     ! 30
      DPEX     ! 31
      BZ       ! 32  CLEAR BIT
      BS       ! 33  SET BIT
      RA       ! 34  REPLACE ADD
      RI       ! 35  REPLACE INCREMENT
      RAN      ! 36  REPLACE SUBTRACT
      RD       ! 37  REPLACE DECREMENT
    )
  )
  (IF F0 EQL 4 =>
    (DECODE F1 =>
      M        ! 40  MULTIPLY A
      D        ! 41  DIVIDE A
      DCI      ! 42  COMPARE BIT TO ZERO
      CXI      ! 43  COMPARE INDEX INCREMENT
      C        ! 44  COMPARE
      CL       ! 45  COMPARE LIMITS
      CM       ! 46  COMPARE MASKED
      CG       ! 47  COMPARE GATED
    )
  )

```

1 FORMAT 1 INSTRUCTION DECODE TABLE (continued)

```

      (IF F EQL #54 => LC1))      1 54      LOAD CMR TASK
      (IF F EQL #55 => LC1))      1 55      LOAD CMR INTERRUPT
      (IF F EQL #56 => SCT))      1 56      STORE CMR TASK
      (IF F EQL #57 => SCT))      1 57      STORE CMR INTERRUPT
END:      1END FORMAT 1
    
```

! FORMAT 11 INSTRUCTION EXECUTION

```
DR:= ! INCLUSIVE OR
      BEGIN
      GETA: ! (AC(A)) RETURNS IN "TAB"
      PEADOP NEXT
      TAB = TAB OR MOBR NEXT
      PUTAB NEXT ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END: ! END OF DR.
```

```
SC:= ! SELECTIVE CLEAR
      BEGIN
      GETA: ! (AC(A)) RETURNS IN "TAB"
      PEADOP NEXT
      TAB = TAB AND (NOT MOBR) NEXT
      PUTAB NEXT ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END: ! END SC
```

```
MS:= ! SELECTIVE SUBSTITUTE
      BEGIN
      GETD:
      READOP NEXT
      TAB = ((TAB AND MOBR) OR (TAI AND (NOT TAB))) NEXT
      PUTAI NEXT ! STORE (TAI) IN AC(AB+1)
      TAB = TAI NEXT
      CCZG
      END: ! END MS
```

```
XOR:= ! EXCLUSIVE OR
      BEGIN
      GETA: ! (AC(A)) RETURNS IN "TAB"
      PEADOP NEXT
      TAB = TAB XOR MOBR NEXT
      PUTAB NEXT ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END: ! END XOR
```

FORMAT II INSTRUCTION EXECUTION (PAGE 2)

```
ALP:= ! ADD LOGICAL PRODUCT
      BEGIN
      GETD:
      READOP NEXT
      TAB = MOBP AND TAB NEXT
      TAC = TA1 + TAB NEXT
      TAC = TAC(31:0) + TAC(32) NEXT
      CCZG NEXT
      TA1 = TAC(31:0) NEXT
      PUTA1: ! STORE (TA1) IN AC(AB+1)
      END: !END ALP

LLP:= ! LOAD LOGICAL PRODUCT
      BEGIN
      GETA: ! (AC(A)) RETURNS IN "TAB"
      READOP NEXT
      TAB = TAB AND MOBP NEXT
      PUTA0 NEXT ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END: !END LLP

NLP:= ! SUBTRACT LOGICAL PRODUCT
      BEGIN
      GETD:
      READOP NEXT
      TAB = NOT (MOBP AND TAB) NEXT
      TAC = TA1 + TAB NEXT
      TAC = TAC(31:0) + TAC(32) NEXT
      CCZG NEXT
      TA1 = TAC(31:0) NEXT
      PUTA1: ! STORE (TA1) IN AC(AB+1)
      END: !END NLP
```

FORMAT II INSTRUCTION EXECUTION (PAGE 2)

LLPN:= I LOAD LOGICAL PRODUCT NEXT

BEGIN

GETD

READOP NEXT

TAI = TAO AND MOBR NEXT

PUTAI NEXT I STORE (TAI) IN AC(AO+1)

TAO = TAI NEXT

CCZG

END I END LLPN

CNT:= I COUNT ONES

BEGIN

GETAI

I AC(A) RETURNS IN "TAO"

READOP NEXT

TAO = 0

COUNT = 32 NEXT

CNTLP:= BEGIN

IF COUNT NEQ 0 =>

BEGIN

(IF MOBR(0) => TAO = (TAO + 1)<31:0>) NEXT

MOBR = MOBR (RR 1)

COUNT = (COUNT MINUS 1)<5:0> NEXT

CNTLP

END

END NEXT

PUTAO NEXT I STORE (TAO) IN ACCUMULATOR (AO)

CCZG

END I END CNT

XR:= I EXECUTE REMOTE

BEGIN

READOP NEXT

U = MOBR NEXT

EXRF = 1

END I END XR

XRL:= I EXECUTE REMOTE LOWER

BEGIN

READOP NEXT

U<31:16> = MOBR<15:0> NEXT

EXRF = 1

END I END XRL

FORMAT II INSTRUCTION EXECUTION (PAGE 4)

```
SLP:  | STORE LOGICAL PRODUCT
      BEGIN
      GETD:
      PERDDP: NEXT
      MOBP = TAB AND TAI NEXT
      WRITOP: NEXT
      TAB = MOBP NEXT
      CCZG
      END:  |END SLP
```

```
SSUM:  | STORE SUM
      BEGIN
      GETD: NEXT
      TAC = TAB + TAI NEXT
      TAC = TAC(31:0) + TAC(32) NEXT
      CCZG: NEXT
      MOBP = TAC(31:0):
      TAI = TAC(31:0) NEXT
      WRITOP:
      PUTAI  | STORE (TAI) IN AC(00:1)
      END:  |END SSUM
```

```
SDIF:  | STORE DIFFERENCE
      BEGIN
      GETD: NEXT
      TAB = NOT TAB NEXT
      TAC = TAI + TAB NEXT
      TAC = TAC(31:0) + TAC(32) NEXT
      CCZG: NEXT
      MOBP = TAC(31:0):
      TAI = TAC(31:0) NEXT
      WRITOP:
      PUTAI  | STORE (TAI) IN AC(00:1)
      END:  |END SDIF
```

I FORMAT II INSTRUCTION EXECUTION (PAGE 5)

```
DS:= 1 DOUBLE STORE R
      BEGIN
      GETD NEXT
      MOBR > TAB NEXT
      WRITOP NEXT
      MOBR > (MOBR + 1)(<17:0> NEXT
      MOBR > TAI NEXT
      MWD NEXT
      CCZGD
      END) 1END DS
```

```
ROR:= 1 REPLACE INCLUSIVE OR
      BEGIN
      DR. NEXT 1= JUST LIKE AN "OR"
      MOBR > TAB NEXT
      PUTBACK NEXT
      WRITOP
      END) 1END ROR
```

```
RSC:= 1 REPLACE SELECTIVE CLEAR
      BEGIN
      SC NEXT 1= JUST AN "SC"
      MOBR > TAB NEXT
      PUTBACK NEXT
      WRITOP
      END) 1END RSC
```

```
RMS:= 1 REPLACE SELECTIVE SUBSTITUTE
      BEGIN
      MB NEXT 1= JUST LIKE SELECTIVE SUB
      MOBR > TAI NEXT
      PUTBACK NEXT
      WRITOP
      END) 1END RMS
```

```
RKOR:= 1 REPLACE EXCLUSIVE OR
      BEGIN
      XOR. NEXT
      MOBR > TAB NEXT
      PUTBACK NEXT
      WRITOP
      END) 1END RKOR
```

FORMAT II INSTRUCTION EXECUTION (PAGE 6)

```

PALP:= 1 REPLACE A - LOGICAL PRODUCT
BEGIN
  ALP NEXT          1= JUST LIKE "ALP"
  MOBP = TAI NEXT
  PUTBACK NEXT
  WRITOP
END:      IEND PALP

```

```

PLP:= 1 REPLACE LOGICAL PRODUCT
BEGIN
  LLPN NEXT          1= JUST LIKE "LLPN"
  MOBP = TAI NEXT
  PUTBACK NEXT
  WRITOP
END:      IEND PLP

```

```

PNLP:= 1 REPLACE A - LOGICAL PRODUCT
BEGIN
  ALP NEXT          1= LIKE AN "ALP"
  MOBP = TAI NEXT
  PUTBACK NEXT
  WRITOP
END:      IEND PNL

```

```

TSF:= 1 TEST AND SET FLAG
BEGIN
  READOP NEXT
  (DECODE MOBR(31) =>
  \0      BEGIN
            MOBR(31) = 1 NEXT
            MWO
            CC(2) = 1
            END:
  \1      CC(2) = 0
  )
END:      IEND TSF

```


FORMAT 11 INSTRUCTION EXECUTION (PAGE 7)

DL: = 1 DOUBLE LOAD A
BEGIN
AA = A;
PEADD NEXT
TD0 = TD1 NEXT
PUTD;
CCZGD
END: 1END DL

DA: = 1 DOUBLE ADD A
BEGIN
GETD;
PEADD NEXT
TDAC = TD0 + TD1 NEXT
TDAC = TDAC(63:0) + TDAC(64) NEXT
CCOZGD NEXT
TD0 = TDAC(63:0) NEXT
PUTD
END: 1END DA

DAN: = 1 DOUBLE SUBTRACT A
BEGIN
GETD;
PEADD NEXT
TD1 = NOT TD1 NEXT
TDAC = TD0 + TD1 NEXT
TDAC = TDAC(63:0) + TDAC(64) NEXT
CCOZGD NEXT
TD0 = TDAC(63:0) NEXT
PUTD
END: 1END DAN

FORMAT II INSTRUCTION EXECUTION (PAGE 8)

```

DC:= 1 DOUBLE COMPARE
      BEGIN
      COMPAR = 1;
      GETD;
      PERIOD NEXT
      (IF TDO EQL DNE32#ONE32 => TDO = 0);
      (IF TDI EQL DNE32#ONE32 => TDI = 0) NEXT
      CC<2:1> = 0 NEXT
      TSTR = (TDO TST TDI) NEXT
      (IF (TD1<63> XOR TDO<63>) => TSTR = (2 - TSTR)<1:0>) NEXT
      (DECODE TSTR)
      \0 NO.OP;
      \1 CC<2:1> = 3;
      \2 CC<1> = 1;
      \3 NO.OP;
      )
      END; 1END DC

```

```

LUMP:= 1 LOAD BASE AND MEMORY PROTECTION
      BEGIN
      BN = 0 NEXT
      GETB NEXT 1 INDEX REGISTER RETURNS IN "7B"
      TB1 = Y + TBO NEXT
      TDO = (TB1<15:0> + TB1<16><15:0>) NEXT
      (IF TBO<0> => 1 OOD ADDRESS --- ERROR
      BEGIN
      INTVEC<2> = 1;
      ISC = #2 NEXT 1ILLEGAL INSTRUCTION
      BAILOUT ICYCLE
      END
      ) NEXT
      (IF ASP<19:18> EQL 0 =>
      BEGIN
      IF (NOT (ASR<0> AND (B EQL #7) AND (A NEQ #7))) =>
      BEGIN
      INTVEC<2> = 1;
      ISC = #A NEXT 1PRIVILEGED INSTRUCTION
      BAILOUT ICYCLE
      END
      )
      ) NEXT
      READOP NEXT
      RST(A)<17:0> = MOBR<17:0> NEXT
      MDAR = (MDAR + 1)<17:0> NEXT
      MPD NEXT
      SPR(A)<20:0> = MOBR<20:0>;
      SIP(A)<19:17> = 5;
      SIP(A)<15:0> = TBO
      END; 1END LUMP

```

FORMAT 11 INSTRUCTION EXECUTION (PAGE 9)

```

XSIPI= 1 ENTER EXECUTIVE STATE/INTERPROCESSOR INTERRUPT
BEGIN
  IODECODE (A NEQ 0) =>
  XSI= BEGIN
    B0 > B NEXT
    GETB NEXT      ! INDEX REGISTER RETURNS IN "IB"
    TB1 > SY > TOD NEXT
    ISC > (TB1<15:0> + TB1<15><15:0>)
    INTVEC<<4> > 1
    END;
  IPI= CKPRIV;
END;      !END XSIPI

AEI= 1 ALLOW ENABLE INTERRUPT
BEGIN
  CKPRIV      !==NOT IMPLEMENTED==
END;      !END AEI

PEI= 1 PREVENT ENABLE INTERRUPT
BEGIN
  CKPRIV      !==NOT IMPLEMENTED==
END;      !END PEI

LIM= 1 LOAD IOC MONITOR CLOCK
BEGIN
  NO.OP      !==NOT IMPLEMENTED==
END;      !END LIM

IOI= 1 INITIATE I/O
BEGIN
  READOP NEXT
  (IF A LEQ 9 => IOC(A<1:0>) > MOBR)
END;      !END IOI

```

FORMAT II INSTRUCTION EXECUTION (PAGE 18)

```

IR:= 1 INTERRUPT RETURN
      BEGIN
      (IF ASP<19> =>                                ICLASS I
        NDP<0> = 0;
        IFLAG = 0;
        ASR = CMR(141)<19:0>;
        P = CMR(143)<19:0> NEXT
        BAILOUT ICYCLE) NEXT
      (IF ASP<18> =>                                ICLASS II
        NDP<1> = 0;
        IFLAG = 0;
        ASR = CMR(145)<19:0>;
        P = CMR(147)<19:0> NEXT
        BAILOUT ICYCLE) NEXT
      (IF ASP<17> =>                                ICLASS III
        IFLAG = 0;
        ASR = CMR(151)<19:0>;
        P = CMR(153)<19:0> NEXT
        BAILOUT ICYCLE) NEXT
      (IF ASP<16> =>                                ICLASS IV
        IFLAG = 0;
        ASR = CMR(155)<19:0>;
        P = CMR(157)<19:0>)
      END;      IEND IR

RP:= 1 REPEAT
      BEGIN
      RPTA = A;
      RPTB = B;
      RPTCY = SY;
      BB = #7 NEXT
      GETB NEXT                                ! INDEX REGISTER RETURNS IN "YB"
      (IF (YB0 EQL 0) OR (YB0 EQL "FFFF") =>
        BEGIN
          PD = (PD + 1)<15:0> NEXT
          BAILOUT ICYCLE
        END
      ) NEXT
      RPYFLAG = 1 NEXT
      READIN NEXT
      BAILOUT ICYCLE
      END;      IEND RP

```

```

!      FLOATING-POINT INSTRUCTIONS (NOT IMPLEMENTED IN THIS ISP)
!
!      GETS, PUTS, AND PEADS ARE PERFORM TO GENERATE DATA ACCESS
!      AND SPECIFIC ADDRESSING. NO FLOATING-POINT COMPUTATION
!      IS PERFORMED.

```

```

FA:=      ! FLOATING-POINT ADD
          BEGIN
          GETD
          PEADD NEXT
          TAC=TD0<63:32>*TD1<63:32> NEXT
          TD0<63:32> = (TAC<31:0> + TAC<32>)<31:0> NEXT
          PUTD
          END:      !END FA

```

```

FAS:=     ! FLOATING-POINT SUBTRACT
          BEGIN
          GETD
          PEADD NEXT
          TAC = TD0<63:32> + (NOT TD1<63:32>) NEXT
          TD0<63:32> = (TAC<31:0> + TAC<32>)<31:0> NEXT
          PUTD
          END:      !END FAS

```

```

FM:=      ! FLOATING-POINT MULTIPLY
          BEGIN
          GETD
          PEADD NEXT
          SIGN = TD0<63> XOR TD1<63> NEXT
          (IF TD0<63> => TD0<63:32> + NOT TD0<63:32>) ;
          (IF TD1<63> => TD1<63:32> + NOT TD1<63:32>) NEXT
          TD0<63:32> = ((TD0<63:32> * TD1<63:32>) ISRA 16)<31:0> NEXT
          (IF SIGN => TD0<63:32> + NOT TD0<63:32>) NEXT
          PUTD
          END:      !END FM

```

```

FD:=      ! FLOATING-POINT DIVIDE
          BEGIN
          GETD
          PEADD NEXT
          (IF (TD1<63:32> EQL 0) OR (TD1<63:32> EQL ONE32) =>
              RAILOUT FD) NEXT
          SIGN = TD0<63> XOR TD1<63> NEXT
          (IF TD0<63> => TD0<63:32> + NOT TD0<63:32>) ;
          (IF TD1<63> => TD1<63:32> + NOT TD1<63:32>) NEXT
          TD0<63:32> = ((TD0<63:32> # 0<15:0>) / TD1<63:32>)<31:0> NEXT
          (IF SIGN => TD0<63:32> + NOT TD0<63:32>) NEXT
          PUTD
          END:      !END FD

```

1 FLOATING-POINT INSTRUCTIONS (NOT IMPLEMENTED IN THIS ISP)

```
FAR:= ! FLOATING-POINT ADD WITH ROUND
      BEGIN
      GETD:
      READD NEXT
      TAC=TD0<63:32>*TD1<63:32> NEXT
      TD0<63:32> + (TAC<31:0> + TAC<32>)<31:0> NEXT
      PUTD
      END:      !END FAR
```

```
FANR:= ! FLOATING-POINT SUBTRACT WITH ROUND
      BEGIN
      GETD:
      READD NEXT
      TAC = TD0<63:32> * (NOT TD1<63:32>) NEXT
      TD0<63:32> + (TAC<31:0> + TAC<32>)<31:0> NEXT
      PUTD
      END:      !END FANR
```

```
FMR:= ! FLOATING-POINT MULTIPLY WITH ROUND
      BEGIN
      GETD:
      READD NEXT
      SIGN = TD0<63> XOR TD1<63> NEXT
      (IF TD0<63> => TD0<63:32> + NOT TD0<63:32>) ;
      (IF TD1<63> => TD1<63:32> + NOT TD1<63:32>) NEXT
      TD0<63:32> + ((TD0<63:32> * TD1<63:32>) (500 16)<31:0> NEXT
      (IF SIGN => TD0<63:32> + NOT TD0<63:32>) NEXT
      PUTD
      END:      !END FMR
```

```
FDR:= ! FLOATING-POINT DIVIDE WITH ROUND
      BEGIN
      GETD:
      READD NEXT
      (IF (TD1<63:32> EQL 0) OR (TD1<63:32> EQL ONE32) =>
        BAILOUT FDR) NEXT
      SIGN = TD0<63> XOR TD1<63> NEXT
      (IF TD0<63> => TD0<63:32> + NOT TD0<63:32>) ;
      (IF TD1<63> => TD1<63:32> + NOT TD1<63:32>) NEXT
      TD0<63:32> + ((TD0<63:32> * 0<15:0>) / TD1<63:32>)<31:0> NEXT
      (IF SIGN => TD0<63:32> + NOT TD0<63:32>) NEXT
      PUTD
      END:      !END FDR
```

FORMAT 11 INSTRUCTION DECODE TABLE

TITLE: BEGIN

*CODE: 11072 *

OPEX:	00 0
OPEX:	00 1
OPEX:	00 2
OPEX:	00 3
OPEX:	00 4
OPEX:	00 5
OPEX:	00 6
OPEX:	00 7
OP:	01 0 OP
SC:	01 1 SELECTIVE CLEAR A
MS:	01 2 SELECTIVE SUBSTITUTE
XOP:	01 3 EXCLUSIVE OR
ALP:	01 4 ADD LOGICAL PRODUCT
LLP:	01 5 LOAD LOGICAL PRODUCT
NLP:	01 6 SUBTRACT LOGICAL PRODUCT
LLPN:	01 7 LOAD LOGICAL PRODUCT AND
CNT:	02 0 COUNT ONES
OPEX:	02 1
XPI:	02 2 EXECUTE REMOTE
XPL:	02 3 EXECUTE REMOTE LOWER
SLP:	02 4 STORE LOGICAL PRODUCT
SSUM:	02 5 STORE SUM
SOIF:	02 6 STORE DIFFERENCE
DS:	02 7 DOUBLE STORE A
POP:	03 0 REPLACE INCLUSIVE OR
PSC:	03 1 REPLACE SELECTIVE CLEAR
PHS:	03 2 REPLACE SELECTIVE SUBSTITUTE
FXOP:	03 3 REPLACE EXCLUSIVE OR
PALP:	03 4 REPLACE A-LOGICAL PRODUCT
NLP:	03 5 REPLACE LOGICAL PRODUCT
PNLP:	03 6 REPLACE A-LOGICAL PRODUCT
TSF:	03 7 TEST AND SET FLAG
OPEX:	04 0
OPEX:	04 1
OPEX:	04 2
OPEX:	04 3
OPEX:	04 4
OPEX:	04 5
OPEX:	04 6
OPEX:	04 7
DL:	05 0 DOUBLE LOAD A
DA:	05 1 DOUBLE ADD A
DAN:	05 2 DOUBLE SUBTRACT A
DC:	05 3 DOUBLE COMPARE
LBMP:	05 4 LOAD BASE AND
	MEMORY PROTECTION

! FORMAT II INSTRUCTION DECODE TABLE (CONTINUED)

DMEX	! 06 5	
DMEX	! 06 6	
DMEX	! 06 7	
FM	! 06 0	FLOATING-POINT ADD
FAM	! 06 1	FLOATING-POINT MULTIPLY
FM	! 06 2	FLOATING-POINT SUBTRACT
FD	! 06 3	FLOATING-POINT DIVIDE
FAR	! 06 4	FLOATING-POINT ADD WITH POUND
FAMR	! 06 5	FLOATING-POINT SUBTRACT WITH POUND
FMP	! 06 6	FLOATING-POINT MULTIPLY WITH POUND
FDR	! 06 7	FLOATING-POINT DIVIDE WITH POUND
XSIP	! 07 0	ENTER EXECUTIVE STATE; INTERPROCESSOR INTERRUPT
AEI	! 07 1	ALLOW ENABLE INTERRUPT
PEI	! 07 2	PREVENT ENABLE INTERRUPT
LMH	! 07 3	LOAD IDC MONITOR CLOCK
IO	! 07 4	INITIATE I/O
IR	! 07 5	INTERRUPT RETURN
RP	! 07 6	REPEAT
OPX	! 07 7	

END: !END FORMAT II

1 FORMAT 11 INSTRUCTION EXECUTION

```
JEP:= 1 JUMP ON EVEN PARITY
      BEGIN
      OPAD1:
      GETD NEXT
      TAB = TAB AND TAB NEXT
      PARITY NEXT
      (IF NOT 10 => P = 50 # TAB)
      END: IEND JEP

JOP:= 1 JUMP ON ODD PARITY
      BEGIN
      OPAD1:
      GETD NEXT
      TAB = TAB AND TAB NEXT
      PARITY NEXT
      (IF 10 => P = 50 # TAB)
      END: IEND JOP

DJZ:= 1 JUMP ON DOUBLE PRECISION ZERO
      BEGIN
      GETD:
      OPAD1 NEXT
      (IF (TDB EQL 0) OR (TDB EQL ONE32#ONE32) => P = 50 # TAB)
      END: IEND DJZ

DJNZ:= 1 JUMP ON DOUBLE PRECISION NOT ZERO
      BEGIN
      GETD:
      OPAD1 NEXT
      (IF (TDB NEQ 0) AND (TDB NEQ ONE32#ONE32) => P = 50 # TAB)
      END: IEND DJNZ
```

FORMAT III INSTRUCTION EXECUTION (PAGE 2)

```

JP:  ! JUMP ON A POSITIVE
      BEGIN
      GETA:          ! (AC(A)) RETURNS IN "TAB"
      OPAD1 NEXT
      (IF NOT TAB(31) > 0 OR (TAB(31) > 0 & EQL "FFFF") => P = 50 @ TB1)
      END:    !END JP

JN:  ! JUMP ON A NEGATIVE
      BEGIN
      GETA:          ! (AC(A)) RETURNS IN "TAB"
      OPAD1 NEXT
      (IF TAB(31) < 0 AND (TAB(31) < 0 & NEQ "FFFF") => P = 50 @ TB1)
      END:    !END JN

JZ:  ! JUMP ON A ZERO
      BEGIN
      GETA:          ! (AC(A)) RETURNS IN "TAB"
      OPAD1 NEXT
      (IF (TAB EQL 0) OR (TAB EQL ONE32) => P = 50 @ TB1)
      END:    !END JZ

JNZ: ! JUMP ON A NOT ZERO
      BEGIN
      GETA:          ! (AC(A)) RETURNS IN "TAB"
      OPAD1 NEXT
      (IF (TAB NEQ 0) AND (TAB NEQ ONE32) => P = 50 @ TB1)
      END:    !END JNZ

LBJ: ! LOAD B AND JUMP
      BEGIN
      BO = A:
      TB = P NEXT
      PUTB:          ! STORE (TB) IN INDEX REGISTER (BO)
      OPAD1 NEXT
      P = 50 @ TB1
      END:    !END LBJ

```

I FORMAT III INSTRUCTION EXECUTION (PAGE 3)

```

JNZ:= 1 INDEX JUMP B
      BEGIN
      BO = A NEXT
      GETB NEXT          1 INDEX REGISTER RETURNS IN "TB"
      (IF (TBD NEQ 0) AND (TBD NEQ "FFFF") =>
      BEGIN
      TBI = TBD - 1 NEXT
      TBD = (TBI<15:0> + TBI<16><15:0> NEXT
      PUTB NEXT
      OPADJ NEXT
      P = SR @ TBI
      END
      )
      ENDJ      IEND JNZ

JS:= 1 JUMP SY*B
      BEGIN
      BO = B NEXT
      GETB NEXT          1 INDEX REGISTER RETURNS IN "TB"
      TBI = SY + TBD NEXT
      PD = (TBI<15:0> + TBI<16><15:0>)
      PS = TBS
      ENDJ      IEND JS

JL:= 1 UNCONDITIONAL JUMP LOWER
      BEGIN
      OPADJ NEXT
      P = SR @ TBI NEXT
      PEADJ NEXT
      UPLOW = 1
      EXPF = 1
      ENDJ      IEND JL

JNF:= 1 JUMP ON NO OVERFLOW
      BEGIN
      DECODE CC<3> =>
      \0 BEGIN
      OPADJ NEXT
      P = SR @ TBI
      ENDJ
      \1 CC<3> = 0
      ENDJ      IEND JNF

JOF:= 1 JUMP ON OVERFLOW
      BEGIN
      DECODE CC<3> =>
      \0 NO.OPJ
      \1 BEGIN
      OPADJ NEXT
      CC<3> = 0
      P = SR @ TBI
      END
      ENDJ      IEND JOF

```

FORMAT III INSTRUCTION EXECUTION (PAGE 4)

```
JNE:=  ! JUMP ON NOT EQUAL
      BEGIN
      DECODE CC<2> =>
      \0 BEGIN
      OPAD1 NEXT
      P = 50 # TBI
      END;
      \1 NO.OP
      END;      IEND JNE
```

```
JE:=  ! JUMP ON EQUAL
      BEGIN
      DECODE CC<2> =>
      \0 NO.OP;
      \1 BEGIN
      OPAD1 NEXT
      P = 50 # TBI
      END
      END;      IEND JE
```

```
JG:=  ! JUMP ON GREATER THAN
      BEGIN
      IF ((NOT CC<2>) AND CC<1>) =>
      BEGIN
      OPAD1 NEXT
      P = 50 # TBI
      END
      END;      IEND JG
```

```
JGE:=  ! JUMP ON GREATER THAN OR EQUAL
      BEGIN
      IF CC<1> =>
      BEGIN
      OPAD1 NEXT
      P = 50 # TBI
      END
      END;      IEND JGE
```

```
JLT:=  ! JUMP ON LESS THAN
      BEGIN
      IF CC<2:1> EQL 0 =>
      BEGIN
      OPAD1 NEXT
      P = 50 # TBI
      END
      END;      IEND JLT
```

I FORMAT III INSTRUCTION EXECUTION (PAGE 5)

```
JLE:= 1 JUMP ON LESS THAN OR EQUAL
      BEGIN
      IF CC<2,1> EQ 1 =>
        BEGIN
        OPAD1 NEXT
        P = 50 # TBI
        END
      END) 1END JLE
```

```
JNW:= 1 JUMP OUTSIDE LIMITS
      BEGIN
      IF CC<0> =>
        BEGIN
        OPAD1 NEXT
        P = 50 # TBI
        END
      END) 1END JNW
```

```
JWI:= 1 JUMP WITHIN LIMITS
      BEGIN
      IF NOT CC<0> =>
        BEGIN
        OPAD1 NEXT
        P = 50 # TBI
        END
      END) 1END JW
```

```
RJ:= 1 RETURN JUMP
      BEGIN
      OPAD1 NEXT
      MOBR = P NEXT
      MWD NEXT
      P = 50 # TBI NEXT
      PD = (PD + 1)<16:0>
      END) 1END RJ
```

```
RJC:= 1 RETURN JUMP
      BEGIN
      IF A EQL JUMPSW => RJ
      END) 1END RJC
```

1 FORMAT III INSTRUCTION EXECUTION (PAGE 6)

```
PJSC1= 1 RETURN JUMP
      BEGIN
      EXPRIV NEXT
      RJ NEXT
      (IF A EQL 4 => STOP)
      (IF A EQL STOPSW => STOP)
      END: 1END RJSC
```

```
J1= 1 MANUAL JUMP
     BEGIN
     DPRO1 NEXT
     P = 50 @ TBI
     END: 1END J
```

```
JC1= 1 MANUAL JUMP
     BEGIN
     IF A EQL JUMPSH => J
     END: 1END JC
```

```
JSC1= 1 MANUAL JUMP
      BEGIN
      EXPRIV NEXT
      J NEXT
      (IF A EQL 4 => STOP)
      (IF A EQL STOPSW => STOP)
      END: 1END JSC
```

FORMAT III INSTRUCTION DECODE TABLE

(FMT III) - ORIGIN

```

    (IF F1 EQL 0 =>
      (DECODE F3 =>
        JEP:      | 50 0 JUMP ON EVEN PARITY
        JOP:      | 50 1 JUMP ON ODD PARITY
        DJZ:      | 50 2 JUMP DOUBLE PRECISION
                  |      ZERO
        DJNZ:     | 50 3 JUMP DOUBLE PRECISION
                  |      NOT ZERO
      )
    )
    (IF F1 EQL 1 =>
      (DECODE F3 =>
        JP:       | 51 0 JUMP A POSITIVE
        JN:       | 51 1 JUMP A NEGATIVE
        JZ:       | 51 2 JUMP A ZERO
        JNZ:      | 51 3 JUMP A NOT ZERO
      )
    )
    (IF F1 EQL 2 =>
      (DECODE F3 =>
        LBJ:      | 52 0 LOAD B AND JUMP
        JBNZ:     | 52 1 INDEX JUMP B
        JS:       | 52 2 JUMP BY 8
        JL:       | 52 3 UNCONDITIONAL JUMP LOWER
      )
    )
  )

```

1 FORMAT III INSTRUCTION DECODE TABLE (PAGE 2)

(IF F1 (X 3 =>

(DECODE F3 =>

BEGIN	53 0
(IF A (X 0 => JNF)	JUMP ON NO OVERFLOW
(IF A (X 1 => JOF)	JUMP ON OVERFLOW
(IF A (X 2 => DPEX)	
END	

BEGIN	53 1
DECODE A =>	
JNE	A=0 JUMP ON NOT EQUAL
JE	A=1 JUMP ON EQUAL
JG	A=2 JUMP ON GREATER THAN
JGE	A=3 JUMP ON GREATER THAN OR EQUAL
JLT	A=4 JUMP ON LESS THAN
JLE	A=5 JUMP ON LESS THAN OR EQUAL
JNW	A=6 JUMP OUTSIDE LIMITS
JW	A=7 JUMP WITHIN LIMITS
END	

BEGIN	53 2
DECODE A =>	
RJ	A=0 RETURN JUMP
RJC	A=1 RETURN JUMP
RJC	A=2 RETURN JUMP
RJC	A=3 RETURN JUMP
RJSC	A=4 RETURN JUMP
RJSC	A=5 RETURN JUMP
RJSC	A=6 RETURN JUMP
RJSC	A=7 RETURN JUMP
END	END OP CODE 53 2

BEGIN	53 3
DECODE A =>	
J	A=0 MANUAL JUMP
JC	A=1 MANUAL JUMP
JC	A=2 MANUAL JUMP
JC	A=3 MANUAL JUMP
JSC	A=4 MANUAL JUMP
JSC	A=5 MANUAL JUMP
JSC	A=6 MANUAL JUMP
JSC	A=7 MANUAL JUMP
END	END OP CODE 53 3

)
END: END FORMAT III

FORMAT IV INSTRUCTION EXECUTION

```

HSC1:= ! STORE CMP IN A
      BEGIN
      !IF NOT 1 =>          !HSC1 - TASK STATE
HSC1:= BEGIN
      A0 = B1
      !DECODE A =>
      \0 TAB = CMP(AF4);
      \1 TAB = CMP(AF4)<15:0>;
      \2 (C)PRIV NEXT TAB = CMP(AF4);
      \3 NO.OP;
      \4 NO.OP;
      \5 NO.OP;
      \6 (C)PRIV NEXT TAB = CMP(B0);
      \7 (C)PRIV NEXT TAB = CMP(B0);
      ! NEXT
      PUTAB          ! STORE (TAB) IN ACCUMULATOR (A0)
      END

      !
      !IF 1 =>          !HSC1 - INTERRUPT STATE
HSC1:= BEGIN
      (C)PRIV NEXT
      A0 = B1
      !DECODE A =>
      \0 TAB = CMP(AF4 + #100<6:0>);
      \1 TAB = CMP(AF4 + #100<6:0>)<15:0>;
      \2 TAB = CMP(AF4 + #100<6:0>);
      \3 NO.OP;
      \4 TAB = CMP(AF4 + #100<6:0>);
      \5 TAB = CMP(AF4 + #100<6:0>);
      \6 TAB = CMP(AF4 + #100<6:0>);
      \7 TAB = CMP(AF4 + #100<6:0>);
      ! NEXT
      PUTAB          ! STORE (TAB) IN ACCUMULATOR (A0)
      END
      ! NEXT
      CCZ0
      END;          !END HSC1

```

FORMAT IV INSTRUCTION EXECUTION (PAGE 2)

```

HLCI:= 1 LOAD CMR FROM A
      BEGIN
      ON A NEXT
      GETAO NEXT
      (IF NOT I =>          HLCI = TASK STATE
HLCI:=  BEGIN
          (DECODE A =>
          \0 CMPI(AF4) + TAO)
          \1 CMPI(AF4) + TAO(15:0))
          \2 (CKPRIV NEXT CMRI(AF4) + TAO(17:0))
          \3 NO.OP)
          \4 NO.OP)
          \5 NO.OP)
          \6 (CKPRIV NEXT CMRI(60) + TAO(19:0))
          \7 (CKPRIV NEXT CMRI(70) + TAO(22:0))
          )
          END
      )
      (IF I =>          HLCI = INTERRUPT STATE
HLCI:=  BEGIN
          CKPRIV NEXT
          (DECODE A =>
          \0 CMRI(AF4 + #100)<6:0> + TAO)
          \1 CMRI(AF4 + #100)<6:0> + TAO(15:0))
          \2 CMRI(AF4 + #100)<6:0> + TAO(17:0))
          \3 NO.OP)
          \4 CMRI(AF4 + #100)<6:0> + TAO(19:0))
          \5 CMRI(AF4 + #100)<6:0> + TAO(19:0))
          \6 CMRI(AF4 + #100)<6:0> + TAO(20:0))
          \7 CMRI(AF4 + #100)<6:0> + TAO(20:0))
          )
          END
      ) NEXT
      CCZG
      END:      IEND HLCI

```

FORMAT IV INSTRUCTION EXECUTION (PAGE 3)

```

HLC:= ! SHIFT LEFT CIRCULAR
      BEGIN
      SHIFTC NEXT
      GETA NEXT          ! (AC(A)) RETURNS IN "TAB"
      TAB = TAB IRL COUNT NEXT
      PUTAB NEXT        ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END:      !END HLC

HOLC:= ! SHIFT DOUBLE LEFT CIRCULAR
      BEGIN
      SHIFTC NEXT
      GETD NEXT
      TDB = TDB IRL COUNT NEXT
      PUTD NEXT
      CCZGD
      END:      !END HOLC

HRZ:= ! SHIFT RIGHT FILL ZEROS
      BEGIN
      SHIFTC NEXT
      GETA NEXT          ! (AC(A)) RETURNS IN "TAB"
      TAB = TAB ISRO COUNT NEXT
      PUTAB:             ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END:      !END HRZ

HORZ:= ! SHIFT RIGHT DOUBLE, FILL ZEROS
      BEGIN
      SHIFTC NEXT
      GETD NEXT
      TDB = TDB ISRO COUNT NEXT
      PUTD:
      CCZGD
      END:      !END HORZ

HRS:= ! SHIFT RIGHT SIGN FILL
      BEGIN
      SHIFTC NEXT
      GETA NEXT          ! (AC(A)) RETURNS IN "TAB"
      (DECODE TAB(31)) =>
      \0  TAB = TAB ISRO COUNT:
      \1  TAB = TAB ISRI COUNT
      ) NEXT
      PUTAB:             ! STORE (TAB) IN ACCUMULATOR (AB)
      CCZG
      END:      !END HRS
    
```

FORMAT IV INSTRUCTION EXECUTION (PAGE 4)

```

HOPS:  * SHIFT RIGHT DOUBLE, SIGN FILL
      BEGIN
      SHIFTC NEXT
      GETD NEXT
      (DLCONE TDR(63) =>
      A0 TDR + TDR (SP0 COUNT)
      A1 TDR + TDR (SP1 COUNT)
      ) NEXT
      PUTD
      CCZGD
      END:  !END HOPS

HSF:  * SCALE FACTOR
      BEGIN
      GETA NEXT          ! (AC(A)) RETURNS IN "TAE"
      TAI + TAB NEXT
      (IF (TAI EQL 0) OR (TAI EQL ONE32) =>
      BEGIN
      IF A NEQ B =>
      BEGIN
      A0 + B NEXT
      TAB + #37 NEXT
      PUTA0          ! STORE (TAB) IN ACCUMULATOR (A0)
      END
      )
      )
      (IF (TAI NEQ 0) AND (TAI NEQ ONE32) =>
      BEGIN
      COUNT + A NEXT
      HSF1: BEGIN
      IF (TAI(31) EQL TAI(30)) =>
      (TAI + TAI (RL 1) NEXT
      COUNT + (COUNT + 1) (G1B) NEXT
      HSF1)
      END NEXT
      A0 + A NEXT
      TAB + TAI NEXT
      PUTA0 NEXT          ! STORE (TAB) IN ACCUMULATOR (A0)
      (IF A NEQ B =>
      BEGIN
      A0 + B
      TAB + COUNT NEXT
      PUTA0          ! STORE (TAB) IN ACCUMULATOR (A0)
      END
      )
      )
      ) NEXT
      TAB + TAI NEXT
      CCZG
      END:  !END HSF

```

1. FORMAT FOR INSTRUCTION EXECUTION (PAGE 5)

```

HDSF1 = 1. CALCULATE SCALE FACTOR
BEGIN
  AB = A NEXT
  GETD NEXT
  (IF (TDO EQL 0) OR (TDO EQL ONE32*ONE32) =>
    BEGIN
      IF A NEQ B =>
        BEGIN
          AB = B NEXT
          TAB = #77 NEXT
          PUTAB      ! STORE (TAB) IN ACCUMULATOR (AB)
        END
      END
    )
  )
  (IF (TDO NEQ 0) AND (TDO NEQ ONE32*ONE32) =>
    BEGIN
      COUNT = 0 NEXT
      HDSF1 = BEGIN
        IF (TDO<63> EQL TDO<62>) =>
          BEGIN
            TDO = TDO (RL 1) NEXT
            COUNT = (COUNT + 1)<6> NEXT
            HDSF1
          END
        END NEXT
      AB = A NEXT
      PUTD NEXT
      (IF (A NEQ B) AND ((A + 1) NEQ B) =>
        BEGIN
          AB = B
          TAB = COUNT NEXT
          PUTAB      ! STORE (TAB) IN ACCUMULATOR (AB)
        END
      )
    )
  )
  END
) NEXT
CCZGD
END:      IEND HDSF

HCP1 = 1. COMPLEMENT A
BEGIN
  GETA NEXT      ! (AC(A)) RETURNS IN "TAB"
  TAB = NOT TAB NEXT
  PUTAB NEXT      ! STORE (TAB) IN ACCUMULATOR (AB)
  CCZG
END:      IEND HCP

```

FORMAT IV INSTRUCTION EXECUTION (PAGE 6)

```
HDCP:  ! DOUBLE COMPLEMENT A
      BEGIN
      GETD NEXT
      IDA = NOT IDA NEXT
      PUTD NEXT
      CCZG
      END:  !END HDCP
```

```
HDR:  ! LOGICAL SUM
      BEGIN
      AO = B NEXT
      GETAB NEXT
      TAI = TAB NEXT
      GETA NEXT      ! (AC(A)) RETURNS IN "TAB"
      TAA = TAO OR TAI NEXT
      PUTAB NEXT      ! STORE (TAB) IN ACCUMULATOR (AO)
      CCZG
      END:  !END HDR
```

```
HA:  ! SUM
      BEGIN
      AO = B NEXT
      GETAB NEXT
      TAI = TAB NEXT
      GETA NEXT      ! (AC(A)) RETURNS IN "TAB"
      TAC = (TAB + TAI) NEXT
      TAC = TAC<31:0> + TAC<32> NEXT
      CCZG NEXT
      TAA = TAC<31:0> NEXT
      PUTAB      ! STORE (TAB) IN ACCUMULATOR (AO)
      END:  !END HA
```

1. FORMAT IV INSTRUCTION (EXECUTION (PAGE 7))

```
HANDI = 1 DIFFERENCE
        BEGIN
        AO = B NEXT
        GETAO NEXT
        TAI = NOT TAO NEXT
        GETA NEXT      ! (AC(A)) RETURNS IN "TAO"
        TAC = (TAO + TAI) NEXT
        TAC = TAC(31:0) + TAC(0:2) NEXT
        CC02G NEXT
        TAO = TAC(31:0) NEXT
        PUTAO          ! STORE (TAO) IN ACCUMULATOR (AO)
        END:          !END HAND
```

```
HXOR = 1 LOGICAL DIFFERENCE
        BEGIN
        AO = B NEXT
        GETAO NEXT
        TAI = TAO NEXT
        GETA NEXT      ! (AC(A)) RETURNS IN "TAO"
        TAO = TAO XOR TAI NEXT
        PUTAO NEXT      ! STORE (TAO) IN ACCUMULATOR (AO)
        CC2G
        END:          !END HXOR
```

```
HANDI = 1 AND
        BEGIN
        AO = B NEXT
        GETAO NEXT
        TAI = TAO NEXT
        GETA NEXT      ! (AC(A)) RETURNS IN "TAO"
        TAO = TAO AND TAI NEXT
        PUTAO NEXT      ! STORE (TAO) IN ACCUMULATOR (AO)
        CC2G
        END:          !END HAND
```

! FORMAT IV INSTRUCTION EXECUTION (PAGE 8)

```

M1= ! MULTIPLY REGISTER
BEGIN
AO = A NEXT
GETAO NEXT
TAZ = TAO NEXT
GETA NEXT ! (AC(A)) RETURNS IN "TA0"
SIGN = (TAZ<31> XOR TAO<31>) NEXT
(IF TAZ<31> => TAZ = (NOT TAZ))
(IF TAO<31> => TAO = (NOT TAO)) NEXT
TDO = TAZ = TAO NEXT
(IF SIGN => TDO = (NOT TDO)) NEXT
TAI = TDO<63:32>
TA0 = TDO<31:0> NEXT
PUTAI ! STORE (TAI) IN AC(A0+1)
PUTAO NEXT ! STORE (TA0) IN ACCUMULATOR (A0)
CCZGD
END ! END M1

```

```

M0= ! DIVIDE REGISTER
BEGIN
AO = B NEXT
GETAO NEXT
(IF (TA0 EQL 0) OR (TA0 EQL ONE32) =>
  CC<3> = 1 NEXT
  BAILOUT ICYCLE
) NEXT
TAZ = TAO NEXT
GETO NEXT
SIGN = (TAI<31> XOR TAZ<31>);
SIGN1 = (TAI<31>) NEXT
TDO = (TAI&TAO) NEXT
(IF SIGN1 => TDO = (NOT TDO));
(IF TAZ<31> => TAZ = (NOT TAZ)) NEXT
TA0 = (TDO / TAZ)<31:0> NEXT
TAC = (TDO MINUS (TA0 * TAZ))<31:0> NEXT
TAI = (TAC<31:0> + TAC<32>)<31:0> NEXT
(IF SIGN => TAO = (NOT TAO));
(IF SIGN1 => TAI = (NOT TAI)) NEXT
PUTAI ! STORE (TAI) IN AC(A0+1)
PUTAO ! STORE (TA0) IN ACCUMULATOR (A0)
CCZG
CC<3> = (TDO<63:31> NEQ 0)
END ! END M0

```


1 FORMAT IV INSTRUCTION EXECUTION (PAGE 8)

```

HRT:= 1 SQUARE ROOT
BEGIN
  CC<31> = 0;
  GETD NEXT
  (IF TD0<63> => CC<3> = 1 NEXT BAILOUT (CYCLE) NEXT
  TDAC = TD0 NEXT
  TD0 = 0;
  TD1 = 0;
  TD2 = 0 NEXT
  TD0<62> = 1;
  TD2<63> = 1;
  COUNT = 32 NEXT
  HRTLP:= BEGIN
    IF COUNT =)
      BEGIN
        (IF TDAC GEQ (TD0 + TD1)<63:0> =>
          TDAC = (TDAC MINUS (TD0 + TD1))<63:0> NEXT
          TD1 = (TD1 + TD2)<63:0>
        ) NEXT
        TD0 = TD0 15P0 2;
        TD1 = TD1 15P0 1;
        TD2 = TD2 15P0 2;
        COUNT = (COUNT MINUS 1)<5:0> NEXT
      HRTLP
    END
  END NEXT
  AB = B;
  TD0<31:0> = TD1<31:0>;
  TD0<63:32> = TDAC<31:0> NEXT
  PUTD NEXT
  (IF TDAC<63:32> => CC<3> = 1);
  (IF (TD0 EQL 0) OR (TD0 EQL ONE32+ONE32) =>
    REC<2:1> = 0)
END: IEND HRT

```

```

HLB:= 1 LOAD BA WITH BB
BEGIN
  IF A NEQ 0 =>
    B0 = B NEXT
    GETB NEXT I INDEX REGISTER RETURNS IN "TB"
    TAB = TB NEXT
    B0 = A NEXT
    GETB NEXT
    TBO = TAB<15:0> NEXT
    PUTB I STORE (TB) IN INDEX REGISTER (B0)
END: IEND HLB

```

FORMAT IV INSTRUCTION EXECUTION (PAGE 10)

```

HCL:= ! COMPARE, REGISTER
      BEGIN
      COMPAR = 1;
      AO = B NEXT
      GETAO NEXT
      TAI = TAO NEXT
      GETA NEXT      ! (AC(A)) RETURNS IN "TAO"
      (IF TAO EQL ONE32 => TAO = 0);
      (IF TAI EQL ONE32 => TAI = 0);
      CC<2:1> = 0 NEXT
      TSTR = (TAO TST TAI) NEXT
      (IF (TAO<31> XOR TAI<31>) => TSTR = (2 - TSTR)<1:0>) NEXT
      (DECODE TSTR =>
      \0      NO.OP;
      \1      CC<2:1> = 3;
      \2      CC<1> = 1;
      \3      NO.OP;
      END;      !END HCL

```

```

HCL:= ! COMPARE LIMITS, REGISTER
      BEGIN
      COMPAR = 1;
      AO = B NEXT GETAO NEXT
      TAZ = TAO NEXT
      GETD NEXT
      (IF TAO EQL ONE32 => TAO = 0);
      (IF TAI EQL ONE32 => TAI = 0);
      (IF TAZ EQL ONE32 => TAZ = 0);
      CC<0> = 0 NEXT
      (IF (TAZ GEQ TAI) OR (TAO GTR TAZ) => CC<0> = 1)
      END;      !END HCL

```

```

HCM:= ! COMPARE MASKED, REGISTER
      BEGIN
      COMPAR = 1;
      AO = B NEXT
      GETAO NEXT
      TAZ = TAO NEXT
      GETD NEXT
      TAI = TAI AND TAO NEXT
      (IF TAZ EQL ONE32 => TAZ = 0);
      (IF TAI EQL ONE32 => TAI = 0);
      CC<2:1> = 0 NEXT
      TSTR = (TAI TST TAZ) NEXT
      (IF (TAI<31> XOR TAZ<31>) => TSTR = (2 - TSTR)<1:0>) NEXT
      (DECODE TSTR =>
      \0      NO.OP;
      \1      CC<2:1> = 3;
      \2      CC<1> = 1;
      \3      NO.OP;
      END;      !END HCM

```

FORMAT IV INSTRUCTION EXECUTION (PAGE 11)

```

MCB1= ! COMPUTE BA WITH BA
      BEGIN
      COMPAP = 1
      BO = 0 NEXT
      GETB NEXT          ! INDEX REGISTER RETURNS IN "TB"
      TAO = TB NEXT
      BO = A NEXT
      GETB NEXT          ! INDEX REGISTER RETURNS IN "TB"
      (IF TAO(15:0) EQL "FFFF" => TAO = 0)
      (IF TBO(15:0) EQL "FFFF" => TBO = 0) NEXT
      TSTR = (TAO(15:0) TST TBO(15:0)) NEXT
      (IF TAO(15) XOR TBO(15) => TSTR = (2 - TSTR)(1:0)) NEXT
      (DECODE TSTR =>
      \0   CC(2:1) = 0
      \1   CC(2:1) = 3
      \2   CC(2:1) = 1
      \3   CC(2:1) = 0 )
      END:   !END MCB

MSIM= ! STORE IOC MONITOR CLOCK IN A
      BEGIN          !==NOT IMPLEMENTED==
      NO.OP
      END:   !END MSIM

MSTC= ! STORE PEAL-TIME CLOCK IN A
      BEGIN          !==NOT IMPLEMENTED==
      NO.OP
      END:   !END MSTC

MPI= ! PREVENT CLASS III INTERRUPTS
      BEGIN
      CKPRIV NEXT
      CLASLO(3) = 1
      END:   !END MPI

MAI= ! ALLOW CLASS III INTERRUPTS
      BEGIN
      CKPRIV NEXT
      CLASLO(3) = 0
      END:   !END MAI

HALT= ! STOP PROCESSOR
      BEGIN
      STOP
      END:   !END HALT

HMF1= ! WAIT FOR INTERRUPT
      BEGIN
      HMF1AG = 1 NEXT
      HMF1P= BEGIN
      INT NEXT
      (IF HMF1AG => HMF1P)
      END
      END:   !END HMF1

```

1 FORMAT IV INSTRUCTION DECODE TABLE

```

18TIV: = BEGIN
18NDW = NOT 18NDW:
18F0 EQ 6 =>
  BEGIN
  DECODE F1 =>
    HSC1: 1 60 HSC1 IF I=0.
    HSC1: 1 61 HSC1 IF I=1
    HSC1: 1 62 HSC1 IF I=0.
    HSC1: 1 63 HSC1 IF I=1
    HLC: 1 62 SHIFT LEFT CIRCULARLY
    HLC: 1 63 SHIFT LEFT CIRCULARLY
    HLC: 1 64 DOUBLE
    HR2: 1 64 SHIFT RIGHT FILL ZEROS
    HR2: 1 65 SHIFT RIGHT DOUBLE.
    HR2: 1 66 FILL ZEROS
    HR2: 1 66 SHIFT RIGHT FILL SIGN
    HR2: 1 67 SHIFT RIGHT DOUBLE.
    HR2: 1 67 FILL SIGN
  END
  1END OPCODE 6X
18F0 EQ 7 =>
  (DECODE F10F2 =>
    HSF: 1 70 0 SCALE FACTOR
    HSF: 1 70 1 DOUBLE SCALE FACTOR
    HCP: 1 70 2 COMPLEMENT A
    HCP: 1 70 3 DOUBLE COMPLEMENT A
    OPEX: 1 70 4
    OPEX: 1 70 5
    OPEX: 1 70 6
    OPEX: 1 70 7
    NOR: 1 71 0 LOGICAL SUM
    NOR: 1 71 1 SUM
    NOR: 1 71 2 DIFFERENCE
    NOR: 1 71 3 LOGICAL DIFFERENCE
    OPEX: 1 71 4
    AND: 1 71 5 AND
    OPEX: 1 71 6
    OPEX: 1 71 7
    OPEX: 1 72 0
    OPEX: 1 72 1
    OPEX: 1 72 2
    OPEX: 1 72 3
    OPEX: 1 72 4
    OPEX: 1 72 5
    OPEX: 1 72 6
    OPEX: 1 72 7
    OPEX: 1 73 0
    OPEX: 1 73 1
    OPEX: 1 73 2
  )

```

1 FORMAT IV INSTRUCTION DECODE TABLE (PAGE 2)

```

OPEX)      | 73 3
OPEX)      | 73 4
OPEX)      | 73 5
OPEX)      | 73 6
OPEX)      | 73 7
HM)         | 74 0  MULTIPLY REGISTER
HD)         | 74 1  DIVIDE REGISTER
HRT)        | 74 2  SQUARE ROOT
HLB)        | 74 3  LOAD B(A) WITH B(B)
HC)         | 74 4  COMPARE REGISTER
HCL)        | 74 5  COMPARE LIMITS. REGISTER
HCM)        | 74 6  COMPARE MASKED. REGISTER
HCB)        | 74 7  COMPARE B(B) WITH B(A)
OPEX)      | 75 0
OPEX)      | 75 1
OPEX)      | 75 2
OPEX)      | 75 3
OPEX)      | 75 4
OPEX)      | 75 5
OPEX)      | 75 6
OPEX)      | 75 7
OPEX)      | 76 0
OPEX)      | 76 1
OPEX)      | 76 2
OPEX)      | 76 3
OPEX)      | 76 4
OPEX)      | 76 5
OPEX)      | 76 6
OPEX)      | 76 7
HSTM)       | 77 0  STORE IOC MONITOR
           |      | CLOCK IN A
HSTC)       | 77 1  STORE REAL-TIME CLOCK
           |      | IN A
OPEX)      | 77 2
OPEX)      | 77 3
HPI)        | 77 4
HAI)        | 77 5  ALLOW CLASS III INTERRUPT
(DECODE 1 =>
  HALT)     | 1=0  STOP PROCESSOR
  HWFI)     | 1=1  WAIT FOR INTERRUPT
))
OPEX)      | 77 7
)
END) 1END FORMAT IV

```

I INSTRUCTION EXECUTION

```

IEXEC:= BEGIN
  (IF UNFLOW => (FMIV NEXT BAIOUT ICYCLE)) NEXT
  (CODEC F0 =>
    N0 FMIII)
    N1 FMII)
    N2 FMII)
    N3 FMII)
    N4 FMII)
    N5 BEGIN
      (IF F1 LEQ #3 => FMIIII)
      (IF F1 GEQ #4 => FMII)
    END)
    N6 FMIV)
    N7 FMIV)
  )
END: IEND IEXEC

```

I INSTRUCTION CYCLE

```

ICYCLE:=BEGIN
  (IF NOT RPFLAG => READIN) NEXT
  IFXEC NEXT
  (IF RPFLAG => CKRPT) NEXT
  (IF EXRF => (IEXEC NEXT EXRF + 8))
END

```

CPALCED IEND OF DECLARATIONS

I MAIN EXECUTABLE PROGRAM

```

RUN:= BEGIN
  IF NOT STOPBIT =>
    ICYCLE NEXT
    (IF NOT ILOCK => INT) NEXT
  RUN
END: IEND OF RUN LOOP

```

I END OF AN/UYK-7
)

3. AN/GYK-12 ISPL Description

GYK12 :=

!DCI CMU

! This ISPL description based on the following publication:
 ! (N/GYK-12 Computer Principles of Operation Manual)
 ! Programming Support System (Lition Data Systems)
 ! 29 August 1977
 ! USACSCS-TF-4-3

MACRO BEGIN := (\$
 MACRO END :=) \$
 MACRO PLUS := MINUS (MINUS \$!This is 2's comp. addition
 MACRO PLEN :=) \$!this should consider as blank

 MACRO Maxw := 32767 \$!The architecture supports 33,554,432 words.
 MACRO Maxh := 65535 \$!for 67,108,864 halfwords.
 MACRO Maxb := 131071 \$!for 1,073,741,824 bytes.

!Note the following:

! Architecture related variables appeared in upper case
 ! throughout the ISPL description, as compare with
 ! implementation related variables are in lower case.

!Primary memory (organized in 16K pages of 2K of 32 bit words)
 !-----

MEMW(0:Maxw)<0:31> !Word memory
 MEMH(0:Maxh)<0:15> := MEMW(0:Maxw)<0:31> !Halfword memory
 MEMB(0:Maxb)<0:7> := MEMW(0:Maxw)<0:31> !Byte Memory

!This is the low end of the primary memory. It is used to
 ! store the state of idle program levels.
 BASEPAGE(0:2047)<0:31> := MEMW(0:2047)<0:31>:
 HBASEPAGE(0:4095)<0:15> := MEMH(0:4095)<0:15>:

!Processor state --- The GYK-12 hardware manages many multiprogramming
 ! tasks left to software in other systems. There are 64 separate
 ! hardware "program levels". Level 63 has the lowest priority,
 ! and level 0 the highest. Each level has its own storage
 ! locations in the base page of primary memory to keep copies of
 ! most of the following registers.

!The following registers fall into the GYK12 "special address"
 ! category. They are accessed by halfword operand addresses "00" - "3F"
 ! in the order given below. Note that they are not mapped into primary
 ! memory. Copies stored in the BASEPAGE of memory are inactive.

!Special Address
 !-----

!An - Locations that can only be accessed by a program level with "privilege"
 !As - Indicates that only a single copy of this register exists. All others
 ! have one copy per program level stored in the base page of memory.

!(!)
 A0.1F PREGW(0:15)<0:31> !Fast general process registers
 PREGH(0:31)<0:15> := PREGW(0:15)<0:31> !the same
 A0 INDPEG(0:15)<0:15> := PREGW(0:15)<0:31> !Indicator register - flags, etc.
 D1<> := INDPEG(0) !Overflow trap override
 LC<> := INDPEG(1) !Level change
 S1 := INDPEG(2:5) !Snare bits
 M1<> := INDPEG(6) !Memory test
 PV<> := INDPEG(7) !Privilege violation
 IE<> := INDPEG(8) !Input parity error
 ME<> := INDPEG(9) !Memory parity error
 DT<> := INDPEG(10) !Device timeout
 NF<> := INDPEG(11) !Non-implemented instruction flag
 CF<> := INDPEG(12) !Carry flag
 OF<> := INDPEG(13) !Overflow greater flag
 EF<> := INDPEG(14) !Equal/excess flag
 LF<> := INDPEG(15) !Less flag
 F1NG5(0:3) := INDPEG(12:15) !Condition code flags
 A1 PC(0:15) := PREGW(0:15)<0:31> !Program counter (active)
 PC(15) always zero
 A1C.10 MASHPEG(0:31) := PREGW(14)<0:31> !Mask register
 A1F.1F INHPEG(0:31) := PREGW(15)<0:31> !Instr to be exec during an trap
 A0.2F
 A0 PLAP(0:15)<0:15> !Page control & Address Registers
 A0 31
 A0 PLIPEG(0:31) !Privilege and level link register


```

PP<0:1>      := PLLPEG<0:1>      !privilege of active process
[PL<0:5>]    := PLLPEG<2:7>      !link program level
C<0:1>       := PLLPEG<8:9>      !level control (control loading &
                                !starting of registers in response
                                !to interrupts.)
[PL<0:5>]    := PLLPEG<10:15>   !call program level (lo)
LAC<0:15>    := PLLPEG<16:31>   !link argument (transmit info to
                                !called p.l.)
\32.33  QPEG<0:31>             !Queue register
                                !exists in main memory
\34.35
\p \s  QUEYPEG<0:31>           !query register
      IPE<>      := QUEYPEG<0>      !instruction parity error
      LPE<>      := QUEYPEG<1>      !level change parity error
      IVC<>      := QUEYPEG<2>      !instruction violation
      MVC<>      := QUEYPEG<3>      !Memory access violation
      MTO<>      := QUEYPEG<4>      !Memory time out
      SVC<>      := QUEYPEG<5>      !Specification violation
      QD<0:3>    := QUEYPEG<6:8>     !Page designator
      PPL<0:5>   := QUEYPEG<10:15>   !prior program level
      !          := QUEYPEG<16:31>   !These bit are read only
      LLI<>      := QUEYPEG<16>     !level lock indicator
      EE<>       := QUEYPEG<17>     !error exit
      TPL<0:5>   := QUEYPEG<18:23>   !tentative program level
      !          := QUEYPEG<24:25>   !Spare bits
      APL<0:5>   := QUEYPEG<26:31>   !active program level
\36
\p \s  ELR<0:15>             !Executive link register
      XPL<0:5>:= ELR<10:15>       !Executive program level called
\37
\p      Notused<0:15>        !Unused
\38.39
\p \s  PAR<0:7><0:15>        !Program activity registers -
                                !These keep a record of active
                                !and suspended program levels
                                !make the above bit addressable
      PS1<0:15><:= PAR<0><0:15>
      PS2<0:15><:= PAR<2><0:15>
      PS3<0:15><:= PAR<4><0:15>
      PS4<0:15><:= PAR<6><0:15>
      PE1<0:15><:= PAR<1><0:15>
      PE2<0:15><:= PAR<3><0:15>
      PE3<0:15><:= PAR<5><0:15>
      PE4<0:15><:= PAR<7><0:15>

```

[Architecture related register visible to programmer indirectly.

```

PLLFF<>      !program level lock same as LLI except in
              !program level two.
LOCKPCAR<>   !restrict access to memory through PCAR4-15
              !result from short program level change
CTS<0:3>     !Computer Test Self(Conditional) transfer switches)

```

I/O RELATED REGISTERS

The I/O device command and status words are also stored in fixed locations in the BASE PAGE of memory. The mapping will not be given here, however, since these words are scattered throughout the BASE PAGE. Suffice it to say that each device has a keyword and a termination word; the bit assignments of which are given below. (Device *01 is reserved for a monitor register whose function is to contain pertinent information during an I/O error interrupt.)

```
monitor(0:31):  !read through device 01,
                !set through device address 01,
                !reset through device address 02,
mainreg(0:31):  !read through device 02
```

!Bit layout of monitor register:

```
MACPD sysfault= 1 $      !System fault
MACPD cmnfault= 2 $      !Computer fault
MACPD ioerror= 7 $       !Input or output error
MACPD diperror= 8 $      !Device input parity error
MACPD dloerror= 9 $      !Device timeout error
MACPD memerror= 10 $     !memory access violation during I/O
MACPD cwperror= 11 $     !control word parity error
MACPD dwperror= 12 $     !data word parity error
MACPD mloerror= 13 $     !Memory timeout error
MACPD locerror= 14 $     !I/O Controller time out error
MACPD ploerror= 15 $     !Program time out error
MACPD ewerror= 16 $      !I/O avalanche error (multiple I/O errors)
MACPD memadd := 21:24 $   !Most significant bits of memory address
                        !during I/O error.
MACPD devadd := 25:31 $   !Device address during I/O error.
```

!Architectural features of I/O not supported here:

```
!
!-I/O controller
!-I/O memory access control - associated with device address *00
!-Maintenance panel controls - associated with device address *02
!-Real time clocks - associated with device addresses *03-*05
```

!Bit assignments in termination words:

```
MACPD blockcomplete= 0 $
MACPD interrupt= 1 $
MACPD npli= 2:7 $        !normal return program level
MACPD transerror= 8 $
MACPD operror= 9 $
MACPD epli= 10:15 $      !error return program level
MACPD chnend= 16 $
MACPD parterm= 17 $      !parity termination
MACPD qlci= 18:23 $      !queue table control - controls entry in
                        !queue register upon completion of task
MACPD devsta := 24:31 $   !device status
```

!Bit assignments in keyword:

```
MACPD blocklength := 0:10 $
MACPD lmode := 11:13 $    !I/O modes: 0-inactive
                        ! 1-output, full word by bytes
                        ! 2-alarm (clock)
                        ! 3-input, full word by bytes
                        ! 4-output, upper byte in halfword
                        ! 5-output, lower byte in halfword
                        ! 6-input, upper byte in halfword
                        ! 7-input, lower byte in halfword
MACPD curadd := 14:31 $   !current address
```

```
!device*(0:127)(0:7):    !An array which pretends to be a full
                        !complement of I/O devices. It accepts
                        !device commands.
!ports(0:127)(0:8):      !This array pretends to be the I/O
                        !data ports associated with the
                        !above devices
!DUNM(0:7):              !number of dev requesting int
```

```
! maintenance codes and status
diagcode(17:0):
reputout(1:0):
```


UTILITY ROUTINES

(Hardware utilities for "program level" changes)

(Save all) process registers

```

savepgs= BEGIN
    tmpctr = 0 NEXT
    sloop= BASEPAGE((APL = "20) + (tmpctr)<10:0) + PPGW(tmpctr<4:7) NEXT
        tmpctr = (tmpctr + 1)<7:0 NEXT
        (IF tmpctr LEQ 15 => sloop)
    END;

```

(Save process register 0 only

```

save0= BEGIN
    BASEPAGE((APL = "20)<10:0) + PPGW(0)
    END;

```

(Load all) process registers

```

loadpgs= BEGIN
    tmpctr = 0 NEXT
    lloop= PPGW(tmpctr<4:7) + BASEPAGE((APL = "20) + (tmpctr)<10:0) NEXT
        tmpctr = (tmpctr + 1)<7:0 NEXT
        (IF tmpctr LEQ 15 => lloop) NEXT
    LC = 1
    END;

```

(Load register 0 only

```

loadr0= BEGIN
    PPGW(0) + BASEPAGE((APL = "20)<10:0) NEXT
    LC = 1
    END;

```

(Load page control access registers

```

loadpcar= BEGIN
    tmpctr = 0 NEXT
    ldlloop= PCAR(tmpctr<4:7) + MEMB(((APL = "40) + "20) + (tmpctr)<11:0) NEXT
        tmpctr = (tmpctr + 1)<7:0 NEXT
        (IF tmpctr LEQ 15 => ldlloop)
    END;

```

(Load first 4 PCAR only

```

loadpcar1= BEGIN
    tmpctr = 0 NEXT
    ldlloop= PCAR(tmpctr<4:7) + MEMB(((APL = "40) + "20) + (tmpctr)<11:0) NEXT
        tmpctr = (tmpctr + 1)<7:0 NEXT
        (IF tmpctr LEQ 3 => ldlloop)
    END;

```

(select highest priority program level (result in newpc)

```

select= BEGIN
    par(tmp0) = PAR(0) AND PAR(1)
    par(tmp1) = PAR(2) AND PAR(3)
    par(tmp2) = PAR(4) AND PAR(5)
    par(tmp3) = PAR(6) AND PAR(7) NEXT
    newpc = 0 NEXT
    do loop= (IF par(tmpnewpc) => PAR(0) select) NEXT
        newpc = (newpc + 1)<5:0 NEXT
        (IF newpc LEQ 63 => do loop)
    END;

```

(Sum to program level two for response to error conditions)

```

sumtwo= BEGIN
    IF (1) => PAR(0) sumtwo NEXT
    sumtwo = NEXT
    PM = PM NEXT
    PM(0) = PM(0) + 1 NEXT
    PM = 2 NEXT

```


!Privilege and access checking utilities

!Operation unspecified by the architecture

! -- no warning is given to programmer
! -- behavior like no-operation, but register might be changed

```
unspec:=BEGIN
  nop
END;
```

!Privilege violation action

```
pvolation:= BEGIN
  PV = 1 NEXT
  waitno
END;
```

!NON-implemented instruction (as defined by architecture)

```
noir:= BEGIN      !unused instruction code
  NF = 1 NEXT
  trapflag = 1
END;
```

!Check memory access violation

```
smxvi:= BEGIN
  (DECODE APL EQL 2 =>
    MU = 1)
    EE = 1) NEXT
  pvolation
END;
```

!Check for "read data" access to page

```
ckrda:= BEGIN
  IF (PCAR(effadd(0:3))(0:1) EQL 3) OR
    (LOCKPCAR AND (effadd(0:3) GTR 3)) =>
    setnv
  END;
```

!check for "read instruction" access to page

```
ckrii:= BEGIN
  IF (PCAR(effadd(0:3))(0:1) GEQ 1) OR
    (LOCKPCAR AND (effadd(0:3) GTR 3)) =>
    setnv
  END;
```

!check for write access to page

```
ckwri:= BEGIN
  IF (PCAR(effadd(0:3))(0:1) NEQ 0) OR
    (LOCKPCAR AND (effadd(0:3) GTR 3)) =>
    setnv
  END;
```

!Check instruction violation

```
setvi:= BEGIN
  (DECODE APL EQL 2 =>
    IV = 1)
    EE = 1) NEXT
  pvolation
END;
```

!Check for privilege status of current active program level

```
prvchk:= (IF PR NEQ '10' => setvi);
```

!Check for semi-privileged status

```
semprchk:= (IF (PP EQL 0) OR (PP EQL 3) => setvi);
```

!check read special address access privilege

ckwsp: BEGIN

```
(IF e(affdd:10) =>      !EFF opcode = '2E
  (IF pronly OR (opcode EQL '2E) AND (PR NEQ '10) =>
    setiv
  )
)
END;
```

!check write special address access privilege

ckwsp: BEGIN

```
(IF e(affdd:10) =>      !addr of queue reg = 25
  (IF pronly OR ((affdd<1):14) NEQ 25) AND (PR NEQ '10) => setiv)
)
END;
```

(Demand read and write utilities)

(Translate virtual to real) address

virt:real:=BEGIN

```
mar = PCAR[effadd<0:3>][2:15]effadd<4:15>
END;
```

(Read from special address (halfword))

```
rsphi:= BEGIN
  clrspa NEXT
  (DECODE effadd<10:11> =>)
  \0 src1mp = PREGH[effadd<11:15>] ;
  \1 src1mp = PREGH[effadd<11:15>] ;
  \2 src1mp = PCAR[effadd<12:15>] NEXT noxtend = 1;
  \3 (DECODE effadd<12:15> =>)
  \0 src1mp = HBASEPAGE[(APL="40"30)<11:0>];
  \1 src1mp = HBASEPAGE[(APL="40"31)<11:0>];
  \2 src1mp = HBASEPAGE[(APL="40"32)<11:0>];
  \3 src1mp = HBASEPAGE[(APL="40"33)<11:0>];
  \4 src1mp = QUERYREG<0:15>;
  \5 src1mp = QUERYREG<16:31>;
  \6 src1mp = ELP;
  \7 src1mp = notused;
  \8 src1mp = PAR<0>;
  \9 src1mp = PAR<1>;
  \A src1mp = PAR<2>;
  \B src1mp = PAR<3>;
  \C src1mp = PAR<4>;
  \D src1mp = PAR<5>;
  \E src1mp = PAR<6>;
  \F src1mp = PAR<7>;
  ;
END; !of rsphi
```

(Read special address (full word))

```
rsphi:= BEGIN
  clrspa NEXT
  (DECODE effadd<10:11> =>)
  \0 src1mp = PREGH[effadd<11:14>] ;
  \1 src1mp = PREGH[effadd<11:14>] ;
  \2 src1mp = PCAR[effadd<12:15>] ; !note halfword result
  \3 (DECODE effadd<12:15> =>)
  \0 src1mp = BASEPAGE[(APL="20"10)<10:0>];
  \1 src1mp = BASEPAGE[(APL="20"11)<10:0>];
  \2 src1mp = QUERYREG;
  \3 src1mp = ELR & notused;
  \4 src1mp = PAR<0> & PAR<1>;
  \5 src1mp = PAR<2> & PAR<3>;
  \6 src1mp = PAR<4> & PAR<5>;
  \7 src1mp = PAR<6> & PAR<7>;
  ;
END; !of rsphi
```

(Write to a special address (halfword))

```
wsphi:= BEGIN
  clrspa NEXT
  (DECODE effadd<10:11> =>)
  \0 PREGH[effadd<11:15>] = dattmp<17:32>;
  \1 PREGH[effadd<11:15>] = dattmp<17:32>;
  \2 (PCAR[effadd<12:15>] = dattmp<17:32>) ;
  HBASEPAGE[(APL="40"20+effadd<12:15>)<11:0>] = dattmp<17:32>;
  ;
  \3 (DECODE effadd<12:15> =>)
  \0 (HBASEPAGE[(APL="40"30)<11:0>] = dattmp<17:32>);
  PLLEPG<0:15> = dattmp<17:32>;
  \1 (HBASEPAGE[(APL="40"31)<11:0>] = dattmp<17:32>);
  PLLEPG<16:31> = dattmp<17:32>;
  \2 HBASEPAGE[(APL="40"32)<11:0>] = dattmp<17:32>;
  \3 HBASEPAGE[(APL="40"33)<11:0>] = dattmp<17:32>;
  \4 QUERYREG<0:15> = dattmp<17:32>;
  !The least significant half of the QUERYREG can never
  !be modified by software, but if a M2H instruction
  !addresses this least significant half, it clears the
  !most significant half. (cf. spec. 6-39)
  \5 (If opcode FOR 62 => QUERYREG<0:15> = 0);
  \6 ELP = dattmp<17:32>;
```



```

\7 notused = dsltmp(17:32);
\8 PAR(0) = dsltmp(17:32);
\9 PAR(1) = dsltmp(17:32);
\A PAR(2) = dsltmp(17:32);
\B PAR(3) = dsltmp(17:32);
\C PAR(4) = dsltmp(17:32);
\D PAR(5) = dsltmp(17:32);
\E PAR(6) = dsltmp(17:32);
\F PAR(7) = dsltmp(17:32);
}
[NO] 1of usph

```

(Write to a special address(full word))

```

usph = BEGIN
  ckusph NEXT
  (DECODE effadd(10:11) =)
  \0 PPEGW[effadd(11:14)] = dsltmp(1:32);
  \1 PPEGW[effadd(11:14)] = dsltmp(1:32);
  \2 (PCAP[effadd(12:15)] = dsltmp(17:32);
    HBASEPAGE((APL*40*20+effadd(12:15))(11:0)) = dsltmp(17:32);
  )
  \3 (DECODE effadd(12:14) =)
  \0 (BASEPAGE((APL*20*18)(10:0)) = dsltmp(1:32);
    PLLPEG = dsltmp(1:32);
  \1 BASEPAGE((APL*20*19)(10:0)) = dsltmp(1:32);
  !see comment on usph. (CF. sec. 6-39)
  \2 QUERYPEG = dsltmp(1:16) @ QUERYPEG(16:31);
  \3 (ELP = dsltmp(1:16); notused = dsltmp(17:32));
  \4 (PAR(0) = dsltmp(1:16); PAR(1) = dsltmp(17:32));
  \5 (PAR(2) = dsltmp(1:16); PAR(3) = dsltmp(17:32));
  \6 (PAR(4) = dsltmp(1:16); PAR(5) = dsltmp(17:32));
  \7 (PAR(6) = dsltmp(1:16); PAR(7) = dsltmp(17:32));
  )
}
[NO]

```

!Read data from a halfword

```
rdhw1= BEGIN
  (DECODE effadd GE0 64 =>
    raph1
    ckrda NEXT
    virt.real NEXT
    mbr = MEMW(mar) NEXT
    src1mp = mbr)
  )
END;
```

!Read data from a fullword

```
rdw1= BEGIN
  (DECODE effadd GE0 64 =>
    rspw1
    ckrda NEXT
    virt.real NEXT
    mbr = MEMW(mar<0:24>) NEXT
    src1mp = mbr)
  )
END;
```

!read a data byte (we use the halfword routines for the special addresses)

```
rdbyte1=BEGIN
  (DECODE effadd GE0 64 =>
    rspb1= BEGIN
      raph NEXT
      (DECODE byteselect =>
        \0 src1mp = src1mp<17:24>
        \1 src1mp = src1mp<25:32>
      )
      END;
    rdb1= BEGIN
      ckrda NEXT
      virt.real NEXT
      mbr = MEMB(mar & byteselect) NEXT
      src1mp = mbr
      END
    )
  )
END;
```

!read an instruction from a word

```
riw1= BEGIN
  (DECODE effadd GE0 64 =>
    (DECODE effadd<10> =>
      (rspw NEXT irahd = src1mp<1:32>);
      (MF = 1) irahd = TRAPREG NEXT BAILOUT (fetch));
    )
    ckrda NEXT
    virt.real NEXT
    mbr = MEMW(mar<0:24>) NEXT
    irahd = mbr)
  )
END;
```

!Write into a halfword

```

write= BEGIN
  (DECODE effadd GEQ 64 =>
    wshb=
    (chwb NEXT
    virt.real) + mbr + dslimp(1:32) NEXT
    MEMW[mar] = mbr(16:31))
  )
END;

```

!write a full word

```

write= BEGIN
  (DECODE effadd GEQ 64 =>
    wswb=
    (chwb NEXT
    virt.real) + mbr + dslimp(1:32) NEXT
    MEMW[mar(0:24)] = mbr)
  )
END;

```

!Write into a byte

```

writebyte=BEGIN
  (DECODE effadd GEQ 64 =>
    wspb= BEGIN
      raph NEXT
      (DECODE byteselect =>
        \0 dslimp = dslimp(25:32)+arclimp(25:32);
        \1 dslimp = arclimp(17:24)+dslimp(25:32)
      ) NEXT
      wspb
    END;
    write= BEGIN
      chwb NEXT
      virt.real NEXT
      mbr = dslimp(1:32) NEXT
      MEMB[mar(byteselect)] = mbr(24:31)
    END
  )
END;

```

!Effective address calculation and operand fetch and store routines

!sign extension

```
signext=BEGIN
  (DECODE srctmp<17>=)
    srctmp<0:16> = *00000;
    srctmp<0:16> = *1FFFF
  )
END;
```

!Literal addressing mode - mode 0

```
Literal=BEGIN
  (DECODE noxtend=)
    \0 (srctmp = PLUS opadd PLEN;
        pregmp<1:32> = PREGW(index) NEXT
        pregmp<0> = pregmp<1>
      )
    \1 (srctmp = opadd; pregmp = PREGW(index))
  ) NEXT
  (IF index NEQ 0 =)
    (IF noflags =)
      srctmp = (srctmp + pregmp)<32:0> NEXT
      BAILOUT literal
    ) NEXT
    alu33 = srctmp<1:32> + pregmp<1:32> NEXT
    CF = alu33<0>; !> carry out of word sign position
    srctmp<1:32> = alu33<1:32>;
    srctmp<0> = (srctmp<0> + pregmp<0> + alu33<0><0>) NEXT
    (IF cflag =) BAILOUT literal NEXT
    CF = (srctmp<0:17> NEQ 0) AND (srctmp<0:17> NEQ *777777);
    CF = (srctmp<0> NEQ srctmp<1>) NEXT
    (IF CF AND (NOT noimp AND NOT DT) =) trapflag = 1
  )
END;
```

!Direct addressing mode - mode 1

```
Direct=BEGIN
  (DECODE index NEQ 0 =)
    effadd = opadd;
    effadd = (opadd + PREGW(index))<15:0>
  )
END;
```

!Relative addressing mode - mode 2

```
Relative=BEGIN
  (IF index EQL 0 =) effadd = (opadd + PC)<15:0>; !overflow ignored
  (IF index EQL 1 =) effadd = (opadd + PC + PREGW(1))<15:0>;
  (IF index GTP 1 =) effadd = (opadd + PREGW(1) + PREGW(index))<15:0>;
END;
```

!Indirect addressing mode - mode 3

```
Indirect=BEGIN
  effadd = opadd NEXT
  rdw NEXT
  effadd = srctmp<17:32> NEXT
  (if index NEQ 0 =)
    effadd = (effadd + PREGW(index))<15:0>
  )
END;
```

!Word operand fetch

```
wordfetch=BEGIN
  (DECODE edmod=)
    (DECODE NOT pword=)
      (SV = 1 NEXT pword);
      (literal)
    )
    (Direct NEXT rdw);
    (Relative NEXT rdw);
    (Indirect NEXT rdw);
  ) NEXT
  (IF NOT noxtend AND (edmod NEQ 0) =) srctmp<0> = srctmp<1>
END;
```

!halfword operand fetch

```
hwordfetch=BEGIN
  (DECODE edmod=)
```

```

        (DECODE NOT a=modz =>
          (SV + 1 NEXT pviolation);
          (literal))
      ))
      (direct NEXT rdbw);
      (relative NEXT rdbw);
      (indirect NEXT rdbw);
    )NEXT
    IF (NOT notxend) AND (admod NEQ 0) => signext;
  END;

(Byte operand fetch)

bopfetch:=BEGIN
  (DECODE admod=>
    (DECODE NOT a=modz =>
      (SV + 1 NEXT pviolation);
      (literal NEXT
        (DECODE byteselect =>
          arclmp = arclmp<17:24);
          arclmp = arclmp<25:32)
        ))
      ))
    (Direct NEXT rdbw);
    (relative NEXT rdbw);
    (indirect NEXT rdbw);
  )
END;

(Word operand store)

wopstore:=BEGIN
  (DECODE admod =>
    (SV + 1 NEXT pviolation);
    (direct);
    (relative);
    (indirect))
  )NEXT
  wrw
END;

(halfword operand store)

hopstore:= BEGIN
  (decode admod =>
    (SV + 1 NEXT pviolation);
    (direct);
    (relative);
    (indirect))
  )NEXT
  wrhw
END;

(Byte operand store)

bopstore:=BEGIN
  (DECODE admod =>
    (SV + 1 NEXT pviolation);
    (direct);
    (relative);
    (indirect))
  )NEXT
  wrb
END;

```

GYP12 Instruction set

Each instruction is described by a separate routine below. Several steps were used for each routine:

- 1 - reset condition codes
- 1 - set mode flags so utility routines behave
- 1 - calculate operand address and fetch operand into "srctmp"
- 1 - perform operation using srctmp and a process register (usually)
- 1 - store result from dsttmp into destination
- 1 - set condition codes

(Not all instructions contain all of the above steps but this should serve as a good outline for understanding the iap.)

(Note that memory access violations, etc. will cause instruction operation to be aborted. (See trap and swaptwo, above)

(Routines for resetting and setting the condition codes:

resetflags = (CF + 0) OF + 0) EF + 0) LF + 0);

setef1 = (EF + ((dsttmp(0:17) NEQ 0) AND (dsttmp(0:17) NEQ *3FFFF)));

setef2 = (EF + ((dsttmp(1:17) NEQ 0) AND (dsttmp(1:17) NEQ *1FFFF)));

setof = (OF + (OF OR (dsttmp(0) NEQ dsttmp(1))));

setoflogical = (OF + OF OR dsttmp(0));

setcf = (CF + CF OR dsttmp(0));

traptest = (IF OF AND NOT OF => trapflag + 1);

11: Data handling group

5-3

Load (Register) Instruction

```
ldf:= BEGIN      !load data full
  reset(flags);
  conly = 0 NEXT
  hopfetch NEXT
  PREGW(accum) = arctmp(1:32)
END;

LDH:= BEGIN      !load data halfword
  reset(flags);
  conly = 0 NEXT
  hopfetch NEXT
  PREGW(accum) = arctmp(1:32)
END;

lsh:= BEGIN      !load most half
  reset(flags);
  pronly = 1; conly = 0 NEXT
  hopfetch NEXT
  PREGW(accum)<0:15> = arctmp(17:32)
END;

ldu:= BEGIN      !load from upper byte
  reset(flags);
  pronly = 1; conly = 0; byteselect = 0 NEXT
  hopfetch NEXT
  PREGW(accum) = arctmp(25:32)  !note PREGW(accum)<0:23> = 0
END;

ldl:= BEGIN      !load from lower byte
  reset(flags);
  pronly = 1; conly = 0; byteselect = 1 NEXT
  hopfetch NEXT
  PREGW(accum) = arctmp(25:32)  !note PREGW(accum)<0:23> = 0
END;

lfi:= BEGIN      !load absolute value full
  reset(flags);
  pronly = 1 NEXT
  hopfetch NEXT
  (DECODE arctmp(0) =)
  \N  dsttmp = arctmp;
  \1  dsttmp = (MINUS arctmp)<32:0>
  1 NEXT
  PREGW(accum) = dsttmp(1:32);
  setof: setof1 NEXT
  trantest
END;

LW:= BEGIN      !load absolute value half
  reset(flags);
  pronly = 1 NEXT
  hopfetch NEXT
  (DECODE arctmp(0) =)
  dsttmp = arctmp;
  dsttmp = (MINUS arctmp)<32:0>
  1 NEXT
  PREGW(accum) = dsttmp(1:32);
  setof: setof1 NEXT
  trantest
END;

lcf:= BEGIN      !load two's complement full
  reset(flags);
  pronly = 1 NEXT
  hopfetch NEXT
  dsttmp = (minus arctmp)<32:0> NEXT
  PREGW(accum) = dsttmp(1:32);
  setof: setof1 NEXT
  trantest
END;
```

```

1chr= BEGIN      (load two's complement halfword
reset flags)
exmode = 1 NEXT
halfword= NEXT
dattmp = (exmode < 2) * 32 + 0 NEXT
PREGW[accum] = dattmp(1:32)
setof1 setof1 NEXT
trantest
END

```

(Store (Register) Instruction)

```

sdr= BEGIN      (store full word
reset flags)
exmode = NEXT
dattmp = PREGW[accum] NEXT
upstore:
setof2
END

```

```

sdr= BEGIN      (store halfword
reset flags)
exmode = 1 NEXT
dattmp = PREGW[accum] NEXT
upstore:
setof2
END

```

```

sdr= BEGIN      (store most significant halfword
reset flags)
exmode = 1 NEXT
dattmp = PREGW[accum]<0:15> NEXT
upstore:
setof2
END

```

```

sdr= BEGIN      (store into upper byte
exmode = 1; exmode = 1; byteselect = 0 NEXT
dattmp = PREGW[accum]<24:31> NEXT
upstore
END

```

```

sdr= BEGIN      (store into lower byte
exmode = 1; exmode = 1; byteselect = 1 NEXT
dattmp = PREGW[accum]<24:31> NEXT
upstore
END

```

(Move Instruction)

```

M2r= BEGIN      (Move zeros, fullword
exmode = 1;
dattmp = 0 NEXT
upstore
END

```

```

M2r= BEGIN      (Move zeros, halfword
exmode = 1;
dattmp = 0 NEXT
upstore
END

```

```

M1ur= BEGIN      (Move immediate into upper byte
ef[ack] = opackd NEXT
dattmp = immcd NEXT
byteselect = 0 NEXT
setof1
END

```

```

M1ur= BEGIN      (Move immediate into lower byte
ef[ack] = opackd NEXT
dattmp = immcd NEXT
byteselect = 1 NEXT
setof1

```


END;

Exchange Instruction

```
EXF = BEGIN           !exchange full
! this is read-modify-write
resetflags;
e-modz + 1 NEXT
dsttmp = PPEW(accum) NEXT
selef2;
nopfch NEXT
PPEW(accum) = srctmp(1:32);
wrth
END;
```

```
EXH = BEGIN           !exchange halfword
! this is read-modify-write
resetflags;
e-modz + 1; pronly + 1 NEXT
dsttmp = PPEW(accum) NEXT
selef2;
nopfch NEXT
PPEW(accum) = srctmp(1:32);
wrthw
END;
```

Arithmetic Instructions

Add common procedures for ADD, ADH, RHF, and RHL.

```
ADD:= BEGIN
    srctmp = PREGW(accum) NEXT pregtmp(0) = pregtmp(1) NEXT
    dsttmp = srctmp(1:32) + pregtmp(1:32) NEXT
    CF = CF OR dsttmp(0) NEXT
    dsttmp(0) = (dsttmp(0) + srctmp(0) + pregtmp(0))<0
END;
```

```
ADF:= BEGIN      !Add full word
    reset(flags)
    pronly = 1; noflag = 1 NEXT
    srcfetch NEXT
    add NEXT
    PREGW(accum) = dsttmp(1:32);
    setof; setof NEXT
    traptest
END;
```

```
ADH:= BEGIN      !add halfword
    reset(flags)
    pronly = 1; noflag = 1 NEXT
    srcfetch NEXT
    add NEXT
    PREGW(accum) = dsttmp(1:32);
    setof; setof NEXT
    traptest
END;
```

```
ALF:= BEGIN      !add logical fullword
    reset(flags)
    pronly = 1; noextend = 1 NEXT
    srcfetch NEXT
    dsttmp = srctmp(1:32) + PREGW(accum) NEXT
    CF = CF OR dsttmp(0) NEXT
    dsttmp(0) = (dsttmp(0) + srctmp(0))<0 NEXT
    PREGW(accum) = dsttmp(1:32);
    setoflogical; setof
END;
```

```
ALH:= BEGIN      !add logical halfword
    reset(flags)
    pronly = 1; noextend = 1 NEXT
    srcfetch NEXT
    dsttmp = srctmp(1:32) + PREGW(accum) NEXT
    CF = CF OR dsttmp(0) NEXT
    dsttmp(0) = (dsttmp(0) + srctmp(0))<0 NEXT
    PREGW(accum) = dsttmp(1:32);
    setoflogical; setof
END;
```

```
RHF:= BEGIN      !replace add fullword
    reset(flags)
    rsmodz = 1; pronly = 1 NEXT
    srcfetch NEXT
    add NEXT
    setof;
    setof; setof NEXT
    traptest
END;
```

```
RHL:= BEGIN      !replace add halfword
    reset(flags)
    rsmodz = 1; pronly = 1 NEXT
    srcfetch NEXT
    add NEXT
    setof;
    setof; setof NEXT
    traptest
END;
```

```
SBF:= BEGIN      !subtract fullword
    reset(flags)
    pronly = 1; noflag = 1 NEXT
    srcfetch NEXT
    pregtmp = PREGW(accum) NEXT pregtmp(0) = pregtmp(1) NEXT
    dsttmp = pregtmp(1:32) - srctmp(1:32) NEXT
```

```

CF = CF OR NOT dsltmp(0) NEXT
dsttmp(0) = (pregtmp(0) - srctmp(0) - dsltmp(0))<0) NEXT
PPEGL(accum) = dsltmp(1:32);
srctof: setefl NEXT
traptest
END;

```

```

SBH:= BEGIN      !subtract halfword
resetflags;
pronly = 1; noflag = 1 NEXT
nopfetch NEXT
pregtmp = PPEGL(accum) NEXT pregtmp(0) = pregtmp(1) NEXT
dsttmp = pregtmp(1:32) - srctmp(1:32) NEXT
CF = CF OR NOT dsltmp(0) NEXT
dsttmp(0) = (pregtmp(0) - srctmp(0) - dsltmp(0))<0) NEXT
PPEGL(accum) = dsttmp(1:32);
srctof: setefl NEXT
traptest
END;

```

```

SLF:= BEGIN      !subtract logical full
resetflags;
pronly = 1; noextend = 1 NEXT
nopfetch NEXT
dsttmp = PPEGL(accum) - srctmp(1:32) NEXT
CF = CF OR NOT dsltmp(0) NEXT
dsttmp(0) = (- srctmp(0) - dsltmp(0))<0) NEXT
PPEGL(accum) = dsttmp(1:32);
srctof: logical: setefl
END;

```

```

SLH:= BEGIN      !Subtract logical halfword
resetflags;
pronly = 1; noextend = 1 NEXT
nopfetch NEXT
dsttmp = PPEGL(accum) - srctmp(1:32) NEXT
CF = CF OR NOT dsltmp(0) NEXT
dsttmp(0) = (- srctmp(0) - dsltmp(0))<0) NEXT
PPEGL(accum) = dsttmp(1:32);
srctof: logical: setefl
END;

```

```

RSF:= BEGIN      !replace subtract fullword
resetflags;
exmodz = 1; pronly = 1 NEXT
nopfetch NEXT
pregtmp = PPEGL(accum) NEXT pregtmp(0) = pregtmp(1) NEXT
dsttmp = srctmp(1:32) - pregtmp(1:32) NEXT
CF = CF OR NOT dsltmp(0) NEXT
dsttmp(0) = (srctmp(0) - pregtmp(0) - dsltmp(0))<0) NEXT
srctw:
srctof: setefl NEXT
traptest
END;

```

```

RSH:= BEGIN      !replace subtract halfword
resetflags;
exmodz = 1; pronly = 1 NEXT
nopfetch NEXT
pregtmp = PPEGL(accum) NEXT pregtmp(0) = pregtmp(1) NEXT
dsttmp = srctmp(1:32) - pregtmp(1:32) NEXT
CF = CF OR NOT dsltmp(0) NEXT
dsttmp(0) = (srctmp(0) - pregtmp(0) - dsltmp(0))<0) NEXT
srctw:
srctof: setefl NEXT
traptest
END;

```

Multiply and other complex arithmetic instructions

The condition code setting lines have been extracted from the following routines and implemented as separate routines so that they can be "injected" during the simulation. The code settings routines precede the instruction they refer to.

```
setccf: BEGIN
  CF = (tmp66<65:31> NEQ 0) AND (tmp66<65:31> NEQ *7FFFFFFF) ;
  EF = (tmp66<65:15> NEQ 0) AND (tmp66<65:15> NEQ (*7FFF & *FFFFFF)) ;
  END;
```

```
MPFi= BEGIN      IMultiply fullword
  resetflags;
  pronly = 1; noflag = 1 NEXT
  wofetch NEXT
  OF = (srctmp<0> NEQ srctmp<1>) NEXT
  traptest NEXT
  (IF OF => BAILOUT mpf) NEXT
  pregtmp = PPEGW(accum) NEXT
  i1 = (srctmp<1> XOR pregtmp<1>) NEXT
  (IF srctmp<1> => srctmp = MINUS srctmp<1:32>) ;
  (IF pregtmp<1> => pregtmp = MINUS pregtmp<1:32>) NEXT
  tmp66 = srctmp & pregtmp NEXT
  (IF i1 => tmp66 = (MINUS tmp66)<65:0>) NEXT
  PPEGW(accum<0:2> & '0) = tmp66<63:32>;
  PPEGW(accum<0:2> & '1) = tmp66<31:0>;
  setccf
  END;
```

```
MPHi= BEGIN      IMultiply halfword
  resetflags;
  pronly = 1; noflag = 1 NEXT
  hofetch NEXT
  OF = (srctmp<0> NEQ srctmp<1>) NEXT
  traptest NEXT
  (IF OF => BAILOUT mph) NEXT
  pregtmp = PPEGW(accum) NEXT
  i1 = (srctmp<1> XOR pregtmp<1>) NEXT
  (IF srctmp<1> => srctmp = MINUS srctmp<1:32>) ;
  (IF pregtmp<1> => pregtmp = MINUS pregtmp<1:32>) NEXT
  tmp66 = srctmp & pregtmp NEXT
  (IF i1 => tmp66 = (MINUS tmp66)<65:0>) NEXT
  PPEGW(accum) = tmp66<31:0>;
  setccf
  END;
```

```
setdef: IF = ((PPEGW(i4 + 1)<3:0>)<0:16> NEQ 0) AND
  (PPEGW(i4 + 1)<3:0>)<0:16> NEQ *1FFFF);
```

```
DIF= BEGIN      IDivide fullword
  resetflags;
  pronly = 1;
  i4 = accum NEXT
  wofetch NEXT
  (IF srctmp EQL 0 => OF = 1; trapflag = NOT 0) NEXT
  (IF OF => BAILOUT dif) NEXT
  (DI CODE i4<3> =>
    %even = i64 = PPEGW(i4 & PPEGW(i4 + 1)<3:0>);
    %odd = i64 = PPEGW(i4) NEXT
    (IF i64<31> => i64<63:32> = *FFFFFFF))
  i NEXT
  i4<3> = 0 NEXT
  i1 = (i64<63> XOR srctmp<1>) NEXT
  i1a = i64<63> NEXT
  (IF i64<63> => i64 = (MINUS i64)<63:0>);
  (IF srctmp<1> => srctmp = (MINUS srctmp)<31:0>) NEXT
  (IF (i64 / srctmp)<63:31> NEQ 0 =>
    OF = 1; trapflag = NOT 0) NEXT BAILOUT dif) NEXT
  PPEGW(i4 + 1)<3:0> = (i64 / srctmp) <31:0> NEXT
  PPEGW(i4) = (i64 - (PPEGW(i4 + 1)<3:0> & srctmp)<31:0>) NEXT
  (IF i1 => PPEGW(i4+1)<3:0> = (MINUS PPEGW(i4 + 1)<3:0>)<31:0>);
  (IF i1a => PPEGW(i4) = (MINUS PPEGW(i4)<31:0>) NEXT
  setdef
  END;
```

```
DIH= BEGIN      IDivide halfword
  resetflags;
  pronly = 1;
  i4 = accum NEXT
  hofetch NEXT
  (IF srctmp EQL 0 => OF = 1; trapflag = NOT 0) NEXT
  (IF OF => BAILOUT dih) NEXT
  i1 = srctmp<1> XOR PPEGW(accum)<0> NEXT
```

```

      t1a = PPEGW(accum) - 0 NEXT
      (IF (src1mp1) => src1mp = (MINUS src1mp1) 31:0))
      (DEFBDE (t1a =>
        N0      (t1a = PPE(4)(accum))
        N1      (t1a = MINUS PPEGW(accum))
      ) NEXT
      t1a3 = 0 NEXT
    )=
      (IF ((t1a / src1mp) < 31:31) > N0 0 =>
        OF = 1) trapflag = NOT OF NEXT BAILOUT dih) NEXT
      PPEGW((t4 + 1) < 31:0) = ((t1a / src1mp) < 31:0) NEXT
      PPEGW((t4 + 1) < 31:0) = ((t1a - (PPEGW((t4 + 1) < 31:0) * src1mp) < 31:0) NEXT
      (IF (t1 => PPEGW((t4 + 1) < 31:0) = (MINUS PPEGW((t4 + 1) < 31:0) < 31:0))
      (IF (t1a => PPEGW((t4 + 1) < 31:0) = (MINUS PPEGW((t4 + 1) < 31:0) NEXT
      xctdef
      END)

PGF1= BEGIN      !replace square root full (behaves like pdf)
      resetflags !SQRT calculation not implemented.
                  !but zero operand is detected.
      exmodz = 1; pronly = 1 NEXT
      (IF PPEGW(accum) < 0 => OF = 1 NEXT (trapflag NEXT BAILOUT raf) NEXT
      dsttmp = SQRT(PPEGW(accum))
      dsttmp = PPEGW(accum) NEXT
      unstore NEXT
      xctef2
      END)

```

!Transfer (branch) instructions

!Construct transfer address uses same addressing modes as operand fetch
!but direct behaves like an indirect, and indirect behaves like two
!levels of indirection.

XFERFETCH is

```
BEGIN
  preadj = 1; noextend = 1; noflags = 1; NEXT
  (DECODE armod =>
    \0      Literal)
    \1      (Direct NEXT rdxw)      !cf. sec. 5-4c is wrong
    \2      (Relative NEXT arctmp = arfadd)
    \3      (Indirect NEXT rdxw)
  ) NEXT
  arctmp<32> = 0; NEXT      !PC<15> is always ZERO
  !The following statement is included to prevent obvious infinite
  ! loop from wasting cpu time. (not part of architecture)
  (IF arctmp<16:31> EOL (PC-2)<15:1> => STOP)
END;
```

```
XFR= BEGIN      !Unconditional branch
  xferfetch NEXT
  PC = arctmp<17:32>
END;
```

```
XLK= BEGIN      !Transfer and link (save address in accum)
! = what if link reg is PC
  xferfetch NEXT
  PREGW(accum)<16:31> = PC; NEXT
  PC = arctmp<17:32>
END;
```

```
XIN= BEGIN      !Transfer on indicators
  (IF (accum AND flags) NEQ 0 =>
    xferfetch NEXT
    PC = arctmp<17:32>
  )
END;
```

```
XSW= BEGIN      !Transfer on test switches
  (IF (accum AND CTS) NEQ 0 =>
    xferfetch NEXT
    PC = arctmp<17:32>
  )
END;
```

```
XEX= BEGIN      !Execute
  xferfetch NEXT
  arfadd = arctmp<17:32>; NEXT
  r1w NEXT
  execute = 1      !This flag causes loop to loop back and repeat.
                  !Note that this locks out interrupts
END;
```

!Index Test Instructions
! If accum = index the value of accumulator before modification
! is used for indexing

```
XDI= BEGIN      !If accum is nonzero, subtract one and branch
  (IF PREGW(accum)<16:31> NEQ 0 =>
    xferfetch NEXT
    PREGW(accum)<16:31> = (PREGW(accum)<16:31> - 1)<15:0>; NEXT
    PC = arctmp<17:32>
  )
END;
```

```
XDT= BEGIN      !If accum is nonzero, subtract two and branch
  (IF PREGW(accum)<16:31> NEQ 0 =>      !PREGW r1r 1
    xferfetch NEXT
    PREGW(accum)<16:31> = (PREGW(accum)<16:31> - 2)<15:0>; NEXT
    PC = arctmp<17:32>
  )
END;
```

```
XIO= BEGIN      !If accum is nonzero, add one and branch
  (IF PREGW(accum)<16:31> NEQ 0 =>
    xferfetch NEXT
    PREGW(accum)<16:31> = (PREGW(accum)<16:31> + 1)<15:0>; NEXT
  )
```

```
    PC = arclmp(17:32)
  }
END;
```

```
XII:= BEGIN      !If accum is nonzero, add two and branch
  (IF PREGW(accum)<16:30> NEQ 0 =>      !PREGW ptr 1
    xfer fetch NEXT
    PREGW(accum)<16:31> = (PREGW(accum)<16:31> + 2)<15:0> NEXT
    PC = arclmp(17:32)
  )
END;
```

!Process Register Test Instruction

```
XEI:= BEGIN      !transfer on zero accumulator
  (IF PREGW(accum) EQL 0 =>
    xfer fetch NEXT
    PC = arclmp(17:32)
  )
END;
```

```
XUI:= BEGIN      !Transfer on nonzero accumulator
  (IF PREGW(accum) NEQ 0 =>
    xfer fetch NEXT
    PC = arclmp(17:32)
  )
END;
```

```
XPI:= BEGIN      !transfer on positive accumulator
  (IF NOT PREGW(accum)<0> =>
    xfer fetch NEXT
    PC = arclmp(17:32)
  )
END;
```

```
XNI:= BEGIN      !transfer on negative accumulator
  (IF PREGW(accum)<0> =>
    xfer fetch NEXT
    PC = arclmp(17:32)
  )
END;
```

!Shift instructions

!Macros to define the shift operand field-

MACRO tally= arctmp(12:28) & !selects a register to contain a shift count

MACRO option= arctmp(21:26) & !selects a shift option (left, right, etc.)

MACRO shift= arctmp(27:32) & !specifies number of shifts

MACRO getdreg= pregd + PREGW(accum) & PREGW(accum)<0:2> & '110

MACRO putdreg= PREGW(accum) & pregd<0:31> NEXT
PREGW(accum)<0:2> & '11 & pregd<32:63>&

```

SHF:= BEGIN          !full word and double word shifts
!
! In double word shifts
! if H is even, PREGW(accum) & PREGW(accum*1) is used.
! if H is odd, PREGW(accum) & PREGW(accum) is used.
resetflags;
pronly & 1; noextend & 1; conly & 0; ntrap & 1 NEXT
nonfetch NEXT
(DECODE option =>
\00  SAFP:= BEGIN
      (DECODE PREGW(accum)<0> =>
\0  PREGW(accum) & PREGW(accum) 150 shifts;
\1  PREGW(accum) & PREGW(accum) 151 shifts
      )
      END;

\01  unspec;
\02  SALF:= BEGIN      !arithmetic left shift
      PREGW(accum)<1:31> & PREGW(accum)<1:31> 150 shifts
      END;

\03  unspec;
\04  SLRF:= BEGIN      !Logical right shift
      PREGW(accum) & PREGW(accum) 150 shifts
      END;

\05  SCRF:= BEGIN      !Circular right shift
      PREGW(accum) & PREGW(accum) 151 shifts
      END;

\06  SLF:= BEGIN       !Logical left shift
      PREGW(accum) & PREGW(accum) 150 shifts
      END;

\07  SCLF:= BEGIN      !Circular left shift
      PREGW(accum) & PREGW(accum) 151 shifts
      END;

\08  SARD:= BEGIN      !Arithmetic right double
      getdreg NEXT
      (DECODE pregd<0> =>
\0  pregd & pregd 150 shifts;
\1  pregd & pregd 151 shifts
      ) NEXT
      putdreg
      END;

\09  unspec;
\0A  SARD:= BEGIN      !Arithmetic left double
      getdreg NEXT
      pregd<1:63> & pregd<1:63> 150 shifts NEXT
      putdreg
      END;

\0B  unspec;
\0C  SLRD:= BEGIN      !Logical right double
      getdreg NEXT
      pregd & pregd 150 shifts NEXT
      putdreg
      END;

\0D  SCRD:= BEGIN      !Circular right double
      getdreg NEXT
      pregd & pregd 151 shifts NEXT
      putdreg
      END;

\0E  SLRD:= BEGIN      !Logical left double
      getdreg NEXT
      pregd & pregd 150 shifts NEXT
      putdreg
      END;

\0F  SCLD:= BEGIN      !Circular left double
      getdreg NEXT
      pregd & pregd 151 shifts NEXT
      putdreg
      END;

\10..11 unspec;unspec;
\12  SW:= BEGIN        !normalize full
      PREGW(tally) & shifts NEXT
      endloop:=BEGIN

```



```

      IF (PREGW(accum)<0) NEG PREGW(accum) NEXT
      DP (PREGW(tally) (4:0) =>
      (shift) shift NEXT
      P (PREGW(accum) (1:3) + PREGW(accum) (1:3) ISL 1
      PREGW(tally) + (PREGW(tally) - 1) (3:0) NEXT
    xffloop
  END
END)

\13.15 unexpectunspec
\16 SCF= BEGIN      !shift and count ones
  xffloop=BEGIN
    (IF shifts EQL 0 => BAILOUT shf) NEXT
    (IF PREGW(accum)<0) =>
      PREGW(tally) + (PREGW(tally) + 1) (3:0))
    shifts = (shifts - 1) (4:0) NEXT
    PREGW(accum) + PREGW(accum) ISL 1 NEXT
  xffloop
  END
END)

\17 SCCF= BEGIN      !shift circular and count ones
  sccfloop=BEGIN
    (IF shifts EQL 0 => BAILOUT shf) NEXT
    (IF PREGW(accum)<0) =>
      PREGW(tally) + (PREGW(tally) + 1) (3:0))
    shifts = (shifts - 1) (4:0) NEXT
    PREGW(accum) + PREGW(accum) IRL 1 NEXT
  sccfloop
  END
END)

\18.19 unexpectunspec
\1A SMD= BEGIN      !normalize double
  getdreg NEXT
  PREGW(tally) + shifts NEXT
endloop=
  (IF (pred(8) EQL pred(1)) AND (PREGW(tally) NEQ 0) =>
    pred(1:63) + pred(1:63) ISL 1 NEXT
    PREGW(tally) + (PREGW(tally) - 1) (3:0) NEXT
  ) NEXT
  putdreg
END)

\18.1E unexpectunspecunspec
\1F RFT= BEGIN      !reflect
  getdreg NEXT
  rffloop=
    (IF shifts NEQ 0 =>
      t1 + pred(31) t1a + pred(32) NEXT
      pred(0:31) + pred(0:31) ISR t1a
      pred(32:63) + pred(32:63) ISL t1
      shifts = (shifts - 1) (3:0) NEXT
    ) NEXT
  putdreg
END)
END) !of shf instruction

SHH= BEGIN      !shift halfword
  reset(flags)
  pronly = 1; noextend = 1; conly = 0; notrap = 1 NEXT
  hopfwh NEXT
  (DECODE option =>
    \A0 SARH= BEGIN      !arithmetic right
      (DECODE PREGW(accum) (16) =>
        \A PREGW(accum) (16:31) + PREGW(accum) (16:31) ISRO shifts
        \1 PREGW(accum) (16:31) + PREGW(accum) (16:31) ISR1 shifts
      )
    END)

    \A1 unexpect
    \A2 SARH= BEGIN      !arithmetic left
      PREGW(accum) (17:31) + PREGW(accum) (17:31) ISL 0 shifts
    END)

    \A3 unexpect
    \A4 SLPH= BEGIN      !logical right
      PREGW(accum) (16:31) + PREGW(accum) (16:31) ISR 0 shifts
    END)

    \A5 SLPH= BEGIN      !circular right
      PREGW(accum) (16:31) + PREGW(accum) (16:31) IRR shifts
    END)

    \A6 SLPH= BEGIN      !logical left
      PREGW(accum) (16:31) + PREGW(accum) (16:31) ISL 0 shifts
    END)

    \A7 SLPH= BEGIN      !circular left
      PREGW(accum) (16:31) + PREGW(accum) (16:31) IRL shifts
    END)
  )

```

```

\12.11 unspec(unspec(unspec(unspec(unspec(unspec(unspec(unspec
\12      SNG:= BEGIN (normalize half
          PREGW[ tally ] + shifts NEXT
        schloop:=BEGIN
          (IF (PREGW[accum]<16) * M0 PREGW[accum]<17)
            (OP (PREGW[ tally ] EQ 0) =>
              BAILOUT shh) NEXT
          PREGW[accum]<16:3) * PREGW[accum]<16:3) ISL0 1)
          PREGW[ tally ] + (PREGW[ tally ] - 1)<31:0) NEXT
        schloop
      END
    END)
\13.15 unspec(unspec(unspec
\16      SCH:= BEGIN (shift and count half
        schloop:=BEGIN
          (IF shifts EQ 0 => BAILOUT shh) NEXT
          (IF PREGW[accum]<16) =>
            PREGW[ tally ] + (PREGW[ tally ] + 1)<31:0) NEXT
            shifts + (shifts - 1)<4:0) NEXT
            PREGW[accum]<16:3) + PREGW[accum]<16:3) ISL0 1 NEXT
          schloop
        END
      END)
\17      SCCH:= BEGIN (shift circular and count half
        schchloop:=BEGIN
          (IF shifts EQ 0 => BAILOUT shh) NEXT
          (IF PREGW[accum]<16) =>
            PREGW[ tally ] + (PREGW[ tally ] + 1)<31:0))
            shifts + (shifts - 1)<4:0) NEXT
            PREGW[accum]<16:3) + PREGW[accum]<16:3) IPL 1 NEXT
          schchloop
        END
      END)
\18.1F unspec(unspec(unspec(unspec(unspec(unspec(unspec
)
END) lof shh instruction

```

Compare Instructions

!IF can be upward for the purpose of the 7 and 8 measure formulation. All countable activity takes place in called routines.

```

CMH:= BEGIN      !Compare algebraic half
  reset(flags)
  pronly = 1 NEXT
  nopfetch NEXT
  tmp33 = (arctmp MINUS PREGW(accum))<32:0> NEXT
  EF = (tmp33 EQL 0) NEXT
  OF = NOT EF AND NOT tmp33<32>
  LF = tmp33<32>
  END;

CMH:= BEGIN      !Compare algebraic half
  reset(flags)
  pronly = 1 NEXT
  nopfetch NEXT
  tmp33 = (arctmp MINUS PREGW(accum))<32:0> NEXT
  EF = (tmp33 EQL 0) NEXT
  OF = NOT EF AND NOT tmp33<32>
  LF = tmp33<32>
  END;

CLU:= BEGIN      !compare logical upper byte
  reset(flags)
  pronly = 1; noextend = 1 NEXT
  byteselect = 0 NEXT
  nopfetch NEXT
  EF = (arctmp EQL PREGW(accum)<24:31>))
  OF = (arctmp GTR PREGW(accum)<24:31>))
  LF = (arctmp LSS PREGW(accum)<24:31>))
  END;

CLL:= BEGIN      !compare logical lower byte
  reset(flags)
  pronly = 1; noextend = 1 NEXT
  byteselect = 1 NEXT
  nopfetch NEXT
  EF = (arctmp EQL PREGW(accum)<24:31>))
  OF = (arctmp GTR PREGW(accum)<24:31>))
  LF = (arctmp LSS PREGW(accum)<24:31>))
  END;

CLF:= BEGIN      !compare logical full
  reset(flags)
  pronly = 1; noextend = 1 NEXT
  nopfetch NEXT
  EF = (arctmp<1:32> EQL PREGW(accum))
  OF = (arctmp<1:32> GTR PREGW(accum))
  LF = (arctmp<1:32> LSS PREGW(accum))
  END;

CHH:= BEGIN      !compare logical halfword
  reset(flags)
  pronly = 1; noextend = 1 NEXT
  nopfetch NEXT
  EF = (arctmp<17:32> EQL PREGW(accum)<16:31>))
  OF = (arctmp<17:32> GTR PREGW(accum)<16:31>))
  LF = (arctmp<17:32> LSS PREGW(accum)<16:31>))
  END;

CSF:= BEGIN      !Compare masked full
  reset(flags)
  pronly = 1; noextend = 1 NEXT
  nopfetch NEXT
  EF = ((arctmp<1:32> AND MASKREG) EQL (PREGW(accum) AND MASKREG))
  OF = ((arctmp<1:32> AND MASKREG) GTR (PREGW(accum) AND MASKREG))
  LF = ((arctmp<1:32> AND MASKREG) LSS (PREGW(accum) AND MASKREG))
  END;

CSH:= BEGIN      !Compare masked half
  reset(flags)
  pronly = 1; noextend = 1 NEXT
  nopfetch NEXT
  EF = ((arctmp<17:32> AND MASKREG<16:31>) EQL
    (PREGW(accum)<16:31> AND MASKREG<16:31>))

```

```

(M * (deltmp<16:32> AND MASKREG<16:31>) GTR
  (deltmp<16:31> AND MASKREG<16:31>))
(LF * (deltmp<16:32> AND MASKREG<16:31>) LSS
  (deltmp<16:31> AND MASKREG<16:31>))
(ND)

```

```

CGF:= BEGIN      (Compare gate, full)
resetflags;
pronly = 1 NEXT
waitforh NEXT
deltmp = (deltmp MINUS PP[GM]accum)<32:0> NEXT
(DL CODE (deltmp<0> NEQ deltmp<1>) OP MASKREG<0> =>
  \0 BEGIN
    (IF deltmp<1> => deltmp = (MINUS deltmp)<32:0>) NEXT
    EF = (deltmp<1:32> EQL MASKREG);
    OF = (deltmp<1:32> GTR MASKREG);
    LF = (deltmp<1:32> LSS MASKREG);
    END;
  \1 OF = 1
  )
(ND)

```

```

CGH:= BEGIN      (Compare gated half
resetflags;
pronly = 1 NEXT
waitforh NEXT
deltmp = (deltmp MINUS PP[GM]accum)<32:0> NEXT
(DL CODE (deltmp<0> NEQ deltmp<1>) OP MASKREG<0> =>
  \0 BEGIN
    (IF deltmp<1> => deltmp = (MINUS deltmp)<32:0>) NEXT
    EF = (deltmp<1:32> EQL MASKREG);
    OF = (deltmp<1:32> GTR MASKREG);
    LF = (deltmp<1:32> LSS MASKREG);
    END;
  \1 OF = 1
  )
(ND)

```

```

MTH:= BEGIN      (Modify and test half
resetflags;
rmodz = 1; pronly = 1 NEXT
waitforh NEXT
132 = accum NEXT
(If accum<0> => 132<0:27> = "FFFFFF") NEXT
deltmp = (deltmp + 132)<32:0> NEXT
waitforh
EF = (deltmp<16:32> EQL 0) NEXT
OF = (NOT (EF AND NOT deltmp<16>)) NEXT
LF = deltmp<16> NEXT
CF = ((deltmp<0:17> NEQ "FFFF") AND (deltmp<0:17> NEQ 0)) NEXT
(If CF AND NOT OF => trapflag = 1)
(ND)

```

Boolean Instructions

```

IDF = BEGIN           (Inclusive or full)
  resetflags;
  conly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
  hopfetch NEXT
  PPEGM[accum] = arctmp(1:32) OR PPEGM[accum]
END;

```

```

IDH = BEGIN           (Inclusive or half)
  resetflags;
  conly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
  hopfetch NEXT
  PPEGM[accum]<16:31> = arctmp(17:32) OR PPEGM[accum]<16:31>
END;

```

```

RIF = BEGIN           (replace inclusive or full)
  exmodz = 1; conly = 1 NEXT
  hopfetch NEXT
  dsttmp = PPEGM[accum] OR arctmp(1:32) NEXT
  setw
END;

```

```

RIH = BEGIN           (replace inclusive or half)
  exmodz = 1; conly = 1 NEXT
  hopfetch NEXT
  dsttmp = PPEGM[accum]<16:31> OR arctmp(17:32) NEXT
  setw
END;

```

```

EOR = BEGIN           (Exclusive or full)
  resetflags;
  conly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
  hopfetch NEXT
  PPEGM[accum] = arctmp(1:32) XOR PPEGM[accum]
END;

```

```

EOH = BEGIN           (Exclusive or half)
  resetflags;
  conly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
  hopfetch NEXT
  PPEGM[accum]<16:31> = arctmp(17:32) XOR PPEGM[accum]<16:31>
END;

```

```

REF = BEGIN           (replace exclusive or full)
  exmodz = 1; conly = 1 NEXT
  hopfetch NEXT
  dsttmp = PPEGM[accum] XOR arctmp(1:32) NEXT
  setw
END;

```

```

REH = BEGIN           (replace exclusive or half)
  exmodz = 1; conly = 1 NEXT
  hopfetch NEXT
  dsttmp = PPEGM[accum]<16:31> XOR arctmp(17:32) NEXT
  setw
END;

```

```

AND = BEGIN           (And full)
  resetflags;
  conly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
  hopfetch NEXT
  PPEGM[accum] = arctmp(1:32) AND PPEGM[accum]
END;

```

```

ANDH = BEGIN          (And half)
  resetflags;
  conly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
  hopfetch NEXT
  PPEGM[accum]<16:31> = arctmp(17:32) AND PPEGM[accum]<16:31>
END;

```

```

DNF = BEGIN           (replace and full)
  exmodz = 1; conly = 1 NEXT
  hopfetch NEXT
  dsttmp = PPEGM[accum] AND arctmp(1:32) NEXT
  setw
END;

```

```
PMI = BEGIN      {replace and half  
  <=endz < 1: proni < 1 NEXT  
  dofetch NEXT  
  dotmp < (PREGHIaccum) (1:31) AND srcmp(17:32) NEXT  
  write  
END;
```

```
SSI = BEGIN      {selective substitute full  
  <=endz < 1: proni < 1 NEXT  
  dofetch NEXT  
  dotmp < (srcmp(1:32) AND NOT MASKREG) OR  
    (PREGHIaccum) AND MASKREG) NEXT  
  write  
END;
```

Bit manipulation instructions 6-39

```
SB1:= BEGIN      !set bit in halfword
      c:=modz + 1 NEXT
      hopfetch NEXT
      dsttmp = srctmp NEXT
      bitdstl(accum) = 1 NEXT
      wrthw
      END;
```

```
RB1:= BEGIN
      c:=modz + 1 NEXT
      hopfetch NEXT
      dsttmp = srctmp NEXT
      bitdstl(accum) = 0 NEXT
      wrthw
      END;
```

```
TSZ:= BEGIN      !Test bit and skip if zero
      c:=modz + 1 NEXT
      hopfetch NEXT
      (IF NOT bitsrc(accum) => PC = (PC + 2)<15:0>)
      END;
```

```
TSO:= BEGIN      !Test bit and skip if one
      c:=modz + 1 NEXT
      hopfetch NEXT
      (IF bitsrc(accum) => PC = (PC + 2)<15:0>)
      END;
```

```
TSI:= BEGIN      !Test and conditionally insert/skip
      c:=modz + 1; pronly = 1 NEXT
      hopfetch NEXT
      (IF srctmp EQL 0 => PC = (PC + 2)<15:0>) NEXT
      dsttmp = (srctmp<17:32> OR PREGW(accum)<16:31>) NEXT
      wrthw NEXT
      rffadd = PC NEXT
      rfu NEXT
      PC = (PC + 2)<15:0> NEXT      !execute another instruction
      execute = 1                !and disallow interrupts
      END;
```

!Format instructions

!Macro to define format operand fields:

MACRO dest1 = src1mp(17:20) 0

MACRO opt1 = src1mp(25:26) 0

!Macro "shifts" from the shift instructions is also used here

```
FEF1= BEGIN          !Format extract full
reset(flags)
pronly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
hopfe1ch NEXT
(DECODE opt =>
\0  dst1mp = PREGW(accum) !SR0 shifts;
\1  dst1mp = PREGW(accum) !PR shifts;
\2  dst1mp = PREGW(accum) !SL0 shifts;
\3  dst1mp = PREGW(accum) !RL shifts
) NEXT
PREGW(dest1) = (dst1mp(1:32) AND MASKREG)
END1
```

```
FEH1= BEGIN          !Format extract half
reset(flags)
pronly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
hopfe1ch NEXT
(DECODE opt =>
\0  dst1mp = PREGW(accum)<16:31> !SR0 shifts;
\1  dst1mp = PREGW(accum)<16:31> !PR shifts;
\2  dst1mp = PREGW(accum)<16:31> !SL0 shifts;
\3  dst1mp = PREGW(accum)<16:31> !RL shifts
) NEXT
PREGW(dest1)<16:31> = (dst1mp<17:32> AND MASKREG<16:31>)
END1
```

```
FIF1= BEGIN          !Format insert full
reset(flags)
pronly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
hopfe1ch NEXT
(DECODE opt =>
\0  dst1mp = PREGW(accum) !SR0 shifts;
\1  dst1mp = PREGW(accum) !PR shifts;
\2  dst1mp = PREGW(accum) !SL0 shifts;
\3  dst1mp = PREGW(accum) !RL shifts
) NEXT
PREGW(dest1) = (PREGW(dest1) AND NOT MASKREG) OR
(dst1mp(1:32) AND MASKREG)
END1
```

```
F1H1= BEGIN          !Format insert half
reset(flags)
pronly = 1; conly = 0; notrap = 1; noextend = 1 NEXT
hopfe1ch NEXT
(DECODE opt =>
\0  dst1mp = PREGW(accum)<16:31> !SR0 shifts;
\1  dst1mp = PREGW(accum)<16:31> !PR shifts;
\2  dst1mp = PREGW(accum)<16:31> !SL0 shifts;
\3  dst1mp = PREGW(accum)<16:31> !RL shifts
) NEXT
PREGW(dest1)<16:31> = (PREGW(dest1)<16:31> AND NOT MASKREG<16:31>)
OR (dst1mp<17:32> AND MASKREG<16:31>)
END1
```


(Program level change instructions)

```

XPL= BEGIN      !Call executive program level and link
!If EE AND (APL EQL 2) => EE = 0 NEXT BAIIOUT (exec) NEXT
nolims = 1; punly = 1; newlend = 1 NEXT
!unfetch NEXT    !This operand is passed to the new p.l.
(DECODE LC =>      !LC comes from the indicator register
\0   savegs;
\1   save0
) NEXT
HBASEPAGE((XPL*40*30)<11:0>)<2:7> = APL;    !pass link operand
HBASEPAGE((XPL*40*31)<11:0>) = arclap<17:32> NEXT
PLLREG = BASEPAGE((XPL * 20) + *18)<10:0> NEXT
PPL = APL NEXT
!If NOT arclap<17> =>
    (DECODE APL<0:1> =>      !reset status bit for active p.l.
    \0   PS11APL<2:5> = 0;
    \1   PS21APL<2:5> = 0;
    \2   PS31APL<2:5> = 0;
    \3   PS41APL<2:5> = 0
    )
) NEXT
(DECODE XPL<0:1> =>      !set the status bit for executive p.l.
\0   PS11XPL<2:5> = 1;
\1   PS21XPL<2:5> = 1;
\2   PS31XPL<2:5> = 1;
\3   PS41XPL<2:5> = 1
) NEXT
LL1 = 1; PLLFF = 1;      !set p.l. lock
APL = XPL NEXT          !change p.l. to executive
(DECODE C =>      !C is in the PLLREG - load the new registers
\0   (!loadregs) loadpcar : LOCKPCAR = 0;
\1   (!loadregs) loadpcar : LOCKPCAR = 1;
\2   (!load0) loadpcar : LOCKPCAR = 0;
\3   (!load0) loadpcar : LOCKPCAR = 1
)
END)

```

```

TCP:= BEGIN      !Call program level and link
  (IF EE AND (APL EQL 2) => EE = 0 NEXT BAILOUT level) NEXT
  ponly = 1; nfflags = 1; nowtend = 1 NEXT
  busfetch NEXT      !This operand gets passed to the new p.l.
  (DECODE C =>
    save reg;
    save 0
  ) NEXT
  (DECODE arclmp(10) =>      !2nd bit of operand determines called p.l.
    \0 newp] = HBASEPAGE((APL="40"*(11:0)<(10:15))CPL in PLLREG
    \1 newp] = 63
  ) NEXT
      !set up PLLREG of called p.l.
  BASEPAGE(((newp] = "20) + "10)<(10:0)<(16:3)) + arclmp(17:32))
  BASEPAGE(((newp] = "20) + "10)<(10:0)<(2:7) + APL NEXT
  (IF NOT arclmp(17) =>      !MSB of operand determines status of current p.l.
    (DECODE APL(0:1) =>      !reset status bit
      \0 PS1(APL(2:5)) = 0;
      \1 PS2(APL(2:5)) = 0;
      \2 PS3(APL(2:5)) = 0;
      \3 PS4(APL(2:5)) = 0
    )
  ) NEXT
  (DECODE newp](0:1) =>      !set status bit of new p.l.
    \0 PS1(newp](2:5)) = 1;
    \1 PS2(newp](2:5)) = 1;
    \2 PS3(newp](2:5)) = 1;
    \3 PS4(newp](2:5)) = 1
  ) NEXT
  (IF arclmp(19) =>      !2nd MSB => set queue reg. of called p.l.
    (32 + BASEPAGE(((newp] = "20) + "19)<(10:0)) NEXT
    bit(32|arclmp(20:24)) = 1 NEXT
    BASEPAGE(((newp] = "20) + "19)<(10:0)) + (32
  ) NEXT
  LLI = 0; PLLFF = 0 NEXT !reset the level lock
  auction NEXT      !find a new p.l. by auction (may or
                    !may not be the called level)
  PPL = APL NEXT
  APL = newp] NEXT
  PLLREG = BASEPAGE(((newp] = "20) + "10)<(10:0)) NEXT
  (DECODE C =>
    \0 (loadreg; loadpcar; LOCKPCAR = 0);
    \1 (loadreg; loadpcar; LOCKPCAR = 1);
    \2 (load0; loadpcar; LOCKPCAR = 0);
    \3 (load0; loadpcar; LOCKPCAR = 1)
  )
END)

```

```

TITLE = BEGIN      (The program level and link
(1) IF (AND (APL EQ 2) => EF = 0 NEXT DOUT (level) NEXT
control) NEXT      (Setup (level) instruction
pccnly = 1; noflags = 1; noextend = 1 NEXT
hopsfetch NEXT      (link argument
(Decode LC =>      (LC is in indicator register
\0      savegr;
\1      saveR
);
newp1 = HBASEPAGE((APL="40"30)<11:0>)<10:15> NEXT
HBASEPAGE((newp1="40"30)<11:0>)<2:7> = APL)
HBASEPAGE((newp1="40"31)<11:0>) = srcmp<17:32> NEXT
PLLRREG = BASEPAGE((newp1 = "20" + "18)<10:0>) NEXT
PPL = APL NEXT
(1) NOT srcmp<17> =>
(Decode APL<0:1> =>
\0      PS1(APL<2:5>) = 0;
\1      PS2(APL<2:5>) = 0;
\2      PS3(APL<2:5>) = 0;
\3      PS4(APL<2:5>) = 0
);
) NEXT
(Decode newp1<0:1> =>
\0      PS1(newp1<2:5>) = 1;
\1      PS2(newp1<2:5>) = 1;
\2      PS3(newp1<2:5>) = 1;
\3      PS4(newp1<2:5>) = 1
);
) NEXT
APL = newp1;
LL1 = 1; PLLFF = 1 NEXT (set level) lock
(Decode C =>
\0      (loadreg) loadpcnr : LOCKPCAR = 0;
\1      (loadreg) load4pcnr : LOCKPCAR = 1;
\2      (load0) loadpcnr : LOCKPCAR = 0;
\3      (load0) load4pcnr : LOCKPCAR = 1
);
)
END;

```

```

TOP:= BEGIN      !Test and conditionally reset/skip
      a:=addr + 1 NEXT
      !DECODE a:=end =>      !compute operand address
      (SV + 1 NEXT p:=val(1)) !mode 0 not allowed
      direct
      relative
      indirect
    ) NEXT
    !DECODE a:=addr GTR "3F" =>      !Special addresses
    !LEQ3F BEGIN
      !test for invalid address
      !IF (a:=addr GTR "1F") AND (a:=addr NEQ "32") => set(v) NEXT
      r:=a NEXT      !read the operand
      !DECODE ar:=tmp EQ 0 => !nonzero operand =
      !NEQ0 BEGIN      !find the first one, reset it and skip
        !mptr + 0 NEXT
        !32 + ar:=tmp(1:32) NEXT
        !qr1:=!DECODE bit(32[mptr(3:7)]) =>
          !0 !mptr + !mptr + 1(7:0) NEXT !qr1
          !1 !PRGM/accum + !mptr
          bit(32[mptr(3:7)]) + 0 NEXT
          dat:= + 132 NEXT
          wr:= NEXT
          PC + (PC + 2)(15:0)
        ) !end !qr1
      END: !of nonzero special address operand
      !zero operand = p, change
      !EQ0 BEGIN
        !DECODE APL(0:1) =>      !reset APL status bit
        !0 PS1(APL(2:5)) + 0
        !1 PS2(APL(2:5)) + 0
        !2 PS3(APL(2:5)) + 0
        !3 PS4(APL(2:5)) + 0
      ) NEXT
      !LL + 0: PLLFF + 0 NEXT
      swap !find another program level
      END !of zero special address operand
    )
  END: !of special addresses
!GTR3F BEGIN !operand address is larger than "3F"
  r:=a NEXT
  !IF ar:=tmp NEQ 0 =>
    BEGIN !nonzero memory operand
      !mptr + 0
      !32 + ar:=tmp(1:32) NEXT
      !qr1 !reset the first "one" and skip
      END !of nonzero memory operand
    ) !end IF
    !IF we get here, then the operand is from memory and =0,
    !which causes a noop.
    END
  )
END: !of TOP

```

I/O Instructions

MACRO Device = xctmp(26:30) &

MACRO command = xctmp(17:24) &

```

DEV: BEGIN          !Device command
  prvchk NEXT
  dt = 0;
  noxtend = 1; noflags = 1; pronly = 1 NEXT
  hopfctch NEXT
  !device(device) = command
  !Timeout in 10 us, dt = 1, bailout dev
END;

DEX: BEGIN          !Device command and exit
  prvchk NEXT
  dt = 0;
  noxtend = 1; noflags = 1; pronly = 1 NEXT
  hopfctch NEXT
  !device(device) = command NEXT
  !Timeout in 10 us, dt = 1, bailout dex
  (DECODE APL(0:3) =>      !reset APL status bit
  \0  PS1(APL(2:5)) = 0;
  \1  PS2(APL(2:5)) = 0;
  \2  PS3(APL(2:5)) = 0;
  \3  PS4(APL(2:5)) = 0;
  ) NEXT
  LLI = 0; PLLFF = 0 NEXT
  swap          !Find a new program level
END;

ITR: BEGIN          !Input to register - parity checking not implemented
  prvchk NEXT      !privileged instruction
  ie = 0;          !parity error bit
  dt = 0;          !timeout bit
  pronly = 1;
  noxtend = 1;
  noflags = 1 NEXT
  hopfctch NEXT
  !mpctr = 0 NEXT
  PREGW(accum) = 0 NEXT
  (DECODE (device NEQ 1) AND (device NEQ 2) =>
  (
    !IF device EQL 1 => PREGW(accum) = monitor;
    !IF device EQL 2 => PREGW(accum) = mainreg;
  ))
  !tr1p =
  (IF !mpctr LEQ 3 =>
    PREGW(accum) = PREGW(accum)(8:31) & !input(device)(1:8);
    !mpctr = !mpctr + 1(7:0) NEXT
    !tr1p
  )
  )
END;          !of Itr instruction

OFR: BEGIN          !Output from register
  prvchk NEXT      !privileged instruction
  dt = 0;
  noxtend = 0; pronly = 1; noflags = 1 NEXT
  hopfctch NEXT
  (DECODE device GTR 2 =>
  \0  BEGIN
    !IF device EQL 1 =>
      monitor = monitor OR PREGW(accum);
    !IF device EQL 2 =>
      monitor = monitor AND NOT PREGW(accum);
    END;
  \1  BEGIN
    !output(device) = PREGW(accum)(0:7) NEXT
    !input(device) = PREGW(accum)(8:15) NEXT
    !report(device) = PREGW(accum)(16:23) NEXT
    !input(device) = PREGW(accum)(24:31)
    END;
  )
  !end of decode
END;

```

[Miscellaneous Instructions]

```

MULT= BEGIN      !This is a privileged instruction in GYK12
! prvchk NEXT     !For simulation sake, this is an nonprivileged inst.
! If (accum(0L) (0) OP (accum(AND clb) MEQ 0) =>
      STOP
!
END!

```

```

MBR= BEGIN      !Memory bank assignment - not implemented
! prvchk
! not described here
END!

```

```

LOD= BEGIN      !load cell destination
! prvchk NEXT
! prvchk + 1; noflags + 1 NEXT
! prvchk NEXT
! HBASE PAGE (APL="40"20(11:0)<8:15) > srcimo(25:32)
! MLI REG<8:15> > srcimo(25:32)
END!

```

```

LLO= BEGIN      !level lock set
! prvchk NEXT
! LLI + 1; PLLFF + 1
END!

```

```

LLR= BEGIN      !level lock reset
! LLI + 0; PLLFF + 0
END!

```

```

DIG= BEGIN      !Diagnose - not implemented
! prvchk NEXT
! (DECODE accum(2:3) =>
! 0 PC + opadd1
! 1 unspec1
! 2 digcode + opadd(0:15)accum(0:1))
! 3 cpu1ou + opadd(14:15)
!
END!

```

!>This page is full of hacks.
 !Floating Point Option for GYK-12
 !Only fixed point operation is perform
 !condition codes are reset, but not set except in FCM(macro)

```
fadd= BEGIN          !floating addition
resetflags
notrap + 1 ! pronly + 1 NEXT
wofetch NEXT
dsttmp = PREGW(accum) + srctmp(1:32) NEXT
! set conditions codes
PREGW(accum) = dsttmp(1:32)
END;
```

```
fcmr= BEGIN          !floating compare
resetflags
notrap + 1 ! pronly + 1 NEXT
wofetch NEXT
(DECODE srctmp()) EQL PREGW(accum)(0) =>
  \no (CF = NOT srctmp(1))
  \no (LF = srctmp(1))
  \yes (dsttmp = (srctmp(1:32) - PREGW(accum)) NEXT
  \no (dsttmp(1:32) EQL 0) NEXT
  \no (CF = (NOT CF AND NOT dsttmp(1)) NEXT
  \no (LF = dsttmp(1))
  )
END;
```

```
fdvi= BEGIN          !floating division
resetflags
notrap + 1 ! pronly + 1 NEXT
wofetch NEXT
(IF srctmp(1:32) EQL 0 => BAILOUT fdv) NEXT
t1 = PREGW(accum)(0) XOR srctmp(1) NEXT
(IF srctmp(1) => srctmp + MINUS srctmp(1:32)) NEXT
(DECODE PREGW(accum)(0) =>
  \p (tmp33 = PREGW(accum))
  \n (tmp33 = MINUS PREGW(accum))
)NEXT
dsttmp = ((tmp33 & 0(15:0)) / srctmp(1:32))(32:0) NEXT
(IF t1 => ds(tmp + (MINUS dsttmp)(31:0)) NEXT
! set conditions codes
PREGW(accum) = dsttmp(1:32)
END;
```

```
fmp= BEGIN          !floating multiply
resetflags
notrap + 1 ! pronly + 1 NEXT
wofetch NEXT
t1 = (srctmp(1) XIP PREGW(accum)(0)) NEXT
(IF srctmp(1) => srctmp + MINUS srctmp(1:32)) NEXT
(DECODE PREGW(accum)(0) =>
  \p (tmp33 = PREGW(accum))
  \n (tmp33 = MINUS PREGW(accum))
)NEXT
tmp66 = ((srctmp & (tmp33) 15PM 16)(31:0) NEXT
(IF t1 => tmp66 + (MINUS tmp66)(65:0) NEXT
! set conditions codes
PREGW(accum) = tmp66(31:0)
END;
```

```
fsub= BEGIN          !floating subtraction
resetflags
notrap + 1 ! pronly + 1 NEXT
wofetch NEXT
dsttmp = PREGW(accum) - srctmp(1:32) NEXT
! set conditions codes
PREGW(accum) = dsttmp(1:32)
END;
```

Instruction fetch and execute cycles

```
ifetch=BEGIN
  effadd = PC NEXT
  r1u NEXT
  PC = (PC + 2) < 15,0 >
END
```

Instruction execution

```
le=eci= BEGIN
  pronly = 0; exmodz = 0; natrap = 0;
  noflags = 0; noextend = 0; execute = 0 NEXT
  (DECODE opcode =>)
    nop:  | *00  no operation
    fnd:  | *01  *01 - *05 is floating point opcodes
    fcm:  | *02  je
    fdv:  | *03
    fmp:  | *04
    fch:  | *05
    nol:  | *06  nol is a undefined instruction
    nol:  | *07
    ADF:  | *08  add full
    SDF:  | *09  subtract full
    ALF:  | *0A  add logical full
    SLF:  | *0B  subtract logical full
    MPF:  | *0C  multiply full
    DIF:  | *0D  divide full
    RNF:  | *0E  replace add full
    PNF:  | *0F  replace subtract full
    CMF:  | *10  compare algebraic full
    CLU:  | *11  compare logical upper byte
    CLF:  | *12  compare logical full
    CGF:  | *13  compare gated full
    CGF:  | *14  compare selective full
    IOF:  | *15  inclusive or full
    EOF:  | *16  exclusive or full
    ANF:  | *17  logical and full
    FEF:  | *18  format extract full
    FIF:  | *19  format insert full
    SHF:  | *1A  shift full (and double)
    RGF:  | *1B  replace square root??
    SAT:  | *1C  Set Bit in Halfword
    PIF:  | *1D  replace inclusive or full
    PEF:  | *1E  replace exclusive or full
    PNF:  | *1F  replace logical and full
    LDF:  | *20  load data full word
    LDU:  | *21  load from upper byte
    LAF:  | *22  load absolute full
    LCF:  | *23  load two's complement half
    LMH:  | *24  load most half
    SDU:  | *25  store into upper byte
    SDF:  | *26  store data full
    MZF:  | *27  Move all zeroes, full
    nol:  | *28
    nol:  | *29
    nol:  | *2A
    nol:  | *2B
    nol:  | *2C
    MIU:  | *2D  move into upper byte
    EXF:  | *2E  exchange full
    SRF:  | *2F  Selective substitute full
    XFP:  | *30  unconditional transfer
    XSW:  | *31  transfer on test switches
    XLF:  | *32  transfer on zero accumulator
    XPF:  | *33  transfer on positive accumulator
    XDO:  | *34  conditional transfer and decrement by 1
    XIQ:  | *35  conditional transfer and increment by 1
    XEX:  | *36  execute
    ISF:  | *37  test bit and skip on 0
    DEV:  | *38  Device command (privileged)
    ITR:  | *39  Input to register (privileged)
    HLT:  | *3A  conditional halt (unconditional in this isp)
    DIG:  | *3B  Diagnose (privileged) - not implemented
    TXP:  | *3C  Call executive PL and link
    TIF:  | *3D  Tie PL and link
    nol:  | *3E
    nol:  | *3F
    LLP:  | *40  level lock reset
    nol:  | *41
    nol:  | *42
    nol:  | *43
    nol:  | *44
    nol:  | *45
    nol:  | *46
```



```

      not      ! *42
      add      ! *48      add half
      sub      ! *49      subtract half
      add      ! *4a      add logical half
      sub      ! *4b      subtract logical half
      mul      ! *4c      multiply half
      div      ! *4d      divide half
      radd     ! *4e      replace add half
      rsub     ! *4f      replace subtract half
      cmab     ! *50      compare algebraic half
      clll     ! *51      compare logical lower byte
      clrh     ! *52      compare logical half
      cghl     ! *53      compare gated half
      cshl     ! *54      compare selective half
      jdh      ! *55      inclusive or half
      edh      ! *56      exclusive or half
      andh     ! *57      logical and half
      fexh     ! *58      format extract half
      fih      ! *59      format insert half
      shh      ! *5a      shift halfword
      top      ! *5b      test and conditionally reset/skip
      rrt      ! *5c      reset bit in halfword
      pih      ! *5d      replace inclusive or half
      peh      ! *5e      replace exclusive or half
      pmh      ! *5f      replace logical and half
      ldh      ! *60      load data halfword
      lnl      ! *61      load from lower byte
      lch      ! *62      load absolute half
      lch      ! *63      load two's complement half
      smh      ! *64      store most half
      sdl      ! *65      store into lower byte
      sdh      ! *66      store data half
      mzh      ! *67      Move all zeroes, half
      not      ! *68
      not      ! *69
      not      ! *6a
      not      ! *6b
      not      ! *6c
      mlh      ! *6d      move into lower byte
      exh      ! *6e      exchange half
      mth      ! *6f      modify and test half
      xlk      ! *70      transfer and link
      xin      ! *71      transfer on indicators
      xif      ! *72      transfer on non-zero accumulator
      xnf      ! *73      transfer on negative accumulator
      xdt      ! *74      conditional transfer and decrement by 2
      xit      ! *75      conditional transfer and increment by 2
      tbi      ! *76      test and conditionally insert/skip
      tbi      ! *77      test bit and skip on one
      dfx      ! *78      device command and exit (privileged)
      ofr      ! *79      output from register
      mra      ! *7a      memory bank assignment (not implemented)
      llo      ! *7b      level lock set (semi-privileged)
      tcp      ! *7c      call program level and link
      ldd      ! *7d      load call destination (semi-privileged)
      not      ! *7e
      not      ! *7f

! NEXT
! (if execute => !exec) !restart !exec if execute instruction
!END

```

¹ Just before sunset, when water is rising.

```

INITIAL
(
  (IF (SELECT = 0) GOTO NEXT)
  (IF (INITIAL = 1) GOTO NEXT)
  (IF NOT (PFLF = 0)
    (
      (GOTO NEXT)                                ;select new program level
      (CODED (CRP) = 0)                          ;hardware initiated p.l. change
      (saveeqs)
      (saveB)
    )
  )
  (NEXT
    (PPL = APPL NEXT)
    (APL = newapl NEXT)
    (PFLPF = BASEPAGE(((newp) = "201" + "10101000) NEXT
    (DECODE C=)
      (loadregs loadpcar : (LOPPCAR + B))
      (loadregs loadpcar : LOCKPCAR + 1))
      (loadB : loadpcar : (LOCKPCAR + B))
      (loadB : loadpcar : LOCKPCAR + 1)
    )
  )
  (NEXT
    (initflag = 0)
  )
)
END;

```

```

BRI AT (non) 11 break point stop here
          1 remove after debug

```

```

level:=BEGIN
  int NEXT
  if not NEXT
    level:=level+1
  if trapflag = 0
    if trapflag = 1
      check trap condition
      trapflag := TRAPREG
      trapflag := 0
      NEXT
    level
  }
END

```

EMPLOYED

```
run:= BEGIN
  (if NOT stopit1 =>
    (if PC eq tkpnt => break) next 1 remove
    cycle NEXT
    run
  )
END
) end of tkk12.
```

4. AN/UYK-19 ISPL Description

.

1 AN/UYX 19 UTX19.1SP v 1.1

1 This is the 1SP for the POLM 1602 (AN/UYX 19) Computer.
1 By: A1 Devlin
1 3/21/77

1 Three types of instructions have been left out of this ISPL
1 description of the POLM 1602. They are "INPUT-OUTPUT
1 WITH ACCUMULATOR", "INPUT-OUTPUT WITHOUT ACCUMULATOR",
1 and "CODE-77 I/O WITH ACCUMULATOR" (Figure 3-2, Page 3-13
1 of the "1602 RUGGED NOVA COMPUTER OPERATION AND MAINTENANCE",
1 1974). All the other I/O and interrupt instructions have been
1 included in this description.
1 The decoding for the "INPUT-OUTPUT" is a bit messier in that the MOR
1 is tested repeatedly to determine the instruction.

1v 1.2 Single precision floating point instructions implemented
1 as fixed point. Entire INPUT.OUTPUT section changed from
1 DECODEs to IF statements with BAILOUTs.

1v 1.3 POLM 1666 Resource Management Unit added: KL30 and MD15 7/13/77
1 part is arithmetic, part is I/O; Instr have separate routines

1v 1.4 INDIRECTION HAS TO BE STARTED BY MOR<5>
1 MSB OF ADDR WILL BE IGNORED IF EM<0>=0 EXCEPT INDIRECTION IS POSSIBLE
1 ALL ADDR REGISTER IS 16 BIT WIDE, MODULO 2¹⁶. MSB IS IGNORED
1 IF NECESSARY
1 AUTO INCREMENT AND DECREMENT IS ONLY POSSIBLE INSIDE INDIRECT CHAIN.
1 KL30 8/1/77

1v 1.5 Device I/O and interrupt sequence added. LS20.
1v 1.6 CODE 77 I/O WITH ACC ADDED

NOVA:=
1 (1 START POLM 1602 (AN/UYX-19)
1 DECLARE

MACRO BEGIN := 1 \$
MACRO END := 1 \$
MACRO INCR.PC := PC<0:15>+(PC<0:15>+1)<15:0> \$

Memory<0:65535><0:15>:	!Main Memory
PC<0:15>:	!Program Counter
MOP<0:15>:	!Memory Data Register
AC<0:3><0:15>:	!Accumulator Set
AC0<0:15> := AC<0><0:15>:	!Accumulator 0
AC1<0:15> := AC<1><0:15>:	!Accumulator 1
AC2<0:15> := AC<2><0:15>:	!Accumulator 2
AC3<0:15> := AC<3><0:15>:	!Accumulator 3
SP<0:15>:	!STACK POINTER
SL<0:15>:	!Stack Limit
STATUS<0:15>:	!Status of the computer
IRN<0>:=STATUS<0>:	!Interrupts ON
IRN<1>:=STATUS<1>:	!Branching Interrupt sequences ON
OVF<0>:=STATUS<2>:	!Overflow bit
CARRY<0>:=STATUS<3>:	!Carry bit
EM<0>:=STATUS<4>:	!Expanded Memory
EXMD<0>:=STATUS<5>:	!EXECUTIVE MODE
CPData<0:15>:	!CONTROL PANEL DATA LIGHTS
INTMSK<0:15>:	!INTERPUPT MASK
SWITCH<0:15>:	!CONSOLE SWITCHES

0

TEMP.NO.OP<0>:	!For No-ops
TEMP.OP<0:15>:	!TEMPARY ADDRESS REGISTER returns value
TEMP.MOP<0:15>:	!from EFFECTIVE ADDRESS CALCULATION.
TEMP.MOP<0:15>:	!TEMPARY Memory Data REGISTER transfers
TEMP.FcIn.op<0:16>:	!value to or from Memory.
TEMP.SHIFTER<0:16>:	!Temporary buffer at input of Shifts
TEMP.SHIFTER<0:16>:	!Temporary buffer at input
TEMP.REG<0:15>:	!of No Load/Load Switch
TEMP.REG<0:15>:	!TEMPARY REGISTER #0
TEMP.REG<0:15>:	!TEMPARY REGISTER #1
TEMP.DBL.REG<0:32>:	!TEMPARY DOUBLE REGISTER
TEMP.SIGN<0>:	!TEMPARY SIGN HOLDER
TEMP.SIGN<0>:	!TEMPARY SIGN HOLDER
TEMP.INDIRECT<0>:	!Save indirect bit #md15 7/1/77
TD<0:31>:	
TD<0:31>:	
SIGN<0>:	

```

!
! IN VIF REGISTERS
!
DEV.INPREG(0:15): !SOURCE FOR INPUT
DEV.OUTPREG(0:15): !DESTINATION FOR OUTPUT
DEV.NUMIDP(0:15): !DEVICE NUMBER OF INTERRUPTING DEVICE
DEV.IBIT(0:15): !INTERRUPT BIT FOR EACH BIT IN MASK WORD
!SET CAUSES INTERRUPT IF NOT MASKED

```

! RESOURCE MANAGEMENT

```

MSP(0:15): !MAP STATUS REGISTER
XMD<> := MSP(0): ! USER MODE (EXEC MODE COMP)
XEM<> := MSP(1): ! EXEC EXPANDED MEMORY
UEM<> := MSP(2): ! USER EXPANDED MEMORY
XMD<> := MSP(3): ! EXEC DATA MAP
UDM<> := MSP(4): ! USER DATA MAP
DMA<> := MSP(5): ! DMA MAP
P<> := MSP(6): ! USER R/W/EXECUTE PAGE PROTECTION
D<> := MSP(7): ! DEFER(INDIRECT) PROTECTION
IO<> := MSP(8): ! I/O PROTECTION
DP<> := MSP(9): ! DMA PROTECTION
! := MSP(10:12): ! RESERVED
USER(2:0):=MSP(13:15): ! USER OR LAST ACTIVE USER(2-7)

MVR(0:15): !MAP VIOLATION REGISTER
DMPE<> := MVR(0): ! DMA PROTECTION ERROR
EPE<> := MVR(1): ! EXEC PROTECTION ERROR
RPE<> := MVR(2): ! READ PROTECTION ERROR
WPE<> := MVR(3): ! WRITE PROTECTION ERROR
DPE<> := MVR(4): ! DEFER PROTECTION ERROR
IOPE<> := MVR(5): ! I/O PROTECTION ERROR
PRPE<> := MVR(6): ! PRIVILEGED INST PROTECTION ERROR
SCPE<> := MVR(7): ! VIOLATION OCCURED DURING SINGLE CYLE OP
! := MVR(8:12): ! RESERVED
USER(2:0):=MVR(13:15): ! LAST ACTIVE USER

```

MAPREG(0:511)(0:15): !MEMORY MAP REGISTER

```

MSI<>: !MAP SINGLE INSTRUCTION
MSD<>: !MAP SINGLE DATA
DATREF<>: !DATA REFERENCE
TEMP1<15:0>
TEMP2<15:0>
TEMP3<15:0>
NMAP(2:0):
PHYADR(0:19):
TRAP.INDX<3:0>:
VIRT.REAL:= !VIRTUAL TO REAL ADDRESS TRANSLATION
BEGIN
  !DECODE XMD<> =>
  NMAP(2:0) = 1: !EXECUTIVE MAP
  NMAP(2:0) = USER(2:0): !USER MAP
  !NEXT
  !IF MSI OR MSD AND DATREF =>
  NMAP(2:0) = USER(2:0) NEXT
  MSD = 0 NEXT MSI = 0
  !NEXT
  !DECODE EM(0) =>
  !A PHYADR(0:19) = MAPREG(NMAP(2:0)*64+TRAPOR(1:5))(0:0)(6:15)
  !   + TRAPOR(6:15)
  !A PHYADR(0:19) = MAPREG(NMAP(2:0)*64+TRAPOR(0:5))(0:0)(6:15)
  !   + TRAPOR(6:15)
  !
  !
  !END

```

READ.Memory:= ! Fill TMPADR with data in Memory location TMPADR.

```

BEGIN
  VIRT.REAL NEXT
  TMPADR(0:15) = MEMORY(PHYADR(0:19))(0:15)
  !END

```

WRITE.Memory:= ! Store TMPADR into Memory location TMPADR.

```

BEGIN
  VIRT.REAL NEXT
  MEMORY(PHYADR(0:19))(0:15) = TMPADR(0:15)
  !END

```

```

NOP:= BEGIN
  TRAP.NO.OP = TRAP.NO.OP
  !END

```

```

ILLEGAL:=
  BEGIN
  STOP 'Illegal instructions should be trapped'
  END;

P.DATA:=
  BEGIN
  DATREF = 1 NEXT
  READ.MEMORY NEXT
  DATREF = 0
  END;

W.DATA:=
  BEGIN
  DATREF = 1 NEXT
  WRITE.MEMORY NEXT
  DATREF = 0
  END;

! INCR.DECR.Memory
! INCR.DECR.Memory
! INCR.DECR.Memory

INCP.DECR.Memory:= 'Do the AUTOINCREMENT or AUTODECREMENT
of the special memory locations.
(ISTART INCP.DECR.Memory

  (DECODE TMPADR<12> => (Decrement(=0) or Increment(=1)
    (TMPADR<0:15>+(TMPADR<0:15> + 1)<15:0>))
    (TMPADR<0:15>+(TMPADR<0:15> - 1)<15:0>))
  )NEXT !END DECODE TMPADR<12>
  (WRITE.Memory)

) !END INCR.DECR.Memory
IA D R . F E T C H Uses Variables TMPADR<0:15>, TMPADR<0:15>, EM<0>.
IA D R . F E T C H Uses Routines READ.Memory, INCR.DECR.Memory.
IA D R . F E T C H

ADR.FETCH:= 'Take care of multiple Indirection. Return address
of data to be fetched.
(ISTART ADR.FETCH

  (IF ((TMPADR<0> EQL 1) AND (EM<0> EQL 0)) => Indirect?
  )
  LOOP1:= ( (READ.Memory)NEXT
    (TMPINDIRECT-TMPADR<0>)NEXT !Save indirect bit
  !see p 2-3 "How to Use the Nova Computers" Rev. 09, 1974 and 15 7/1/77
    (IF (TMPADR<1:11> EQL 1) =>
      !Is this an Increment or Decrement Memory location?
      (INCP.DECR.Memory) YES
      )NEXT !END IF (TMPADR<0:11> EQL 1)
      (TMPADR<0:15>+TMPADR<0:15>)NEXT
      (IF (TMPINDIRECT EQL 1) => !More Indirection?
        (
          (LOOP1)
        )
      )
      )END IF (TMPADR<0> EQL 1)
    )END LOOP1
  )
  )END IF TMPADR<0> EQL 1
) !END ADR.FETCH

IA D R . S E T U P Uses Variables MDR<5:15>, TMPADR<0:15>
I. AC2<1:15>, AC3<1:15>, PC<0:15>.
IA D R . S E T U P Uses NO Routines
IA D R . S E T U P

ADR.SETUP:= 'For multiple Indirection.
(ISTART ADR.SETUP
  (DECODE MDR<5:7> => !Decode Index Field
    (
      (TMPADR<0:15>+MDR<0:15>)
    )
    !PA= Page zero Addressing
    (
      (TMPADR<1:15>+MDR<0:15>)NEXT
      (IF (MDR<8> EQL 1) =>

```

```

      (TMPADR<0:7>)*FF)
    )NEXT !END IF (MOR<0> EQL 1)
    (TMPADR<0:15>=(PC<0:15> + TMPADR<0:15>)<15:0>)
    !!0! PC relative Addressing (with sign extension)
    ( (TMPADR<0:15>=MOR<0:15>)NEXT
      (IF (MOR<0> EQL 1) =>
        (TMPADR<0:7>)*FF)
      )NEXT !END IF (MOR<0> EQL 1)
      (TMPADR<0:15>=(AC2<0:15> + TMPADR<0:15>)<15:0>)
      !!10! Index with AC2 Addressing (with sign extension)
      ( (TMPADR<0:15>=MOR<0:15>)NEXT
        (IF (MOR<0> EQL 1) =>
          (TMPADR<0:7>)*FF)
        )NEXT !END IF (MOR<0> EQL 1)
        (TMPADR<0:15>=(AC3<0:15> + TMPADR<0:15>)<15:0>)
        !!11! Index with AC3 Addressing (with sign extension)
      )NEXT !END DECODE MOR<0:15>
      (IF MOR<5> => !Indirection?
        ( !EAD.Memory NEXT
          (IF (TMPADR<0:11> EQL 1) => !!Is this an Increment
            for Decrement Memory location?
            (INCR, DECR, Memory) !YES
          )NEXT !END IF (TMPADR<0:11> EQL 1)
          (TMPADR<0:15>=TMPADR<0:15>)NEXT
          (ADR, FETCH)
        )
      )
      !!END IF MOR<5>
    )!END ADR.SETUP

IS K I P Uses Variables MOR<13:15>, TMP.MD.OP<0>
      ! PC<0:15>, TMP.SHIFTER<0:16>.
IS K I P Uses NO Routines.
IS K I P

```

SKIP:= !>>> Handles the Skip operation specified by the SKIP field.

!START SKIP

```

      (DECODE MOR<13:15> => !Skip field
        ( (PC<0:15>=(PC<0:15> + 1)<15:0>)
          !! 1000! Never Skip
        )
        ( (PC<0:15>=(PC<0:15> + 2)<15:0>)
          !! 1001! Skip always
        )
        ( (DECODE (TMP.SHIFTER<0> EQL 0) =>
          (PC<0:15>=(PC<0:15> + 1)<15:0>))
          (PC<0:15>=(PC<0:15> + 2)<15:0>))
        )!END DECODE
        !!010! Skip if Carry = 0.
        ( (DECODE (TMP.SHIFTER<0> NEQ 0) =>
          (PC<0:15>=(PC<0:15> + 1)<15:0>))
          (PC<0:15>=(PC<0:15> + 2)<15:0>))
        )!END DECODE
        !!011! Skip if Carry = NOT 0.
        ( (DECODE (TMP.SHIFTER<1:16> EQL 0) =>
          (PC<0:15>=(PC<0:15> + 1)<15:0>))
          (PC<0:15>=(PC<0:15> + 2)<15:0>))
        )!END DECODE
        !!100! Skip if Result = 0.
        ( (DECODE (TMP.SHIFTER<1:16> NEQ 0) =>
          (PC<0:15>=(PC<0:15> + 1)<15:0>))
          (PC<0:15>=(PC<0:15> + 2)<15:0>))
        )!END DECODE
        !!101! Skip if Result = NOT 0.
        ( (DECODE ((TMP.SHIFTER<0> EQL 0) OR
          (TMP.SHIFTER<1:16> EQL 0))=>
          (PC<0:15>=(PC<0:15> + 1)<15:0>))
          (PC<0:15>=(PC<0:15> + 2)<15:0>))
        )!END DECODE
        !!110! Skip if Carry OR Result = 0.
        ( (DECODE ((TMP.SHIFTER<0> NEQ 0) AND
          (TMP.SHIFTER<1:16> NEQ 0))=>
          (PC<0:15>=(PC<0:15> + 1)<15:0>))
          (PC<0:15>=(PC<0:15> + 2)<15:0>))
        )!END DECODE
        !!111! Skip if Carry AND Result = NOT 0.
      )!END DECODE MOR<13:15>
    )!END SKIP

```

```

IN O L O A D . L O A D Uses Variables MOR<12>, CARRY<0>,
      ! TMP.SHIFTER<0:16>, AC1<0:31><0:15>.
IN O L O A D . L O A D Uses NO Routines.
IN O L O A D . L O A D

```

NOLOAD.LOAD:= !>>> Load the Destination and Carry if true.

(!START NOLOAD.LOAD

```
(IF MDR<12> EQL 0 => !Do we load?
  ( (CARRY<0>+TMP.SHIFTER<0>)) !YES
    (AC(MDR<3:4><0:15>+TMP.SHIFTER<1:16>))
  )
) !END IF MDR<12> EQL 0
```

);!END NOLOAD.LOAD

```
IS H I F T      Uses Variables MDR<0:8>, TMP.SHIFTER<0:16>,
!               tmp.fcfn.opt<0:16>
IS H I F T      Uses NO Routines
IS H I F T
```

SHIFT:= !>>> Take care of shift determined by shift op-code (SH)

(!START SHIFT

```
(DECODE MDR<8:9> => !SH field
  ( (TMP.SHIFTER<0:16>+tmp.fcfn.opt<0:16>))
  ) !00=NO SHIFT
  ( (TMP.SHIFTER<0:16>+tmp.fcfn.opt<0:16> IRL 1)
  ) !01=SHIFT left 1 position
  ( (TMP.SHIFTER<0:16>+tmp.fcfn.opt<0:16> IRR 1)
  ) !10=SHIFT right 1 position
  ( (TMP.SHIFTER<0>+tmp.fcfn.opt<0>);
    (TMP.SHIFTER<1:8>+tmp.fcfn.opt<9:16>);
    (TMP.SHIFTER<9:16>+tmp.fcfn.opt<1:8>))
  ) !11=SWAP bytes and pass Carry
) !END DECODE MDR<8:9>
```

);!END SHIFT

```
IA N D D      Uses Variables tmp.fcfn.opt<0:16>, CARRY<0>,
!               AC<0:3><0:15>, MDR<1:4>.
IA N D D      Uses NO Routines.
IA N D D
```

AND:= !>>> AND Source and Destination.
!>>> Pass answer and Carry bit to Shifter

(!START AND

```
tmp.fcfn.opt<0:16>+CARRY<0>+AC(MDR<1:2><0:15> AND
AC(MDR<3:4><0:15>))
```

);!END AND

```
IA D D      Uses Variables tmp.fcfn.opt<0:16>, AC<0:3><0:15>, MDR<1:4>,
!               CARRY<0>, OVF<0>, TMPOREG<0:15>, TMPIREG<0:15>.
IA D D      Uses NO Routines.
IA D D
```

ADD:= !>>> ADD the Source to the Destination and
!>>> take care of Carry and OVF bits. Make
!>>> the result available to Shifter.

(!START ADD

```
(TMPOREG<0:15>+AC(MDR<1:2><0:15>);
(TMPIREG<0:15>+AC(MDR<3:4><0:15>))NEXT
(tmp.fcfn.opt<0:16>+TMPOREG<0:15> + TMPIREG<0:15>))NEXT
(IF ((TMPOREG<0> EQL TMPIREG<0>) AND
  (TMPOREG<0> NEQ tmp.fcfn.opt<1>))=>
  (OVF<0>+1) !Take care of OverFlow
) !END IF
(DECODE tmp.fcfn.opt<0> => !Take care of the Carry bit.
  (tmp.fcfn.opt<0>+CARRY<0>);
  (tmp.fcfn.opt<0>+ NOT (CARRY<0>))
) !END DECODE tmp.fcfn.opt<0>
```

);!END ADD

```
IS U B Y R A C T      Uses Variables tmp.fcfn.opt<0:16>, AC<0:3><0:15>.
```



```

1      MDR<1:4>, CARRY<0>, DVF<0>, TMPOREG<0:15>, TMPIREG<0:15>,
ISUBT PACT      Uses NO Routines.
ISUBT PACT

```

```

SUBTRACT=      >>> Subtract the source from the Destination
                >>> and take care of the Carry bit. Make
                >>> the result available to the Shifter.
(ISTART SUBTRACT

```

```

    (TMPOREG<0:15>+AC(MDR<1:2>)<0:15>))
    (TMPIREG<0:15>+AC(MDR<3:4>)<0:15>))NEXT
    (tmp.fctn.opt<0:15>+ (TMPIREG<0:15> +
        (NOT(TMPOREG<0:15>) + 1))<16:0>))NEXT
    (IF ((TMPOREG<0> NEQ TMPIREG<0>) AND
        (TMPOREG<0> EQL tmp.fctn.opt<1>))=)
        (DVF<0>+1)      !Take care of OVerFlow
    )!END IF
    (DECODE tmp.fctn.opt<0> =)      !Take care of Carry bit.
        (tmp.fctn.opt<0>+CARRY<0>);
        (tmp.fctn.opt<0>+ NOT (CARRY<0>))
    )!END DECODE tmp.fctn.opt<0>

```

```

) !END SUBTRACT

```

```

ADDCOMPLEMENT      Uses Variables tmp.fctn.opt<0:15>,
1      AC<0:3><0:15>, MDR<1:4>, CARRY<0>,
1      DVF<0>, TMPOREG<0:15>, TMPIREG<0:15>,
ADDCOMPLEMENT      Uses NO Routines.
ADDCOMPLEMENT

```

```

ADDCOMPLEMENT=      >>> Complement the Source then
                >>> Add it to the Destination and
                >>> make it available to the Shifter.
                >>> Also take care of the Carry and OVerFlow.

```

```

(ISTART ADDCOMPLEMENT

```

```

    (TMPOREG<0:15>+AC(MDR<1:2>)<0:15>))
    (TMPIREG<0:15>+AC(MDR<3:4>)<0:15>))NEXT
    tmp.fctn.opt<0:15>+ ( NOT (TMPOREG<0:15>)) + TMPIREG<0:15> NEXT
    (IF ((TMPOREG<0> NEQ TMPIREG<0>) AND
        (TMPOREG<0> EQL tmp.fctn.opt<1>))=)
        (DVF<0>+1)      !Take care of OVerFlow
    )!END IF
    (DECODE tmp.fctn.opt<0> =)      !Take care of the Carry bit.
        (tmp.fctn.opt<0>+CARRY<0>);
        (tmp.fctn.opt<0>+ NOT (CARRY<0>))
    )!END DECODE tmp.fctn.opt<0>

```

```

) !END ADDCOMPLEMENT

```

```

INCPMENT      Uses Variables tmp.fctn.opt<0:15>, AC<0:3><0:15>,
1      MDR<1:2>, CARRY<0>, DVF<0>, TMPOREG<0:15>.
INCPMENT      Uses NO Routines.
INCPMENT

```

```

INCREMENT=      >>> Increment the Source, and pass it and
                >>> the resultant Carry to the Shifter.

```

```

(ISTART INCREMENT

```

```

    (TMPOREG<0:15>+AC(MDR<1:2>)<0:15>))NEXT
    tmp.fctn.opt<0:15>+TMPOREG<0:15>+1 NEXT
    (IF (TMPOREG<0:15> EQL #77777)=)      (!Will an OVerFlow occur?)
        (DVF<0>+1)      !yes
    )!END IF (TMPOREG<0:15> EQL #77777)
    (DECODE tmp.fctn.opt<0> =)      !Take care of the Carry bit.
        (tmp.fctn.opt<0>+CARRY<0>);
        (tmp.fctn.opt<0>+ NOT (CARRY<0>))
    )!END DECODE tmp.fctn.opt<0>

```

```

) !END INCREMENT

```

```

1      MOVE      Uses Variables tmp.fctn.opt<0:15>, CARRY<0>,
1      AC<1:2><0:15>, MDR<1:2>.
1      MOVE      Uses NO Routines.
1      MOVE

```

```

MOVE=      >>> Move the Source and Carry to the Shifter.

```

(ISTART MOVE

(tmp.fctn.opt<0:16>+CARRY<0>+AC(MDR<1:2><0:15>

)IEND MOVE

IN E G A T E Uses Variables (tmp.fctn.opt<0:16>, AC<1:2><0:15>,
| MDR<1:2>, CARRY<0>, DVF<0>, TMPREG<0:15>.
IN E G A T E Uses NO Routines.
IN E G A T E

NEGATE:= ())) Negate the source and put in tmp.fctn.opt

(ISTART NEGATE

(TMPREG<0:15>+AC(MDR<1:2><0:15>)+NEXT
(tmp.fctn.opt<0:16>+ (NOT (TMPREG<0:15>)) + 1)NEXT
(IF (TMPREG<0:15> EQL '1000000000000000)=) (Will we get an overflow?
(OUT<0>+1) Yes
)IEND IF
(DECODE tmp.fctn.opt<0> => (Take care of the Carry bit.
(tmp.fctn.opt<0>+CARRY<0>))
(tmp.fctn.opt<0>+ NOT (CARRY<0>))
)IEND DECODE tmp.fctn.opt<0>

)IEND NEGATE

IC O M P L E M E N T Uses Variables (tmp.fctn.opt<0:16>, AC<1:2><0:15>,
| MDR<1:2>, CARRY<0>.
IC O M P L E M E N T Uses NO Routines.
IC O M P L E M E N T

COMPLEMENT:= ())) Complement the Source and put the
| ())) result and the Carry bit at the
| ())) input of the Shifter.

(ISTART COMPLEMENT

(tmp.fctn.opt<0:16>+CARRY<0>+ (NOT (AC(MDR<1:2><0:15>))

)IEND COMPLEMENT

IC A R R Y . S E T U P Uses Variables MDR<10:11>, TMP.NO.OP<0>, CARRY<0>.
IC A R R Y . S E T U P Uses NO Routines.
IC A R R Y . S E T U P

CARRY.SETUP:= ())) Initialize the Carry bit.

(ISTART CARRY.SETUP

(DECODE MDR<10:11> => (Decode set up options.
(NOP) 100=Leave as is.
(CARRY<0>+0) 101=Clear initially.
(CARRY<0>+1) 110=Set initially.
(CARRY<0>+ (NOT (CARRY<0>))) 111=Complement its present value.
)IEND DECODE MDR<10:11>

)IEND CARRY.SETUP

| SOME OF THOSE RESOURCE MANAGEMENT INSTRUCTIONS

PUSH.STACK:=BEGIN (PUSH TMPADR ONTO STACK
 TMPADR = (SP - 1)<15:0> NEXT
 SP = TMPADR NEXT
 (DECODE TMPADR<0:15> LSS #420 =>
 N0 WRITE MEMORY
 N1 BEGIN
 (ON<0>+A) TMPADR+PC) TMPADR+44 NEXT
 WRITE MEMORY NEXT
 TMPADPP+445 NEXT
 READ MEMORY NEXT
 PC+TMPADR NEXT
 BAILOUT TEXEC
 END
)
END

BYSTRAP:=BEGIN (SYSTEM TRAP SEQUENCE
 (IMP) = MSR
 TEMP2 = SP

```

TEMP3 = SL NEXT
( IF NOT XMO =>
    XMO = 1 : SXMO = 1 : XMOC = 0 NEXT
    TMPADR = 3 NEXT
    READ MEMORY NEXT
    TMPADR = (TMPADR + 4)<15:0> NEXT
    READ MEMORY NEXT
    SP = TMPADR NEXT
    TMPADR = (TMPADR + 1)<15:0> NEXT
    READ MEMORY NEXT
    SL = TMPADR
) NEXT
TMPADR = TEMP3 NEXT
PUSH STACK NEXT
TMPADR = TEMP2 NEXT
PUSH STACK NEXT
TMPADR = TEMP1 NEXT
PUSH STACK NEXT
TMPADR = PC NEXT
PUSH STACK NEXT
TMPADR = 5 NEXT
READ MEMORY NEXT
PUSH STACK NEXT
TMPADR = 2 NEXT
READ MEMORY NEXT
TMPADR = (TMPADR + TRAP.INDEX<3:0><15:0>) NEXT
READ MEMORY NEXT
TMPADR = TMPADR NEXT
ADR FETCH NEXT
PC = TMPADR
END)

CKPPV = BEGIN
    IF XMOC =>
        PRPE = 1 NEXT
        TRAP.INDEX = 2 NEXT
        SYSTRAP NEXT
        BAILOUT ARITHMETIC.OR.LOGIC
    END)

WRMAP = BEGIN
    CKPPV NEXT
    TEMP1 = AC0: TEMP2 = AC1: TMPADR = AC2 NEXT
    (DECODE TEMP1<6> =>
        TEMP1 = TEMP1<2:0>*64 + TEMP1<15:10>
        (BAILOUT WRMAP)
    ) NEXT
    WRMAP1 = (IF TEMP2 GTP 0 =>
        READ MEMORY NEXT
        MAPREG(TEMP1<0:0>) = TMPADR NEXT
        TMPADR = (TMPADR + 1)<15:0>
        TEMP1 = (TEMP1 + 1)<15:0>
        TEMP2 = (TEMP2 - 1)<15:0> NEXT
        WRMAP1
    )
    END)

RDMAP = BEGIN    (READ MAP FILE
    CKPPV NEXT
    TEMP1 = AC0: TEMP2 = AC1: TMPADR = AC2 NEXT
    (DECODE TEMP1<6> =>
        TEMP1 = TEMP1<2:0>*64 + TEMP1<15:10>
        (BAILOUT RDMAP)
    ) NEXT
    RDMAP1 = (IF TEMP2 GTP 0 =>
        TMPADR = MAPREG(TEMP1<0:0>) NEXT
        WRITE MEMORY NEXT
        TMPADR = (TMPADR + 1)<15:0>
        TEMP1 = (TEMP1 + 1)<15:0>
        TEMP2 = (TEMP2 - 1)<15:0> NEXT
        RDMAP1
    )
    END)

WRMPD = BEGIN    (WRITE SINGLE WORD
    CKPPV NEXT
    TMPADR = AC0 NEXT
    MAPREG(TEMP1<13:15>*64+TMPADR<0:5><0:0><0:15> + AC1<0:15>)
    END)

RDMPD = BEGIN    (READ SINGLE WORD
    CKPPV NEXT
    TMPADR = AC0 NEXT
    AC1<0:15> = MAPREG(TEMP1<13:15>*64+TMPADR<0:5><0:0><0:15>)
    END)

```

```

WMSP:= BEGIN  IWRITE MAP STATUS REGISTER
COPPU NEXT
UIM = AC(MDP(3:4))<2>
MSP(4:15) = AC(MDP(3:4))<4:15> NEXT
MVP(13:15) = MSP(13:15)
END

RMSR:= BEGIN  IREAD MAP STATUS REGISTER
COPPU NEXT
AC(MDP(3:4))<0:15> = MSP(0:15)
END

RMVR:= BEGIN  IREAD MAP VIOLATION REGISTER
COPPU NEXT
AC(MDP(3:4))<0:15> = MVR(0:15)
END

CMVR:= BEGIN  ICLEAR MAP VIOLATION REGISTER
COPPU NEXT
MVR(1:7) = 0
END

CDMA:= BEGIN  ICLEAR DMA VIOLATION
COPPU NEXT
MVR(8) = 0
END

RLAF:= BEGIN  IREAD LAST ADDRESS FILE
COPPU NEXT
NOP
END

EXMAP:= BEGIN  IENABLE EXECUTIVE DATA MAP
COPPU NEXT
XMD = 1 ; SXMD = 1 ; XMDC = 0
END

DXMAP:= BEGIN  IDISABLE EXECUTIVE DATA MAP
COPPU NEXT
XMD = 0 ; SXMD = 0 ; XMDC = 1
END

MAPSI:= BEGIN  IMAP SINGLE INSTRUCTION
COPPU NEXT
MSI = 1 NEXT
BAILOUT IEXEC
END

MAPSD:= BEGIN  IMAP SINGLE DATA
COPPU NEXT
MSD = 1 NEXT
BAILOUT IEXEC
END

RMST:= BEGIN  IREAD REMOTE MEMORY CHASSIS STATUS
COPPU NEXT
NOP
END

UJMP:= BEGIN  IEXECUTIVE TO USER JUMP
COPPU NEXT
XMDC = 0 ; XMD = 1 ; SXMD = 1 ;
FM = UIM ;
MVR(1:7) = 0 ;
PC(0:15) = AC(MDP(3:4))<0:15>
END

ELUB:= BEGIN  IEXECUTIVE TO USER BRANCH
COPPU NEXT
TMPADR(0:15) = AC(0:15) NEXT
READ.MEMORY NEXT
PC(0:15) = TMPADR(0:15) NEXT
TMPADR(0:15) = (TMPADR(0:15) + 1)<15:0> NEXT
READ.MEMORY NEXT
SP(0:15) = TMPADR(0:15) NEXT
TMPADR(0:15) = (TMPADR(0:15) + 1)<15:0> NEXT
READ.MEMORY NEXT
MSP(0:15) = TMPADR(0:15) NEXT
TMPADR(0:15) = (TMPADR(0:15) + 1)<15:0> NEXT
READ.MEMORY NEXT
SI(0:15) = TMPADR(0:15) NEXT
XMDC = 1 ; XMD = 0 ; SXMD = 0 NEXT
MVR(1:7) = 0 NEXT
FM = UIM
END

```

```
ECALL= BEGIN EXECUTIVE CALL
        TRAP.INDEX = 1 NEXT
        SYSTRAP
        END
```

```
TRAP= BEGIN SYSTEM TRAP
        TRAP.INDEX = AC(MDR<3:4>)<12:15> NEXT
        SYSTRAP
        END
```

```
! ARITHMETIC.or.LOGIC Uses Variables MDR<5:7>.
! ARITHMETIC.or.LOGIC Uses Routines CARRY, SETUP, COMPLEMENT, NEGATE, MOVE,
! INCREMENT, ADDCOMPLEMENT, SUBTRACT, ADD, AND,
! SHIFT, MLOAD, LOAD, SKIP.
! ARITHMETIC.or.LOGIC
```

ARITHMETIC.or.LOGIC= >>> Take care of Arithmetic or Logic functions and Increment PC.

(1START ARITHMETIC.or.LOGIC

```
    (if(mdr<1:15> eq) #03240)=> WD15 7/12/77
    FNG= (1start floating point negate (=ADDR 0.0)
          (mpdoublereg<0:32>=>(not(ac<0:15>)&ac<0:15>+1)<3:10> next
          ac<0:15>=>(mpdoublereg<1:15>)
          ac<0:15>=>(mpdoublereg<17:32> next
          INCR.PC NEXT
          bailout arithmetic.or.logic
          )and floating point negate
    ) next lend if
```

(=====PMU Resource Management Unit WD15 7/13/77=====

```
    (if(mdr<1> eq) 0) and (mdr<5:15> eq) #1130)=>
    begin (PMU decode WD15 7/13/77
          INCR.PC NEXT
          (decode mdr<2:4>)=>
            WPMAP;
            PDMAP;
            WPMPI;
            PDMPI;
            CMVR;
            CDMA;
            MAPSI;
            MAPSD;
          ) next lend decode
          bailout arithmetic.or.logic
    end (PMU decode
    ) next lend if
```

```
    (if mdr<5:15> eq) #1110)=>
    begin (PMU decode WD15 7/13/77
          INCR.PC NEXT
          (decode mdr<1:2>)=>
            PMGP;
            WMSR;
            PMVR;
            UJMP;
          ) next lend decode
          bailout arithmetic.or.logic
    end (PMU decode
    ) next lend if
```

```
    (if(mdr<1:2> eq) '10) and (mdr<5:15> eq) #11300)=>
    begin (PMU decode WD15 7/13/77
          INCR.PC NEXT
          (decode mdr<3:4>)=>
            EXMAP;
            DXMAP;
            RMSI;
            nop unused
          ) next lend decode
          bailout arithmetic.or.logic
    end (PMU decode
    ) next lend if
```

```
    (if(mdr<1:2> eq) '01) and (mdr<5:15> eq) #0110)=>
    begin (PMU decode WD15 7/13/77
          TRAP next
          bailout arithmetic.or.logic
    end (PMU decode
    ) next lend if
```

-----end of PHU decodes-----

```

(CARRY,SET)NEXT
(Decode MDR<5:7> =>
    (COMPLEMENT))
    (NEGATE))
    (MOVE))
    (INCREMENT))
    (ADDCOMPLEMENT))
    (SUBTRACT))
    (ADD))
    (AND))
)NEXT (END DECODE MDR<5:7>
(SHIFT)NEXT
(NOLoad,LOAD)NEXT
(SKIP)
    !Take care of setting up the Carry bit.
    !Decode op-code determining Function Generator
    ! action (function stores answer in temp.fctn.opt
    ! and takes care of Carry bit.
    !000=Complement Source
    !001=Negate Source
    !010=Move Source
    !011=Increment Source
    !100=Add the Complemented Source to the Destination
    !101=Subtract the Source from the Destination
    !110=Add the Source to the Destination
    !111=AND the Source to the Destination

    !Take care of Shifter op-code
    !Load the Destination if we are suppose to.
    !Take care of Skip op-code and Increment Program Counter

```

);END ARITHMETIC,or,LOGIC

!;/O INSTRUCTIONS

INDEV:= (AC(MDR<3:4>) + DEV.INREG);

OUTDEV:= (DEV.OUTREG + AC(MDR<3:4>));

```

I INPUT, OUTPUT
I INPUT, OUTPUT
I INPUT, OUTPUT

```

INPUT,OUTPUT:= >>> I/O stuff, (and all the hacks)

!!!!!! This is the section of the machine that was thrown in after
 !!!!!!(the original NOVA was designed. As such, it is a very
 !!!!!!dirty part of the ISP description.

(START INPUT,OUTPUT

!START MEMORY TO ACCUMULATOR INSTRUCTIONS

(IF (MDR<5:6> NEQ '11) AND ((MDR<7>MDR<10:15>) EQL '100000)))=>

```

(
    (IF MDR<5:6> EQL '00 =>
        ( (TMPMDR<0:15>+(TMPMDR<0:15> + 1)<15:0>))NEXT
        (READ.Memory)NEXT
        (TMPMDR<0:15>+TMPMDR<0:15>))NEXT
        (R.DATA)
    )
)NEXT (END IF MDR<5:6> EQL '00

(
    (IF MDR<5:6> EQL '01 =>
        ( (TMPMDR<0:15>+(TMPMDR<0:15> + 1)<15:0>))NEXT
        (READ.Memory)NEXT
        (TMPMDR<0:15>+(TMPMDR<0:15> + AC<0:15>)<15:0>))NEXT
        (R.DATA)
    )
)NEXT (END IF MDR<5:6> EQL '01

(
    (IF MDR<5:6> EQL '10 =>
        ( (TMPMDR<0:15>+(TMPMDR<0:15> + 1)<15:0>))NEXT
        (READ.Memory)
    )
)NEXT (END IF MDR<5:6> EQL '10

```

(DECODE MDR<8:9> =>

```

LDFN:= (
    (AC(MDR<3:4>)<0:15>+TMPMDR<0:15>))
);
ADFN:= (
    (
        !LDFN LOAD FROM NEXT
        !ADFN ADD (-on next

```

```

(TMPREG<0:15>+AC(MDR<3:4>)<0:15>))NEXT
(
    (IF ((TMPREG<0> EQL TMPMDR<0>) AND (TMPMDR<0> NEQ (TMPMDR<0:15> + TMPREG<0:15>)<15:0>)))=>
        (OVT<0>=1)
        !Yes we have an Overflow
    )
    (AC(MDR<3:4>)<0:15>+TMPMDR<0:15> + TMPREG<0:15>)<15:0>))
)

```


[illegible]


```

      (MOP<0:15>:=TMPMOP<0:15>+1)
      (MOP<0:15>:=TMPMOP<0:15>+1)
    )
  )END DECODE MOP<0:9>
  (INCR.PC)
  NEXT BAILOUT INPUT OUTPUT
)
) NEXT End If
)END PART 4 OF 4 SINGLE WORD INSTRUCTIONS WITH ACCUMULATOR (IN BITS 3-4)
)START PART 1 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
  (IF (MOP<3:7>:=MOP<0:15>) EQL '00000000001)=>
  (
    (DECODE MOP<0:9>:=)
    CLEM:= ( (EM<0>:=0) ) 1CLEM CLEAR EXPANDED MEMORY FLAG
            (INCR.PC)
            )
    STEM:= ( (EM<0>:=1) ) 1STEM SET EXPANDED MEMORY FLAG
            (INCR.PC)
            )
    PRT:= ( (TMPMOP<0:15>:=SP<0:15>)NEXT 1PRT POP AND RETURN
            (SP<0:15>:= (SP<0:15> + 1)<15:0>)NEXT
            (PC<0:15>:=TMPMOP<0:15>)
            )
    RTFN:= ( (TMPMOP<0:15>:=SP<0:15>) 1RTFN RETURN FROM NESTED INTERRUPT
            (SP<0:15>:= (SP<0:15> + 1)<15:0>)NEXT
            (PC<0:15>:=TMPMOP<0:15>)
            (TMPMOP<0:15>:=5) 1INTMSK + TMPMOP NEXT
            (WRITE.Memory)NEXT
            (TMPMOP<0:15>:=SP<0:15>)
            (SP<0:15>:= (SP<0:15> + 1)<15:0>)NEXT
            (PC<0:15>:=TMPMOP<0:15>)
            )
    )END DECODE MOP<0:9>
    NEXT BAILOUT INPUT OUTPUT
  )
) NEXT End If
)END PART 1 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
)START PART 2 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
  (IF (MOP<3:15> EQL '0010011000001) OR (MOP<3:15> EQL '0011100000001))=>
  (
    (IF MOP<3:15> EQL '0010011000001)=> 1DSPU Display data in control panel
    ( (CPDATA<0:15>:=AC<0:15>) )
    (INCR.PC)
    )
    )END IF MOP<3:15> EQL '0010011000001'
    (IF MOP<3:15> EQL '0011100000001')=> 1TCO TEST AND CLEAR OVERFLOW
    ( (DECODE OVF<0>:=)
      ( (PC<0:15>:= (PC<0:15> + 2)<15:0>) )
      )
      ( (OVF<0>:=0) )
      (INCR.PC)
      )
    )END DECODE OVF<0>
    )END IF MOP<3:15> EQL '0011100000001'
    NEXT BAILOUT INPUT OUTPUT
  )
) NEXT End If
)END PART 2 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
)START PART 3 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
  (IF (MOP<3:8>:=MOP<0:15>) EQL '001111000001)=>
  (
    (DECODE MOP<0:9>:=)
    STISZ:= ( (TMPMOP<0:15>:=SP<0:15>)NEXT 1STISZ Increment top element of stack, skip if zero
            (PC<0:15>:=TMPMOP<0:15>)NEXT
            (TMPMOP<0:15>:= (TMPMOP<0:15> + 1)<15:0>)NEXT
            (WRITE.Memory)
            (DECODE (TMPMOP<0:15> EQL 0) )
            (INCR.PC)
            )
            ( (PC<0:15>:= (PC<0:15> + 2)<15:0>) )
            )
    )END DECODE (TMPMOP<0:15> EQL 0)
    )
    PST:= ( (TMPMOP<0:15>:= (SP<0:15> - 1)<15:0>)NEXT 1PST PUSH STATUS ONTO STACK
            (SP<0:15>:=TMPMOP<0:15>)
            (TMPMOP<0:15>:=STATUS<0:15>)NEXT
            (WRITE.Memory)
            (IF TMPMOP<0:15> LSS #420 => 1Stack overflow?
              ( (ON<0>:=0) )
              (TMPMOP<0:15>:=PC<0:15>)
              (TMPMOP<0:15>:=44)NEXT
              (WRITE.Memory)
              (TMPMOP<0:15>:=44)NEXT
            )
            )
  )
)

```

```

    (PC(0:15) > TMPMDR(0:15)) NEXT
    (BAIL OUT INPUT, OUTPUT)
  )
  NEXT IEND IF TMPADR(0:15) LSS #420
  (INCR, PC)
)
)END DECODE MDR(9)
NEXT BAIL OUT INPUT, OUTPUT
)
) NEXT IEND IF
)END PART 3 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
)START PART 4 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
  (IF (MDR(3:15) EQL '110011000001')=)
  (
    (DECODE MDR(4)=)
    STIBN:= ( (IBN(0)>1) ) STIBN Set interrupt branch/nest flag
    )
    CLIBN:= ( (IBN(0)>0) ) CLIBN Clear interrupt branch/nest flag
    )
    )END DECODE MDR(4)
    (INCR, PC)
    NEXT BAIL OUT INPUT, OUTPUT
  )
  ) NEXT IEND IF
)END PART 4 OF 4 SINGLE WORD INSTRUCTIONS WITH NO ARGUMENTS
  (IF (MDR(3:15) EQL '001101000001')=)
  PUSH:= ( (TMPMDR(0:15) > (TMPADR(0:15) + 2) < 15:0) ) NEXT IPJS Push and jump to subroutine
    (TMPPOREG(0:15) > (TMPADR(0:15) + 1) < 15:0) ) NEXT
    )
    (TMPADR(0:15) > (SP(0:15) - 1) < 15:0) ) NEXT
    (SP(0:15) > TMPADR(0:15))
    (WRITE, Memory) NEXT
    (IF TMPADR(0:15) LSS #420 => ) Stack overflow?
    ( (ION(0)>0) )
    (TMPMDR(0:15) > PC(0:15))
    (TMPADR(0:15) > #44) NEXT
    (WRITE, Memory) NEXT
    (TMPADR(0:15) > #45) NEXT
    (PC(0:15) > TMPMDR(0:15)) NEXT
    (BAIL OUT INPUT, OUTPUT)
  )
  ) NEXT IEND IF TMPADR(0:15) LSS #420
  (TMPADR(0:15) > TMPPOREG(0:15)) NEXT
  (PC(0:15) > TMPMDR(0:15))
  NEXT BAIL OUT INPUT, OUTPUT
)
) NEXT IEND IF
  (IF (MDR(3:15) EQL '011001100001')=)
  FS:= ( (TMPADR(0:15) > (TMPADR(0:15) + 1) < 15:0) ) NEXT IFS File search
    (PC(0:15) > TMPADR(0:15))
    (TMPADR(0:15) > TMPADR(0:15))
    (TMPPIREG(0:15) > AC2(0:15)) NEXT
  )
  LOOP2:= (
    (IF (AC3(0:15) EQL TMPPIREG(0:15))=)
    ( (PC(0:15) > (PC(0:15) + 2) < 15:0) )
    (BAIL OUT INPUT, OUTPUT)
  )
  ) NEXT IEND IF (AC3(0:15) EQL TMPPIREG(0:15))
  (TMPPIREG(0:15) > (TMPPIREG(0:15) + 1) < 15:0) NEXT
  (TMPADR(0:15) > TMPPIREG(0:15)) NEXT
  (PC(0:15) > TMPADR(0:15))
  (IF (AC0(0:15) LEQ TMPMDR(0:15) AND TMPPOREG(0:15) LEQ AC1(0:15))=)
  ( (PC(0:15) > (PC(0:15) + 3) < 15:0) ) NEXT
  (BAIL OUT INPUT, OUTPUT)
  )
  ) NEXT IEND IF (AC0(0:15) LEQ TMPMDR(0:15) AND (TMPMDR(0:15) LEQ AC1(0:15))=)
  (AC2(0:15) > TMPPIREG(0:15)) NEXT
  (LOOP2)
)END LOOP2
NEXT BAIL OUT INPUT, OUTPUT
)
) NEXT IEND IF
)START PART 1 of 3 CODE-77 IO WITHOUT ACCUMULATOR
  (IF (MDR(3:4) > MDR(10:15) EQL '00111111' AND (MDR(5:9) GEQ '11' AND MDR(5:9) LEQ '1111')=)
  )
  (IF (MDR(5:9) EQL '11')=)
  INTEN:= ( (ION(0)>1) ) (INTEN Interrupt enable)
  )

```

```

      (INCR,PC)
    )
  )END IF (MDR<5:9> EQL '1')=>
  IF (MDR<5:9> EQL '10')=>
INTDS:= ( (ION<0>='0')
      (INCR,PC)
    )
  )END IF (MDR<5:9> EQL '1')=>
  IF (MDR<5:9> EQL '11')=>
CLPD:= ( (CPDATA<0:15>='0')
      (INCR,PC)
    )
  )END IF (MDR<5:9> EQL '1')=>
  NEXT BAILOUT INPUT,OUTPUT
) NEXT IEND of IF
IEND PART 1 of 3 CODE-77 IO WITHOUT ACCUMULATOR

```

```

ISTART PART 2 of 3 CODE-77 IO WITHOUT ACCUMULATOR
  IF ((MDR<3:15> EQL '001010111111) OR (MDR<3:15> EQL '001100111111))=>
  (
    IF (MDR<5:9> EQL '1010')=>
      ( (ION<0>='0')
        (INCR,PC)
      )
    )END IF (MDR<5:9> EQL '1010')
    IF (MDR<5:9> EQL '1100')=>
      ( (INCR,PC) NEXT
        (STOP)
      )
    )END IF (MDR<5:9> EQL '1100')
    NEXT BAILOUT INPUT,OUTPUT
  )
  ) NEXT IEND of IF
IEND PART 2 of 3 CODE-77 IO WITHOUT ACCUMULATOR

```

```

ISTART PART 3 of 3 CODE-77 IO WITHOUT ACCUMULATOR
  IF (MDR<3:7>=MDR<10:15> EQL '0011111111')=>
  (
    (DECODE MDR<8:9> =>
      SKPBN.CPU:= ( (DECODE (ION<0> EQL '1')=>
          (INCR,PC)
        )
      )
      ( (PC<0:15>=(PC<0:15> + 2)<15:0>)
      )
    )END DECODE (ION<0> EQL '1')
  )
  ( (DECODE (ION<0> EQL '0')=>
      (INCR,PC)
    )
    ( (PC<0:15>=(PC<0:15> + 2)<15:0>)
    )
  )END DECODE (ION<0> EQL '1')
  )
  ( (INCR,PC)
  )
  SKPDN.CPU:= ( (PC<0:15>=(PC<0:15> + 2)<15:0>)
  )
  SKPDZ.CPU:= ( (PC<0:15>=(PC<0:15> + 2)<15:0>)
  )
  )END DECODE MDR<8:9>
  NEXT BAILOUT INPUT,OUTPUT
)
) NEXT IEND of IF
IEND PART 3 of 3 CODE-77 IO WITHOUT ACCUMULATOR

```

```

ISTART CODE 77 I/O WITH ACCUMULATOR
  IF MDR<10:15> EQL #77 =>
    (DECODE MDR<5:7>=>
      (BAILOUT INPUT,OUTPUT)
      (AC(MDR<3:4>)-SWITCH)
      (BAILOUT INPUT,OUTPUT)
      (AC(MDR<3:4>)-DEV.NUMBER)
      (INTMSK = AC(MDR<3:4>))
      (BAILOUT INPUT,OUTPUT)
      (BAILOUT INPUT,OUTPUT)
      (BAILOUT INPUT,OUTPUT)
    )
  )NEXT
  PC = (PC<1><15:0>)
  (DECODE MDR<8:9> =>

```

```

      (R01 OUT INPUT OUTPUT)
      ION = 1
      ION = 0
      LDATA = 0
    NEXT
  (R01 OUT INPUT OUTPUT)
  ) END CODE 77 I/O WITH ACCUMULATOR
  (*****FLOATING POINT ISPL (IMPLEMENTED AS FIXED POINT)*****
  (1682 optional) extended instruction set - floating point instructions
  (***** WD15 7/9/77 *****

  (if(mdr<5:7> eq '100) and (mdr<10:15> eq 0)=)
  (start floating point arithmetic
  (mpadr<0:15>=(mpadr<0:15>+1)<15:0> next
  PEAD Memory next
  (mpadr<0:15>=(mpadr<0:15> next
  P.DATA next
  (d<0:15>=(mpadr<0:15> next
  (mpadr<0:15>=(mpadr<0:15>+1)<15:0> next
  P.DATA next
  (d<16:31>=(mpadr<0:15> next
  (decode mdr<0:8>=)
  FAD:= (mpdoublereg<0:32>=(d<0:31> + ac<0:15>=ac<0:15><32:0>))
  FSB:= (mpdoublereg<0:32>=(ac<0:15>=ac<0:15> MINUS (d<0:31><32:0>))
  FMP:= BEGIN
        (d<0:31> = ac<0:15>=ac<0:15> next
        sign = d<0:0> XOR d<1:0> next
        (if d<0:0> =) d<0:0:31> = (MINUS (d<0:31><31:0>))
        (if d<1:0> =) d<1:0:31> = (MINUS (d<0:31><31:0>)) NEXT
        (mpdoublereg<0:32> = (ITD0 + TD1) 15P0 16)<31:0> NEXT
        (if sign =) (mpdoublereg<0:32> = (MINUS (mpdoublereg<0:31:0>))
        END
  FDU:= BEGIN
        (if d<0:31> eq 0 =)
        (ovf<0>=1) INCR.PC next
        bailout input.output) divide by 0
        ) next lend if
        (d<0:31>= ac<0:15>=ac<0:15> next
        sign = d<0:0> XOR d<1:0> NEXT
        (if d<0:0> =) d<0> = (MINUS (d<0:31><31:0>))
        (if d<1:0> =) d<1> = (MINUS (d<0:31><31:0>)) NEXT
        (mpdoublereg = ((d<0:15:0>) / (d<1><31:0>)) NEXT
        (if sign =) (mpdoublereg = (MINUS (mpdoublereg<1:32><31:0>))
        END
  ) NEXT
  ac<0:15>=(mpdoublereg<1:16>)
  ac<0:15>=(mpdoublereg<17:32> next
  (decode mdr<3:4>=)
  (NOP) ; no operation
  (if (mpdoublereg<1> eq 0)=(INCR.PC)) ; skip on positive
  (if (mpdoublereg<1> eq 1)=(INCR.PC)) ; skip on negative
  (NOP) ; normalize(not implemented)
  ) next lend decode
  pr<0:15>=(pc+2)<15:0> next
  bailout input.output
  )lend floating point arithmetic
  ) next lend if

  (if(mdr<5:7> eq '101) and (mdr<10:15> eq 0)=)
  (start floating point conversion
  (decode mdr<0:8>=)
  FLD:= (NOP) ; float num in ac<0:ac>(not implemented)
  FIX:= (NOP) ; fix " " " " "
  FNM:= (NOP) ; normalize num in " " "
  (NOP) ; unused instr
  ) next lend decode
  (decode mdr<3:4>=)
  (NOP) ; no operation
  (if(ac<0> eq 0)=(INCR.PC)) ; skip on positive
  (if(ac<0> eq 1)=(INCR.PC)) ; skip on negative
  (NOP) ; normalize(not implemented)
  ) next lend decode
  INCR.PC NEXT
  bailout input.output
  )lend floating point conversion
  ) next lend if

  (*****PMU Resource Management Unit (R01M 1686)*****

  (if(mdr<3:7> eq '00111) and (mdr<10:15> eq 0)=)

```

```

begin IPMU decode MD15 7/13/77
  INCR.PC NEXT
  (decode mdr<8:9>=)
    nop:          Unused Instr
    RIM:
    LIM:
    ECAL:
  ) next lend decode
  bailout input.output
end IPMU decode
) next lend if

=====Catch Illegal Instructions=====

  (if (MDR<8:7> eq '10) and (MDR<10:15> eq 0)=> illegal) next
    IDDA, Device Address(DA)=00 and DOC, DA=00

  (if (MDR<3:7> eq '0011) and (MDR<10:15> eq 0)=> illegal) next
    ISKPBZ 00, SKPBZ 00, SKPDN 00 and SKPDZ 00

  (if (MDR<3:4> neq 0) and (MDR<5:7> eq '111)=> illegal) next
    IOSKP group, MDR<3:4> = 01, 10 or 11

  (if (MDR<3> eq 1) and (MDR<5:7> eq 0)=> illegal) next
    INIO group, MDR<3:4> = 10 or 11

  (if (MDR<5:6> eq '10) and (MDR<10:15> eq 0)=> illegal) next
    IDIC, DA=00 and DOB, DA=00
    Used for floating point option

  (if (MDR<3:7> eq 0) and (MDR<10:15> eq 0)=> illegal) next
    INIO, DA=00
    Used for floating point option

=====Input-Output Instructions=====
(PC-(PC+1)<15:0> NEXT
DIO:= (DECODE MDR<5:7> =>
      NOP:          INIO
      INDEV:        IDIA
      OUTDEV:        IDDA
      INDEV:        IDIB
      OUTDEV:        IDOB
      INDEV:        IDIC
      OUTDEV:        IDOC
      NOP:          ISKP INSTRUCTIONS
      INEXT
      BAILOUT INPUT.OUTPUT)

) LEND INPUT.OUTPUT

  STORE, ACCUMULATOR      Uses Variables THPMDR<0:15>, THPADR<0:15>, AC<0:31><0:15>,
  MDR<3:4>, PC<0:15>.
  STORE, ACCUMULATOR      Uses Routines WRITE.Memory
  STORE, ACCUMULATOR

STORE.ACCUMULATOR:=      >>> Store the contents in the specified Accumulator in the
                           >>> effective Memory location (already in THPADR) and increment the PC.

(ISTART) STORE.ACCUMULATOR

  (THPMDR<0:15>+AC(MDR<3:4><0:15>))NEXT
  (W.DATA)
  (INCR.PC)

) LEND STORE.ACCUMULATOR

  LOAD, ACCUMULATOR      Uses Variables AC<0:31><0:15>, MDR<3:4>,
  THPMDR<0:15>, THPADR<0:15>.
  LOAD, ACCUMULATOR      Uses Routines READ.Memory
  LOAD, ACCUMULATOR

LOAD.ACCUMULATOR:=      >>> Load data from effective address data (in THPMDR) into specified
                           >>> accumulator and increment PC by 1.

(ISTART) LOAD.ACCUMULATOR

  (AC(MDR<3:4><0:15>+THPMDR<0:15>))

```

(INCR,PC)

);)END LOAD,ACCUMULATOR

! NOAC.EFFECTIVE.ADDRESS Uses Variables MDR(3:4), PC(0:15), TMPADR(0:15),
! TMPADR(0:15),
! NOAC.EFFECTIVE.ADDRESS Uses Routines READ.Memory, WRITE.Memory,
! NOAC.EFFECTIVE.ADDRESS

NOAC.EFFECTIVE.ADDRESS:= !>>> Decode op-code of NO Accumulator Effective Address format
!>>> Instruction, then increment PC appropriately.

(ISTART NOAC.EFFECTIVE.ADDRESS

(DECODE MDR(3:4) => !Decode op-code
JMP:= ((PC(0:15)+TMPADR(0:15)) !00=JMP Program Counter-Effective Address
JSR:= ((AC(3:4:15)+(PC(0:15)+1(15:0)) NEXT
! (PC(0:15)+TMPADR(0:15)) !01=JSR Jump to subroutine saving PC+1.
ISZ:= ((R.DATA)NEXT
! (TMPADR(0:15)+(TMPADR(0:15)+1(15:0))NEXT
! (W.DATA))
! (DECODE (TMPADR(0:15) EQL 0) => !Skip one if zero
! (INCR,PC))
! (PC(0:15)+(PC(0:15)+2(15:0))
!)END DECODE (TMPADR(0:15) EQL 0)
DSZ:= (!10=DSZ Increment the Effective Address contents and Skip if Zero
! (R.DATA)NEXT
! (TMPADR(0:15)+(TMPADR(0:15)-1(15:0))NEXT
! (W.DATA))
! (DECODE (TMPADR(0:15) EQL 0) => !Skip one if zero
! (INCR,PC))
! (PC(0:15)+(PC(0:15)+2(15:0))
!)END DECODE (TMPADR(0:15) EQL 0)
!)END DECODE MDR(3:4) !11=DSZ Decrement the Effective Address contents and Skip if Zero

);)END NOAC.EFFECTIVE.ADDRESS

EXEC:= BEGIN

(TMPADR(0:15)+PC(0:15))NEXT
(READ.Memory)NEXT
(MDR(0:15)+TMPADR(0:15))NEXT
(DECODE MDR(0) => !1=Arithmetic or Logic operation
(DECODE MDR(1:2) =>
(ADR.SETUP)NEXT !Get the effective address in TMPADR
(NOAC.EFFECTIVE.ADDRESS)
LD:= ((ADR.SETUP)NEXT !00= No Accumulator-Effective Address format
(R.DATA)NEXT !Get the effective address in TMPADR
(LOAD,ACCUMULATOR) !Get data in TMPADR
ST:= ((ADR.SETUP)NEXT !01= part of One Accumulator-Effective Address format
(STORE,ACCUMULATOR) !Get the effective address in TMPADR
((0= part of One Accumulator-Effective Address format
(INPUT,OUTPUT) !11= I/O format
(This format has numerous extended (HACKED) instructions.)

);)END DECODE MDR(1:2)

);) (ARITHMETIC,or,LOGIC)

NEXT ;)END DECODE MDR(0)

MSI + 0 ; MSD + 0

END;

INTERP:= BEGIN

DECODE IDN =>

(IDN + 0)

MEMORY(0) + PC NEXT

TMPADR + "END" NEXT

ADR.FETCH NEXT

PC + TMPADR;

!ORDINARY INTERRUPT

!INDIRECT THRU LOC 1

!BRANCH SEQUENCE INTERRUPT

(TMPADR(0) + MEMORY((DEV.NUMBER+MEMORY(1))(15:0)) NEXT

(DECODE TMPADR(0) =>

!SIMPLE

(MEMORY(0) + PC NEXT

MEMORY(4) + AC3; IDN + 0; PC + TMPADR(1:15)

);)

!BRANCH AND NEXT

(TMPADR + PC NEXT


```

PUSH STACK NEXT
TMPADR = MEMORY(5) NEXT (GET CURRENT MASK
PUSH STACK NEXT
INTMSK = MEMORY((TMPADR-1)(14:0)) NEXT
MEMORY(5) = INTMSK NEXT
PC = TMPADR<(1:15)
)
)
)

```

END

|||||END ROUTINES

EPALCED

```

| INSTRUCTION.DECODE
| INSTRUCTION.DECODE
| INSTRUCTION.DECODE

```

INSTRUCTION.DECODE:= ||| Decode the next user instruction.

```

      BEGIN
| (status<0:15>='000000111111100)next
LOOP3:=      BEGIN
              (IF (IDN NEG 0) AND ((NOT INTMSK AND DEV.1BIT) NEG 0) =>
                INTERRUPT) NEXT
              IFEC NEXT
              LOOP3
              END
      END

```

>END ROLM 1602

5. AN/UYK-20 ISPL Description

THE AN/UYK-20 I SP

The AN/UYK-20 I SP is based on the information contained in the SIMPLIFY UNIVAC document "AN/UYK-20 TECHNICAL DESCRIPTION".

The I SP description includes all the instructions listed in the above document except for the following:

- 1) The Trigonometric and Hyperbolic Functions (OPCODE #37)
- 2) The Floating Point Instructions (OPCODES #50 to #53)
- 3) The Double Multiply and Divide Instructions (OPS #56 and #57)
- 4) The Square Root Instruction (OPCODE #4, M-design 0)
- 5) The I/O Instructions (OPCODES #70 to #77)

The Interrupt system and the IOC channels are partially implemented. In each case, the required state is defined. The only interrupt implemented, however, is the Class II-Priority I CP Instruction Fault. This is generated when execution of an unassigned opcode is attempted. The unimplemented instructions (except for floating-point) are treated as if they were unassigned opcodes. The service routine for this interrupt is merely a trap through location 000000, after which the machine is halted.

A pseudo floating-point instruction set is substituted for the "genuine" one. A simple F.P. format is assumed, whereby each F.P. number occupies 12 consecutive words (the more-significant being on an even boundary), with an implicit binary point between the two words. This allows the use of the integer arithmetic of the PDP-10 (on which the simulator runs), instead of its floating-point, which is noncompatible with that of the UYK-20.

Send complaints and/or comments to Karen Saville @CMU.

UYK70 :=
C011001

```

1      Main memory
1
      MP10<0:177777><15:0>      1 64 K words

1      Non-destructive read-only memory for bootstrap loading
1
      NDPO10<0:177777,177777,177777><15:0>

1      Addressable register definitions
1
      PRA10<0:17><15:0>      1General registers
      P110<0:17><15:0>      1Optional second set

      PPA10<0:177><15:0>      1Page address registers

      RTC<31:0>      1Real time clock

      MONC<15:0>      1Monitor clock

      BP.PNT<15:0>      1Breakpoint register

1      Processor state registers
1
      P<15:0>      1Program address register

      SR1<15:0>      1Status register 1
      RSSEL1<1> := SR1<14>      1General register select bit
      MSSEL1<1> := SR1<12>      1Main or ndro memory select bit
      CARRY<1> := SR1<11>      1Carry Bit
      OVP1<1> := SR1<10>      1Overflow bit
      CCDS<1:0> := SR1<9:8>      1Condition code designator
      OVFWM1<1> := SR1<7>      1Enable overflow interrupt
      FLTP1<1> := SR1<6>      1Enable floating point round
      CLAB1<1> := SR1<3>      1Enable class I interrupts
      CLAB11<1> := SR1<2>      1Enable class II interrupts
      CLAB111<1> := SR1<1>      1Enable class III interrupts
      DMA<1> := SR1<0>      1Enable dma

      SR2<15:0>      1Status register 2
      ICB15<1:0> := SR2<15:14>      1Indirect control bits for register 15
      ICB14<1:0> := SR2<13:12>      1Indirect control bits for register 14
      ICB12<1:0> := SR2<11:10>      1Indirect control bits for register 12
      ICB10<1:0> := SR2<9:8>      1Indirect control bits for register 10
      INPICD<7:0> := SR2<7:0>      1Interrupt code

1      Instruction Register
1
      IPTIMP<15:0>      1Temporary Instruction Register
      IP<15:0> := IPTIMP<15:0>      1Instruction Register
      OP1CODE<6:0> := IPTIMP<15:10>      1Opcode
      FCODE<1:0> := IPTIMP<9:8>      1Format code
      RRG<3:0> := IPTIMP<7:4>      1R register designator
      RRG<3:0> := IPTIMP<3:0>      1R register designator
      SCODE<1> := IPTIMP<7>      1Sign designator for local jumps
      DCODE<6:0> := IPTIMP<6:0>      1Displacement designator for local jumps

1      Internal registers
1
      MICROP<15:0>      1Microprogram counter
      I1<3:0>      1Interrupt code 1 store
      I2<5:0>      1Interrupt code 2 store

```

1 Test vectors and queries from the control panel
1

STOP 'Do a one step halt vector
STOP1 'Do a write to indicate program stop condition
STOP2 'Do a one step halt vector 1
STOP3 'Do a one step halt vector 2
BSTOP 'Do a one step halt vector select switch
LSTOP 'Load switch
MPCLEAR 'Clears a master clear followed by a load
MPCLEAR 'Master clear switch
RUN 'Run indicator, lights when in run mode
POF 'Power out of tolerance indicator
POF 'Power fault indicator
POF 'Power fault clear
BPTDR 'Breakpoint read enable switch
BPTWR 'Breakpoint write enable switch
DJUMP 'Diagnostic jump switch

1 I/O REGISTER DEFINITIONS
1

IXC(0:4272)(15:0) 'Inc channel control memory
INP(0:4)(7)(15:0) '12 registers for each of 16 channels
INP 'Input ports
OUTP(0:4)(7)(15:0) 'Output ports

E(0:15:0) 'External interrupt enables
EXT(15:0) 'External interrupt channel number
PBI(15:0) 'External interrupt lines
PBI(15:0) 'External interrupt lines
DATA(0:31:0) 'Data request lines
CHN(15:31:0) 'I/O program chain instruction request lines
CHN(15:31:0) 'I/O program chain instruction request lines

4

```

1  *****
2
3  *****
4
5  Read Pa
6  ASEL :=
7  (DECODE PSELECT => OPRA(15:0) + R[ARREG](15:0) + OPRA(15:0) + R[ARREG](15:0))
8  OPRA(16) = 0
9
10 Read Pa
11 ASEL :=
12 (DECODE PSELECT => OPRA(15:0) + R[ARREG](15:0) + OPRA(15:0) + R[ARREG](15:0))
13 OPRA(16) = 0
14
15 Read Pa
16 ASEL :=
17 (DECODE PSELECT => OPRA(15:0) + R[ARREG](15:0) + OPRA(15:0) + R[ARREG](15:0))
18 OPRA(16) = 0
19
20 Write in Pa
21 ASEL :=
22 (DECODE PSELECT => R[ARREG] + OPRA(15:0) + R[ARREG] + OPRA(15:0))
23
24 Write double-word operand in Pa and Pa+1
25 ASEL :=
26 (DECODE PSELECT =>
27   (R[ARREG] + TEMPDI(31:16) + R[ARREG OR 'ANO']) + TEMPDI(15:0))
28   (R[ARREG] + TEMPDI(31:16) + R[ARREG OR 'ANO']) + TEMPDI(15:0))
29
30 Read double-word operand from Pa and Pa+1
31 ASEL :=
32 (
33   ASEL
34   next TEMPDI(31:16) = OPRA
35   next (DECODE PSELECT =>
36     TEMPDI(15:0) + R[ARREG OR 'ANO'])
37     TEMPDI(15:0) + R[ARREG OR 'ANO'])
38 )
39

```



```

1 UTILITIES / 3
1 -----

1 INSTRUCTION FORMATS
1 -----

1 Register to Register
  PP :=
  (MSEL next
    OPRY = OPRM
  )

1 Register to Immediate
  PI := ! leaves address of operand in MEMADD
  (MSEL next
    MEMADD = OPRM<15:0>
  )

  RII := ! leaves the operand in OPRY
  (RI next MEMREF next OPRY = MEMVAL)

1 Register - Constant
  PY :=
  (MSEL)
    MEMADD = PCOUNT next
    PCOUNT = (PCOUNT+1)<15:0>
    MEMREF next
    (IF (MPREG EQL 0) => OPRY = MEMVAL)
    (IF (MPREG NEQ 0) => OPRY<15:0> = (MEMVAL*OPRM)<15:0>; OPRY<16> = 0)
  )

1 Register Indexed
  INDX := !Indexing
  (DECODE
    BYTE =>
    MEMADD = (MEMVAL*OPRM)<15:0>
    (MEMADD = (MEMVAL*(OPRM 15:0))<15:0> ; BYTSEL = OPRM<0>)
  )

  RX := !leaves address of operand in MEMADD
  (MSEL)
    MEMADD = PCOUNT next
    PCOUNT = (PCOUNT+1)<15:0>
    MEMREF next
    (IF (MPREG EQL 0) => MEMADD = MEMVAL<15:0> ; BYTSEL = 0)
    (IF (MPREG NEQ 0) =>
      (IF ((MPREG NEQ #10) AND (MPREG NEQ #12) AND (MPREG NEQ #14) AND (MPREG NEQ #16) => INDX))
      (IF ((MPREG EQL #10) OR (MPREG EQL #12) OR (MPREG EQL #14) OR (MPREG EQL #16)) =>
        (IF (MPREG EQL #10) => ITEMP<1:0> = ICB10)
        (IF (MPREG EQL #12) => ITEMP<1:0> = ICB12)
        (IF (MPREG EQL #14) => ITEMP<1:0> = ICB14)
        (IF (MPREG EQL #16) => ITEMP<1:0> = ICB16) next
        (DECODE ITEMP<1:0> =>
          INDX
          INDX
          (MEMADD = MEMVAL<15:0> next INDC1))
          (MEMADD = (MEMVAL*OPRM)<15:0> next INDC1)
        )
      )
    )
  )

  RXI := ! leaves operand in OPRY
  (RX next MEMREF next OPRY = MEMVAL)

```

```

1      UTILITIES / 4
1      -----

1      INSTRUCTION FORMAT DECODING
1      -----

1      FDCODE :=
1      FDCODE FCODE =>
1          PR;
1          RI;
1          RK;
1          RX;
1      );

1      Hi/Lo Byte selection
1      -----

1      BYTRD :=
1      (
1          TEMP := OPRY<15:0>
1          next OPRY<15:0> = 0
1          next (FDCODE BYTSEL =>
1              OPRY<7:0> = TEMP<15:0>;
1              OPRY<7:0> = TEMP<7:0>
1          )
1      );

1      BYTE WRITE
1      -----

1      BYTWT :=
1      (
1          ABSEL;
1          next OPRY<7:0> = OPRX<7:0>
1          next MEMOUT
1      );

1      Read Double-word operand from Rn or memory
1      -----

1      DOABSEL :=
1      ((IF (FCODE EQ 0) =>
1          ABSEL next
1          OPRY = OPRM next
1          (FDCODE ABSELT => OPRY1 = R0((MREG OR '0001)); OPRY1 = R1((MREG OR '0001)))
1      ))
1      ((IF (FCODE NEQ 0) =>
1          FDCODE next
1          MEMADD = (MEMADD OR 1)<15:0> next
1          MEMREF next
1          OPRY1 = MEMVAL<15:0>
1      ))
1      );

1      CONDITION CODES
1      -----

1      *
1      (1 := (For single operands
1      ((IF (OPPR1<15:0> EQ 0) => CCDS = 0);
1      ((IF (OPPR1<15:0> EQ 1) => CCDS = 3);
1      ((IF (OPPR1<15:0> EQ 0) AND (OPPR1<14:0> NEQ 0) => CCDS = 1)
1      );

1      CCD := (For double operands
1      ((IF (TEMPD<31:0> EQ 0) => CCDS = 0);
1      ((IF (TEMPD<31:0> EQ 1) => CCDS = 3);
1      ((IF (TEMPD<31:0> EQ 0) AND (TEMPD<30:0> NEQ 0) => CCDS = 1)
1      );

```

UTILITIES / 5

Interrupt Servicing

```

INTPT :=
  ( (IF INTFLG =>
    (HONOR = 0 next
      (IF (CLASS EQL 1) AND CLASS1 => (HONOR+1;ITEMP+20 )) ;
      (IF (CLASS EQL 2) AND (11 EQL 0) => (HONOR+1;ITEMP+10 )) ; ! Unassigned ops
      (IF (CLASS EQL 2) AND CLASS1 => (HONOR+1;ITEMP+10 )) ;
      (IF (CLASS EQL 3) AND CLASS1 => (HONOR+1;ITEMP+0 )) next
      (IF HONOR =>
        (MEMADD = (ITEMP+110)<15:0>; DPRY<15:0> = P next
          MEMOUT next
          MEMADD = (MEMADD+1)<15:0>; DPRY<15:0> = SR1 next
          MEMOUT next
          MEMADD = (MEMADD+1)<15:0>; DPRY<15:0> = SR2 next
          MEMOUT next
          MEMADD = (MEMADD+1)<15:0>; DPRY<15:0> = RTC<15:0> next
          MEMOUT next
          MEMADD = (MEMADD+4)<15:0>; DPRY<15:0> = RTC<31:18> next
          MEMOUT next
          MEMADD = (MEMADD-2)<15:0> next
          MEMREF next
          SP1 = MEMVAL<15:0>; MEMADD = (MEMADD+1)<15:0> next
          MEMREF next
          SR2 = MEMVAL<15:0>; MEMADD = (MEMADD-2)<15:0> next
          MEMREF next
          (DECODE CLASS =>
            (ITEMP = ITEMPI) ; ! to take care of CLASS=0
            (ITEMP<3:0> = 11; ITEMPI<15:4> = 0);
            (ITEMP<3:0> = 11; ITEMPI<15:4> = 0);
            (ITEMP<5:0> = 12<5:0>; ITEMPI<15:7> = 0)
          ) next
          P = (MEMVAL+ITEMPI)<15:0>
        )
      )
    ) next
    INTFLG = 0
  )

```

I/O channel search operations

```

EXTINT := ! External Interrupt
(
  (DECODE PBITSI(ITEMPI) =>
    (ITEMPI = (ITEMPI+1)<15:0> next
      EXTINT
    )
  )
  (MEMADD = (ITEMPI+128)<15:0> next
    DPRY<15:0> = INPUT(ITEMPI) next
    MEMOUT; PBITSI(ITEMPI) = 1; PBITSI(ITEMPI) = 0
  )
)

```

```

DATA := ! Data word fetch or store
(
  (DECODE QBITSI(ITEMPI) =>
    (ITEMPI = (ITEMPI+1)<15:0> next DATA);
    (QBITSI(ITEMPI) = 0 next IDPOT)
  )
)

```

UTILITIES / 6

I/O instruction fetch and execute

JOINST :=

```
(
  (DECODE SBITS(CTEMP) =>
    (CTEMP := (CTEMP+1)<15:0> next JOINST);
    (SBITS(CTEMP) = 0 next
      (DECODE CTEMP(0) => CTEMP := (CTEMP#0#6)<15:0>; CTEMP := (CTEMP#6#2)<15:0>) next
      PCOUNT := (IDCC(CTEMP)+1)<15:0>;
      MIADD := IDCC(CTEMP) next
      MEMRET next
      IR := MIIVAL<15:0> next
      CPCODE next
      IDCC(CTEMP) := PCOUNT
    )
  )
);
```

UN-ASSIGNED OP CODES

FAULT := (INTPLG=1; CLASS=2; 11=0);

NOOP FOR CODES 70 - 77

NOOP := (TEMP := TEMP);

```

1  INSTRUCTION ALPPTOIRE
1  -----
1  A) (ADD INSTRUCTIONS
1  -----

1  (ADD :=
1  (DOUSEL next
1  TEMP1(31:0) = (OPRY(OPRY1)(31:0)) CARRY + 0; OVRFLW + 0 next
1  ASELW : CC
1  )

1  PARLD :=
1  (PARPEF next
1  PAR(OPPA(5:0)) = MEMVAL(15:0)
1  )

1  PARST :=
1  (OPRY(15:0) + PAR(OPPA(5:0)) next
1  MEMOUT
1  )

1  PARCNT :=
1  ((IF (ITEMP(5:0) NEQ OPRA(13:0)) =>
1  TEMP(5:0) = (ITEMP(5:0)+1)(5:0);
1  MEMADD = (MEMADD+1)(15:0);
1  OPRA(5:0) = (OPRA+1)(5:0) next
1  (DECODE UND => PARLD; PARST) next
1  PARCNT
1  )
1  )

1  -----
1  IOPCODE = 01
1  -----

1  LOAD :=
1  (FCODE next
1  OPRA = OPRY; CARRY + 0; OVRFLW + 0 next
1  ASELW : CC
1  )

1  END OF OPCODE 01
1  -----

1  -----
1  IOPCODE = 54
1  -----

1  LDADPG :=
1  (DECODE (FCODE EQL 2) =>
1  (ASELP; FCODE next
1  PAR(OPPA(5:0)) = OPRY(15:0) next
1  (IF (FCODE EQL 3) => UND + 0; ITEMP + 0 next PARCNT)
1  )
1  FAULT
1  )

1  END OF OPCODE 54
1  -----

```

```

1      A) LOAD INSTRUCTIONS (CONT'D)
1      *****

```

```

1      -----
1      OPCODE = 02

```

```

      COMP :=
      ((IF (FCODE EQL 0) =>
        (DECODE MPEG =>
          (Make positive
            (ASELR next
              (IF OPRA<15> =>
                OPRA = (MINUS OPRA<15:0> next
                (IF (OPRA<15:0> EQL #100000) => OVRFLW = 1; CARRY = 1);
                (IF (OPRA<15:0> NEQ #100000) => OVRFLW = 0; CARRY = 0);
                ASELM = CC
              )
            )
          (Make negative
            (ASELR next
              (IF (OPRA<15> EQL 0) AND (OPRA<14:0> NEQ 0) =>
                OPRA = (MINUS OPRA<15:0> next
                (IF OPRA<15:0> EQL #100000 => CARRY = 1);
                (IF OPRA<15:0> NEQ #100000 => CARRY = 0);
                OVRFLW = 0; ASELM = CC
              )
            )
          (Round
            (ASELR next
              (DECODE TEMPD<31> =>
                (IF TEMPD<15> =>
                  TEMPD<32:16> = (TEMPD<31:16>+1)<16:0> next
                  (IF (TEMPD<31:16> EQL #100000) => OVRFLW = 1);
                  (IF (TEMPD<31:16> NEQ #100000) => OVRFLW = 0)
                )
                (IF (NOT TEMPD<15>) =>
                  TEMPD<32:16> = (TEMPD<31:16>-1)<16:0> next
                  (IF (TEMPD<31:16> EQL #77777) => OVRFLW = 1);
                  (IF (TEMPD<31:16> NEQ #77777) => OVRFLW = 0)
                )
              ) next
              CARRY = TEMPD<32>;
              OPRA<16:0> = TEMPD<32:16> next
              ASELM = CC
            )
          )
        )
      )
      FAULT;

```

AT LOAD INSTRUCTIONS (CONT'D)

```

TCR :=      !Two complement
            (ASEL next
              OPRA + (MINUS OPRA<15:0> next
                (IF (OPRA<15:0> EQL #100000) => OVRFLW + 1);
                (IF (OPRA<15:0> NEQ #100000) => OVRFLW + 0);
                CARRY + (NOT OPRA<15:0>); ASELW : CC
              ));
TCDR :=     !Two complement double
            (ASELD next
              TEMPD + (MINUS TEMPD<31:0> next
                (IF (TEMPD<31:0> EQL #2000000000) => OVRFLW + 1);
                (IF (TEMPD<31:0> NEQ #2000000000) => OVRFLW + 0);
                CARRY + (NOT TEMPD<31:0>); ASELDW : CCD
              ));
DCR :=      !Ones complement
            (ASEL next
              OPRA<15:0> + (NOT OPRA) next
              CARRY + 0; OVRFLW + 0; ASELW : CC
            );
IRDR :=     !Increment Ra
            (ASEL next
              OPRA + (OPRA+1)<15:0> next
              CARRY + OPRA<15:0>;
              (IF (OPRA<15:0> EQL #100000) => OVRFLW + 1);
              (IF (OPRA<15:0> NEQ #100000) => OVRFLW + 0);
              ASELW : CC
            );
DRDR :=     !Decrement Ra
            (ASELW next
              OPRA<15:0> - 1 next
              OPRA + (OPRA-1)<15:0> next
              CARRY + (NOT OPRA<15:0>);
              (DECODE (OPRA<14:0> EQL #7777) => OVRFLW + 0; OVRFLW + 1);
              ASELW : CC
            );
ITR :=      !Increment Ra by two
            (ASELW next
              OPRA + (OPRA+2)<15:0> next
              (IF (OPRA<15:0> EQL #10000) OR (OPRA<15:0> EQL #10001) => OVRFLW + 1);
              (IF (OPRA<15:0> NEQ #10000) AND (OPRA<15:0> NEQ #10001) => OVRFLW + 0);
              CARRY + OPRA<15:0>; ASELW : CC
            );
DTR :=      !Decrement Ra by two
            (ASELW next
              OPRA<15:0> - 1 next
              OPRA + (OPRA-2)<15:0> next
              CARRY + (NOT OPRA<15:0>); ASELW : CC;
              (DECODE (OPRA<14:0> EQL #7777) OR (OPRA<14:0> EQL #77778) =>
                OVRFLW + 0;
                OVRFLW + 1
              );
            );
            FAULT;
            FAULT;
            FAULT;
            FAULT;
        )
    )
    !IF (FCODE EQL 1) OR (FCODE EQL 3) => (LOAD);
    !IF (FCODE EQL 2) => (FAULT);

```

;;

END OF DPCODE 02

```

1      01 LOAD INSTRUCTIONS (CONT'D)
1      *****

```

```

1      FORC001 = 03

```

```

1      UC1PL :=          | Query Control and Load Multiple
1      | DISCODE /CODE =>
1      | DECODE MREG =>

```

```

1      | Executive return
ER := ((INTFLG-1)CLASS-2)11*6) DPA(15:0) + PCOUNT next
      CARRY = 0; DVPFLW = 0; ASELM; CC
1      )

```

```

1      | Store SR1
SBOR := (DPA(15:0) + SR1 next
      CARRY = 0; DVPFLW = 0; ASELM; CC
1      )

```

```

1      | Store SR2
SBTR := (DPA(15:0) + SR2 next
      CARRY = 0; DVPFLW = 0; ASELM; CC
1      )

```

```

1      | Store RTC lower
SCR := (DPA(15:0) + RTC(15:0) next
      CARRY = 0; DVPFLW = 0; ASELM; CC
1      )

```

```

LPP := (ASELM next PCOUNT + DPA(15:0) ); | Load P register
LSOR := (ASELM next SP1 + DPA(15:0) ); | Load SR1
LSIR := (ASELM next SP2 + DPA(15:0) ); | Load SR2
LCR := (ASELM next RTC + DPA(15:0) ); | Load lower half of RTC

```

```

1      | Enable RTC
ECR := ((IF (MREG EQL 0) => RTCE = 1);
      (IF (MREG NEQ 0) => FAULT1)
1      )

```

```

1      | Disable RTC
DCR := ((IF (MREG EQL 0) => RTCE = 0);
      (IF (MREG NEQ 0) => FAULT1)
1      )

```

```

1      | Load and enable the Monitor Clock
LEM := (ASELM next
      MON = (DPA(15:0) next
      MONEN = 1; MONIME = 1
1      )

```



```

1      AT LOAD INSTRUCTIONS (CONT'D)
1      *****

                                ! Disable Monitor Clock
DMCP := (MONI * 0) MONI * 0)

                                ! Load and enable Clock Double
LCD := (ASELDR next
        RTC * (TMPDI<31:0> next
        RTCE * 1
        )

                                ! Store Clock Double
SCD := ((TMPDI<31:0> * RTC next
        ABELDW) CCD
        )

                                ! Enable Clock Interrupt
ECIR := ((IF (AREG EQL 0) => RTCDI * 1)
        (IF (AREG NEQ 0) => FAULTI)
        )

                                ! Disable Clock Interrupt
DCIR := ((IF (AREG EQL 0) => RTCDI * 0)
        (IF (AREG NEQ 0) => FAULTI)
        )

))
FAULTI:
FAULTI:
( MEMADD * PCOUNT next          ! Load Multiple
  PCOUNT * (PCOUNT+1)<15:0> next
  MEMREF next
  MEMADD * MEMVAL<15:0> next
  ( DECODE (AREG EQL MREG) =>
    LOOP:
      ( MEMREF next
        OPRA * MEMVAL next
        ABELW next
        AREG * (AREG+1)<31:0> ; MEMADD * (MEMADD+1)<15:0> next
        (IF (AREG NEQ (MREG+1)<31:0>) => LOOP)
      )
      ( MEMREF next OPRA * MEMVAL next ABELW )
    )
  )
)

1      END OF OP CODE 03
1      -----

```

```

1      A) LOAD INSTRUCTIONS (CONT'D)
1      *****

```

```

1      IOPCODE = 05

```

```

1      LOAD1 :=
1      !Set bit
1      ((IF (FCODE EQL 0) =>
1          ASERL next
1          BITS(MPEG) + 1; OVERFLW + 0; CARRY + 0 next
1          ASERL; CC
1      ))
1      !Load and index
1      ((IF (FCODE EQL 1) OR (FCODE EQL 3) =>
1          LOAD next
1          ((IF (MPEG NEQ MPEG) =>
1              (DECODE PSELECT => R0(MPEG) + (OPRM+1)<15,0>; R1(MPEG) + (OPRM+1)<15,0>;)
1          ))
1      ))
1      ((IF (FCODE EQL 2) => FAULT))
1  ))

```

```

1      END OF OPCODE 05
1      -----

```

```

1      IOPCODE = 06

```

```

1      ZEROP :=
1      !Zero bit
1      ((IF (FCODE EQL 0) =>
1          ASERL next
1          BITS(MPEG) + 0; CARRY + 0; OVERFLW + 0 next
1          ASERL; CC
1      ))
1      !Load double and index by two
1      ((IF (FCODE EQL 1) OR (FCODE EQL 3) =>
1          LOAD next
1          ((IF (MPEG NEQ MPEG) =>
1              (DECODE PSELECT => R0(MPEG) + (OPRM+2)<15,0>; R1(MPEG) + (OPRM+2)<15,0>;)
1          ))
1      ))
1      ((IF (FCODE EQL 2) => FAULT))
1  ))

```

```

1      END OF OPCODE 06
1      -----

```

```

1      IOPCODE = 00

```

```

1      BYTED :=
1      !Diagnostic return
1      (DECODE FCODE =>
1          (DECODE DJ =>
1              FAULT;
1              (DECODE PSELECT => MICROB + R0(17); MICROB + R1(17))
1          ))
1      FAULT;
1      FAULT;
1      !Byte load
1      (BYTE + 1 next PX; next BYTRD next
1          (OPRA + OPRY; CARRY + 0; OVERFLW + 0 next
1          BYTE + 0; ASERL; CC
1      ))
1  ))

```

```

1      END OF OPCODE 00
1      -----

```

```

1      01 LOAD INSTRUCTIONS (CONT'D)
1      *****

```

```

1
1      OPNCODE = 04

```

```

      BYTE0 :=
      (DECODE FEED0 =>
        ! Unary shift operations

        (IF (MREG EQ 1) => ! Reverse register
          (TMP1 = 0; TMP2 = 15; RSEL next
          REPEAT := (TMP1[15:1] + 1) [15:1] next
            TMP1 = (TMP1 + 1) [1:0]; TMP2 = (TMP2 - 1) [1:0] next
            (IF (TMP2 GEQ 0) => REPEAT)
          ) next
          DMPA[15:0] = TMP1 next
          ASLW; CC; CARRY = 0; OVFLOW = 0
        )

        )
        (IF (MREG EQ 2) =>
          (RSEL next
          AGAIN := (TMP1 + (TMP1[15:1] [15:0] next
            TMP1 = (TMP1 - 1) [1:0] next
            (IF (TMP1 GEQ 0) => AGAIN)
          ) next
          DMPA[15:0] = TMP1; AMEG = (AMEG + 1) [3:0] next
          ASLW
        )

        )
        (IF (MREG EQ 3) =>
          (RSEL next
          AMEG[3:0] = (AMEG + 2) [3:0] next
          ASLW next
          (IF (TEMPD[31] NEQ TEMPD[30]) =>
            MORE := (TEMPD[31:0] + TEMPD[31:0] [15:0] next
              DMPA[15:0] = (DMPA + 1) [15:0] next
              (IF (TEMPD[31] NEQ TEMPD[30]) => MORE)
            )
          ) next
          ASLW next
          AMEG[3:0] = (AMEG - 2) [3:0] next
          ASLW
        )

        )
        (IF ((MREG NEQ 1) AND (MREG NEQ 2) AND (MREG NEQ 3)) => FAULT1)
        )
        FAULT1)
        FAULT1)

      ! Byte load and Index by 1

      (BYTE0 next
      (IF (AREG NEQ MREG) =>
        (DECODE RSELE => R1(MREG) = (DMPA + 1) [15:0]
          R1(MREG) = (DMPA + 1) [15:0]
        )
      )
      )
    )
  )

```

```

1      END OF OPNCODE 04
1      -----

```

```

1        * *****
2

```

```

3        * *****

```

```

4        * *****
5        * *****
6        * *****
7        * *****
8        * *****
9        * *****
10       * *****
11       * *****
12       * *****
13       * *****
14       * *****
15       * *****
16       * *****
17       * *****
18       * *****
19       * *****
20       * *****
21       * *****
22       * *****
23       * *****
24       * *****
25       * *****
26       * *****
27       * *****
28       * *****
29       * *****
30       * *****
31       * *****
32       * *****
33       * *****
34       * *****
35       * *****
36       * *****
37       * *****
38       * *****
39       * *****
40       * *****
41       * *****
42       * *****
43       * *****
44       * *****
45       * *****
46       * *****
47       * *****
48       * *****
49       * *****
50       * *****
51       * *****
52       * *****
53       * *****
54       * *****
55       * *****
56       * *****
57       * *****
58       * *****
59       * *****
60       * *****
61       * *****
62       * *****
63       * *****
64       * *****
65       * *****
66       * *****
67       * *****
68       * *****
69       * *****
70       * *****
71       * *****
72       * *****
73       * *****
74       * *****
75       * *****
76       * *****
77       * *****
78       * *****
79       * *****
80       * *****
81       * *****
82       * *****
83       * *****
84       * *****
85       * *****
86       * *****
87       * *****
88       * *****
89       * *****
90       * *****
91       * *****
92       * *****
93       * *****
94       * *****
95       * *****
96       * *****
97       * *****
98       * *****
99       * *****
100      * *****

```

```

101      * *****

```

```

102      * *****

```



```

1      BY STORE, AND SHIFT INSTRUCTIONS (CONT'D)
1      *****

```

```

1
1      OPFCODE = 12
1
1      DLOGS1 is
1      !logical right double shift
1      !IF (FCODE EQ 0) OR (FCODE EQ 2) =>
1          ASELDP: FCODE next
1          TEMPD1 = (TEMPD1 ISR0 DPLY<5:0>); CARRY = 0; OVRFLW = 0 next
1          ASELDM: CDD
1      )
1      !IF (FCODE EQ 1) OR (FCODE EQ 3) => SDOUB
1      )

```

```

1      END OF OPFCODE 12
1      -----

```

```

1      OPFCODE = 13
1

```

```

1      DALRST is
1      !Algebraic right double shift
1      !IF (FCODE EQ 0) OR (FCODE EQ 2) =>
1          FCODE: ASELDP next
1          TEMPD1<32> = TEMPD1<31> next
1          !DECODE TEMPD1<32> =>
1              TEMPD1 = (TEMPD1 ISR0 DPLY<5:0>);
1              TEMPD1 = (TEMPD1 ISR1 DPLY<5:0>);
1          ) next
1          CARRY = 0; OVRFLW = 0; ASELDM: CDD
1      )
1      !IF (FCODE EQ 1) => FAULT1
1      !store multiple
1      !IF (FCODE EQ 3) =>
1          ASELDP: MEMADD = PCOUNT next
1          PCOUNT = (PCOUNT+1)<15:0> next
1          MEMMUL next
1          MEMADD = MEMMUL<15:0> DPLY = DPRA next
1          MEMOUT next
1          STOMUL
1      )
1      )

```

```

1      END OF OPFCODE 13
1      -----

```

```

1      OPFCODE = 14
1

```

```

1      ALLSFT is
1      !Algebraic left shift
1      !IF (FCODE EQ 0) OR (FCODE EQ 2) =>
1          ASELDP: FCODE next
1          UND = DPRAC15 next
1          DPRA = (DPRA ISR0 DPLY<5:0>) next
1          CARRY = 0; OVRFLW = (UND XOR DPRAC15); ASELDM: CC
1      )
1      !Byte store and index
1      !IF (FCODE EQ 3) =>
1          BYTEST next
1          !IF (APEG NEQ MPEG) =>
1              !DECODE RSELET => R0(MPEG) = (DPRM+1)<15:0> R1(MPEG) = (DPRM+1)<15:0>
1          )
1      )
1      )

```

```

1      END OF OPFCODE 14
1      -----

```

```

!      B) STORE AND SHIFT INSTRUCTIONS (CONT'D)
!      *****

```

```

!-----
! OPCODE = 15

```

```

CPLST :=
!Circular left shift
((IF (FCODE EQL 0) OR (FCODE EQL 2) =>
  ASELDR: FCODE next
  DPPAC(15:0) * (DPPAC(15:0) IRL DPRY(5:0))(15:0) next
  CARRY * 0; DUFFLW * 0; ASELW: CC
))
!Store and Index
((IF (FCODE EQL 1) OR (FCODE EQL 3) =>
  STSING next
  (IF (AREG NEQ MREG) =>
    (DECODE RSELC1 => R0(MREG) * (OPRM+1)(15:0); R1(MREG) * (OPRM+1)(15:0))
  )
))
)

```

```

! END OF OPCODE 15
!-----

```

```

!-----
! OPCODE = 16

```

```

DALLST :=
!Double left algebraic shift
((IF (FCODE EQL 0) OR (FCODE EQL 2) =>
  ASELDR: FCODE next
  UNO * TEMPD(31:0) next
  TEMPD(31:0) * (TEMPD(31:0) ISL0 DPRY(5:0))(31:0)
  CARRY * 0; DUFFLW * (UNO XOR TEMPD(31:0)); ASELW: CDD
))
!Store double and index by two
((IF (FCODE EQL 1) OR (FCODE EQL 3) =>
  STDOUB next
  (IF (AREG NEQ MREG) =>
    (DECODE RSELC1 => R0(MREG) * (OPRM+2)(15:0); R1(MREG) * (OPRM+2)(15:0))
  )
))
)

```

```

! END OF OPCODE 16
!-----

```

```

!-----
! OPCODE = 17

```

```

DCPLST :=
!Circular left double shift
((IF (FCODE EQL 0) OR (FCODE EQL 2) =>
  ASELDR: FCODE next
  TEMPD(31:0) * (TEMPD(31:0) IRL DPRY(5:0))(31:0) next
  CARRY * 0; DUFFLW * 0; ASELW: CDD
))
!Store zeros
((IF (FCODE EQL 1) OR (FCODE EQL 3) =>
  DPRY * 0; ((IF (FCODE EQL 1) => R1); ((IF (FCODE EQL 3) => R2) next
  MFPMOUT
))
)

```

```

! END OF OPCODE 17
!-----

```

! 00 STOP, AND SHIFT INSTRUCTIONS (CONT'D)

!

! TOPCODE = 55

STADPG :=

(DI CODE FCODE =>

(ASELR) PP next

(DI CODE PSELECT => R0(MREG) * PAR(DPRACKS10)); R1(MREG) * PAR(DPRACKS10))

))

(ASELR) RI next

PARST

))

FAULT1:

(ASELR) PX next

UND * 1; ITEMP * 0 next

PARST next

PARCNT

1

))

! END OF DPCODE 55

!

01 ARITHMETIC INSTRUCTIONS

```

-----
|
| OP CODE = 20
|
| SUBTCY :=
| (ASELR) FCODE next
|   UNO = OPRA(15) next
|   OPRA = (OPRA(15:0) MINUS OPRY(15:0))(16:0) next
|   CAPRY = OPRA(16:)
|   OVRFLW = ((OPRY(15) XOR UNO) AND (OPRA(15) XOR UNO))
|   ASELR = CC
|
|)

```

| END OF OP CODE 20

```

-----
|
| OP CODE = 22
|
| ADD :=
| (ASELR) FCODE next
|   UNO = OPRA(15) next
|   OPRA = (OPRA(15:0)+OPRY(15:0))(16:0) next
|   CAPRY = OPRA(16:)
|   OVRFLW = (((NOT UNO) XOR OPRY(15)) AND (UNO XOR OPRA(15)))
|   ASELR = CC
|
|)

```

| END OF OP CODE 22

```

-----
|
| OP CODE = 21
|
| DBTCY :=
| ((IF (FCODE NEQ 2) =>
|   ASELR) DBSEL next
|   UNO = TEMPDI(31) next
|   TEMPDI = (TEMPDI(31:0) MINUS OPRY(15:0)+OPRY(15:0))(32:0) next
|   CAPRY = TEMPDI(32:)
|   OVRFLW = ((UNO XOR OPRY(15)) AND (UNO XOR TEMPDI(31)))
|   ASELR = CC
|)
| ((IF (FCODE EQL 2) => FAULT))
|)

```

| END OF OP CODE 21

```

-----
|
| OP CODE = 23
|
| DADD :=
| ((IF (FCODE NEQ 2) =>
|   ASELR) DBSEL next
|   UNO = TEMPDI(31) next
|   TEMPDI = (TEMPDI(31:0)+OPRY(15:0)+OPRY(15:0))(32:0) next
|   CAPRY = TEMPDI(32:)
|   OVRFLW = (((NOT UNO) XOR OPRY(15)) AND (UNO XOR OPRA(15)))
|   ASELR = CC
|)
| ((IF (FCODE EQL 2) => FAULT))
|)

```

| END OF OP CODE 23

| OP CODE = 56 multiply double

```

| DMUL :=
| ((IF (FCODE NEQ 2) =>
|   ASELR) DBSEL next
|   TEMPDI = ((OPRY(15:0)+OPRY(15:0))(32:0) next
|   TEMPDI = (TEMPDI(31:0)+TEMPDI(31:0))(63:0) next
|   ((TEMPDI(31) => TEMPDI(63:32)+TEMPDI(63:32)-TEMPDI(31:0)) next
|   ((TEMPDI(31) => TEMPDI(63:32)+TEMPDI(63:32)-TEMPDI(31:0)) next
|   TEMPDI = TEMPDI(63:32) next
|   ASELR = CC
|)
| ((IF (TEMPDI(62) NEQ 0 => CODE5 = 1))

```



```

1      C) ARITHMETIC INSTRUCTIONS (CONT'D)
1      *****

```

```

-----
1 OPCODES = 60,61      FLOATING POINT SUBTRACT AND ADD

```

```

1 SUBI=
1 ((IF (FCODE NEQ 2) =>
1     ASELDR: DOHSEL next
1     UND = TEMPDI<31> next
1     TEMPDI = (TEMPDI<31:0> MINUS DPRY<15:0>DPRY)<32:0> next
1     CARRY = TEMPDI<32>
1     OVRFLW = ((UND XOR DPRY<15>) AND (UND XOR TEMPDI<31>))
1     ASELW: CC0
1 )
1 ((IF (FCODE EQL 2) => FAULT))
1 )

1 FADDI=
1 ((IF (FCODE NEQ 2) =>
1     ASELDR: DOHSEL next
1     UND = TEMPDI<31> next
1     TEMPDI = (TEMPDI<31:0>+DPRY<15:0>DPRY)<32:0> next
1     CARRY = TEMPDI<32>
1     OVRFLW = (((NOT UND) XOR DPRY<15>) AND (UND XOR DPRY<15>))
1     ASELW: CC0
1 )
1 ((IF (FCODE EQL 2) => FAULT))
1 )

```

```

1 END OF FLOATING-POINT SUBTRACT AND ADD
1 -----

```

```

1 OPCODE = 64

```

```

1 BYTSUB I=
1 ((IF (FCODE NEQ 3) => FAULT))
1 ((IF (FCODE EQL 3) =>
1     BYTE = 1 next RXI next BYTRD next
1     DPPA<16> = 1: UND = DPPA<15> next
1     DPPA = (DPPA-DPRY)<16:0> next
1     CARRY = (NOT DPPA<16>))
1     OVRFLW = (UND XOR DPPA<15>))
1     BYTE = 0: ASELW: CC
1 )
1 )

```

```

1 END OF OPCODE 64
1 -----

```

```

1 OPCODE = 65

```

```

1 BYTADD I=
1 ((IF (FCODE NEQ 3) => FAULT))
1 ((IF (FCODE EQL 3) =>
1     BYTE = 1 next RXI next BYTRD next
1     UND = DPPA<15> next
1     DPPA = (DPPA+DPRY)<16:0> next
1     CARRY = DPPA<16>: OVRFLW = (UND XOR DPPA<15>): BYTE = 0: ASELW: CC
1 )
1 )

```

```

1 END OF OPCODE 65
1 -----

```

```

!      C) ARITHMETIC INSTRUCTIONS (CONT'D)
!      .....

```

```

DIVMOD:=
  (TEMPDZ<31:0> * (TEMPD1<31:0>/OPRY<16:0>)<31:0> next
  (IF (TEMPDZ<31:15> NEQ 0) => OVRFLW = 1) next
  OPRA<15:0> * TEMPDZ<15:0> next
  TEMPDZ<31:0> * (OPRA<15:0> * OPRY<16:0>)<31:0> next
  TEMPD1<31:16> * (TEMPD1<31:0> - TEMPDZ<31:0>)<15:0> next
  (IF ABC =>
    (OPRA<15:0> * (MINUS OPRA<15:0>)<15:0> next
    TEMPD1<31:16> * (MINUS TEMPD1<31:16>)<15:0>
  ) next
  TEMPD1<15:0> * OPRA<15:0>
)

```

```

|-----
| OPCODE = 26

```

```

MULT :=
  (FDCODE) ASELDP next
  UND * (OPRY<15> XOR TEMPD1<15>) next
  (IF OPRY<15> => OPRY * (MINUS OPRY)<16:0>);
  (IF TEMPD1<15> => TEMPD1<15:0> * (MINUS TEMPD1<15:0>)<15:0> next
  TEMPD1<31:0> * (OPRY<15:0> * TEMPD1<15:0>);
  CARRY * 0; OVRFLW * 0 next
  (IF UND => TEMPD1<31:0> * (MINUS TEMPD1<31:0>) next
  ASELDW / CCD
)

```

```

| END OF OPCODE 26

```

```

|-----
| OPCODE = 27

```

```

DIVIDE:=
  (FDCODE) ASELDP next
  UND * OPRY<15> / DOS * TEMPD1<31> CARRY * 0 / OVRFLW * 0 next
  AHC * (UND XOR DOS) next
  (IF UND =>
    (OPRY<15:0> * (MINUS OPRY<15:0>)<15:0> / OPRY<15> * 0)
  )
  (IF DOS =>
    (TEMPD1<31:0> * (MINUS TEMPD1<31:0>)<31:0> / TEMPD1<32> * 0)
  ) next
  (DECODE (OPRY EQL 0) =>
    (IF TEMPD1<31> => OVRFLW = 1) next
    DIVMOD next
    ASELDW / CCD
  )
  OVRFLW * 1
)

```

```

| END OF OPCODE 27
|-----

```

```

1      C) ARITHMETIC INSTRUCTIONS (CONT'D)
1      =====

```

```

1      -----
1      OPCODE = 52

```

```

1      FMUL =
1      (IF (FCODE NEQ 2) =>
1          ASELDP; DBSEL next
1          TEMP02 ← (OPRY<16:0>@OPRY<16:0>) next
1          UNO ← (TEMP01<31> XOR TEMP02<31>) next
1          (IF TEMP01<31> => TEMP01 ← (MINUS TEMP01)<32:0>);
1          (IF TEMP02<31> => TEMP02 ← (MINUS TEMP02)<32:0>) next
1          TEMP03<63:0> ← (TEMP01<31:0> * TEMP02<31:0>) next
1          TEMP01<31:0> ← (TEMP03<63:0> ISB 16)<31:0> next
1          CARRY ← 0; OVRFLW ← 0 next
1          (IF UNO => TEMP01<31:0> ← (MINUS TEMP01)<31:0><31:0>) next
1          ASEL0W; CDD
1      );
1      (IF (FCODE EQL 2) => FAULT);
1      );

```

```

1      END OF OPCODE 52
1      -----

```

```

1      -----
1      OPCODE = 53

```

```

1      FDIU =
1      (IF (FCODE NEQ 2) =>
1          ASELDP; DBSEL next
1          TEMP02 ← (OPRY<16:0>@OPRY<16:0>) next
1          DOS ← TEMP01<31> UNO ← TEMP02<31> CARRY ← 0; OVRFLW ← 0 next
1          ABC ← (DOS XOR UNO) next
1          (IF DOS => (TEMP01<31:0>←(MINUS TEMP01)<31:0><31:0>TEMP01<32>+0));
1          (IF UNO => (TEMP02<31:0>←(MINUS TEMP02)<31:0><31:0>TEMP02<32>+0)) next
1          (DECODE (TEMP02 EQL 0) =>
1              (IF TEMP01<31> => OVRFLW ← 1) next
1              TEMP ← 0 next
1          );
1          Multiply the dividend by 2**16
1          TEMP03<47:0> ← (TEMP01<31:0>@TEMP<16:0>)<47:0> next
1          TEMP01<31:0> ← (TEMP03<47:0>/TEMP02<31:0>)<31:0> next
1          (IF ABC => TEMP01<31:0> ← (MINUS TEMP01)<31:0>) next
1          ASEL0W; CDD
1      );
1      OVRFLW ← 1
1      );
1      (IF (FCODE EQL 2) => FAULT);
1      );

```

```

1      END OF OPCODE 53
1      -----

```

```

1      01 LOGICAL INSTRUCTIONS
1      *****

```

```

1      -----
1      10PCODE = 24

```

```

      COMPAR :=
      (FCODE) ASLDR next
      UND = DPRA(15) next
      OPRA = (DPRA(15:0) MINUS DPRY(15:0))(15:0) next
      CARRY = DPRA(16)
      DVFPLW = ((UND XOR DPRY(15)) AND (UND XOR DPRA(15))) next
      ((IF ((NOT(DPRA(15) XOR DVFPLW)) AND (DPRA(14:0) EQL 0)) => CCDES = 0))
      ((IF (DPRA(15) XOR DVFPLW) => CCDES = 3))
      ((IF (NOT(DPRA(15) XOR DVFPLW)) AND (DPRA(14:0) NEQ 0) => CCDES = 1))
    )

```

```

1      END OF OPCODE 24
1      -----

```

```

1      10PCODE = 25

```

```

      DCOMPR :=
      ((IF (FCODE EQL 2) => FAULT))
      ((IF (FCODE NEQ 2) =>
        ASLDR) DORSEL next
        UND = TEMPDI(31) next
        TEMPDI = (TEMPDI(31:0) MINUS DPRY(15:0)DPRY(15:0)) next
        CARRY = TEMPDI(32)
        DVFPLW = ((UND XOR DPRY(15)) AND (UND XOR TEMPDI(31))) next
        ((IF ((NOT(TEMPDI(31) XOR DVFPLW)) AND (TEMPDI(30:0) EQL 0)) => CCDES = 0))
        ((IF ((TEMPDI(31) XOR DVFPLW) => CCDES = 3))
        ((IF ((NOT(TEMPDI(31) XOR DVFPLW)) AND (TEMPDI(30:0) NEQ 0)) => CCDES = 1))
      ))
    )

```

```

1      END OF OPCODE 25
1      -----

```

```

1      10PCODE = 33

```

```

      MBRMUM :=
      (FCODE) ASLDR next
      DPRA(15:0) = ((TEMPDI(15:0) XOR TEMPDI(31:0)) OR (TEMPDI(15:0) AND DPRY(15:0)))(15:0) next
      CARRY = 0; DVFPLW = 0; ASLDR / CC
    )

```

```

1      END OF OPCODE 33
1      -----

```

```

1      10PCODE = 34

```

```

      COMMR :=
      (ASLDR) / FCODE next
      DPRA(15:0) = ((TEMPDI(15:0) AND TEMPDI(31:15)))
      DPRY(15:0) = ((TEMPDI(15:0) AND DPRY(15:0)))
      CARRY = 0; DVFPLW = 0 next
      ((IF (DPRA EQL DPRY) => CCDES = 0))
      ((IF (DPRA GT DPRY) => CCDES = 1))
      ((IF (DPRA LSS DPRY) => CCDES = 3))
    )

```

```

1      END OF OPCODE 34
1      -----

```

```

1      D) LOGICAL INSTRUCTIONS (CONT'D)
1      .....

```

```

1      .....
1      OPCODE = 30

```

```

      PAND :=
      (ASEL: FCODE next
      OPR = (OPRA AND OPRY); CARRY = 0; OVRFLW = 0 next
      ASELW : CC
      )

```

```

1      END OF OPCODE 30
1      .....

```

```

1      .....
1      OPCODE = 31

```

```

      POP :=
      (ASEL: FCODE next
      OPR = (OPRA OR OPRY); CARRY = 0; OVRFLW = 0 next
      ASELW : CC
      )

```

```

1      END OF OPCODE 31
1      .....

```

```

1      .....
1      OPCODE = 32

```

```

      PXOR :=
      (ASEL: FCODE next
      OPR = (OPRA XOR OPRY); CARRY = 0; OVRFLW = 0 next
      ASELW : CC
      )

```

```

1      END OF OPCODE 32
1      .....

```

```

1      .....
1      OPCODE = 66

```

```

      BYTCOM :=
      ((IF (FCODE NEQ 3) => FAULT))
      (IF (FCODE EQL 3) =>
      ASEL: BYTE = 1 next
      PXI next BYTRD next
      BYTE = 0 ;
      (DECODE OPR<15> =>
      (DECODE (OPRA 1ST OPRY) => CCES = 3; CCES = 0; CCES = 1);
      CCES = 3
      )
      )

```

```

1      END OF OPCODE 66
1      .....

```

```

1      .....
1      OPCODE = 67

```

```

      USERMC :=
      !User macros
      ((IF (FCODE NEQ 3) => FAULT))
      !Byte compare and index
      (IF (FCODE EQL 3) =>
      BYTCOM next
      (DECODE PSECT => P(MREG) = (OPRM+1)<15:0>; R(MREG) = (OPRM+1)<15:0>)
      )

```

```

1      END OF OPCODE 67
1      .....

```

```

JUMP INSTRUCTIONS
*****

LCJUMP :=
((CODE CODE => (OPRY<15:7> + 0) OPRY<15:7> + w777) ; OPRY<6:0> + DCODE next
PCOUNT + PCOUNT + OPRY<15:0><15:0>)
))

|-----|
OPCODE = 40
JUMP :=
(DECODE ((CODE EQL 1) =>
  ((CODE next
    (DECODE AREG =>
      JEQL := ((IF ((CODES EQL 0) => PCOUNT + OPRY<15:0>);
      JNEQ := ((IF ((CODES NEQ 0) => PCOUNT + OPRY<15:0>);
      JGEQ := ((IF ((CODES EQL 1) OR ((CODES EQL 0) => PCOUNT + OPRY<15:0>);
      JLSS := ((IF ((CODES EQL 3) => PCOUNT + OPRY<15:0>);
      JDVP := ((IF (DVRFLW => PCOUNT + OPRY<15:0>);
      JCRR := ((IF (CARRY => PCOUNT + OPRY<15:0>);
      JPOT := ((IF POT => PCOUNT + OPRY<15:0>);
      JBST := ((IF BST => PCOUNT + OPRY<15:0>);
      JMP := (PCOUNT + OPRY<15:0>);
      JSTP := (STP + 1) PCOUNT + OPRY<15:0>);
      JSTP1 := ((IF STOP1 => STP + 1) PCOUNT + OPRY<15:0>);
      JSTP2 := ((IF STOP2 => STP + 1) PCOUNT + OPRY<15:0>);
      (PCOUNT + OPRY<15:0>);
      (PCOUNT + OPRY<15:0>);
      (PCOUNT + OPRY<15:0>);
      (PCOUNT + OPRY<15:0>);
    ))
  ))
  LCJUMP
))

| END OF_OPCODE 40
|-----|

|-----|
OPCODE = 42
JMPLM :=
(DECODE ((CODE EQL 1) =>
  ((CODE) OPRA + PCOUNT<15:0> next
    (DECODE PSELECT => R0(AREG) + OPRA<15:0> ; R1(AREG) + OPRA<15:0> next
      PCOUNT + OPRY<15:0>)
  ))
  FAULT
))

| END OF_OPCODE 42
|-----|

|-----|
OPCODE = 41
JUMPIX :=
!Index jump
(DECODE ((CODE EQL 1) =>
  ((ASLR next FDCODE next
    ((IF (OPRA MEQ 0) =>
      OPRA + (OPRA-1)<15:0> next
      PCOUNT + OPRY<15:0>);
    (DECODE PSELECT => R0(AREG) + OPRA<15:0> ; R1(AREG) + OPRA<15:0>);
  ))
  ))
  !Indirect local jump
  ((DECODE SECODE => OPRY<15:7> + 0) OPRY<15:7> + w777) ; OPRY<6:0> + DCODE next
  MIMADD + (PCOUNT+OPRY<15:0><15:0> next
  MIMPEF next
  PCOUNT + MEMVAL<15:0>)
  )

| END OF_OPCODE 41
|-----|

```



```

1      1) JUMP INSTRUCTIONS (CONT'D)
1      *****

```

```

1      -----
1      OPCODE = 43

```

```

      JMPFM =
      (IF (FCODE EQL 0) => FAULT))
      (IF (FCODE EQL 1) =>
        (Local)
        (decode scode => opy<15:7>*8; opy<15:7>*1777))
        opy<7:0>:=dcode next
        MEMADD = (PCOUNT+OPRY<15:0><15:0> next
        OPRY<15:0> = PCOUNT next
        MEMOUT(PCOUNT + (MEMADD+1)<15:0>
      )
      (IF (FCODE EQL 2) OR (FCODE EQL 3) =>
        FCODE next
        MEMADD = OPRY<15:0> next
        OPRY<15:0> = PCOUNT next
        MEMOUT
        PCOUNT = (MEMADD+1)<15:0>
      )
    )

```

```

1      END OF OPCODE 43
1      -----

```

```

1      -----
1      OPCODE = 44

```

```

      JMPZPD =
      (IFCODE (FCODE EQL 1) =>
        (ASCLR) FCODE next
        (IF (OPRA EQL 0) => PCOUNT = OPRY<15:0>)
      )
      (Local) jump equal
      (IF (CODES<0> EQL 0) => LCJUMP)
    )

```

```

1      END OF OPCODE 44
1      -----

```

```

1 1 JUMP INSTRUCTIONS (CONT'D)
1 .....

```

```

1 OPCODE = 45

```

```

JMPNZP :=
(DDCODE (FCODE EQL 1) =>
  (ASSELR) FCODE next
  (IF (OPPA NEQ 0) => PCOUNT + OPXY(15:0))
  )
  (Local jump not equal
  (IF (CCDS<0> NEQ 0) => LCJUMP)
  )
)

```

```

1 END OF OPCODE 45
1-----

```

```

1-----
1 OPCODE 46

```

```

JMPPOS :=
(DDCODE (FCODE EQL 1) =>
  (ASSELR) FCODE next
  (IF (OPPA<15> EQL 0) => PCOUNT + OPXY(15:0))
  )
  (IF (CCDS EQL 1) OR (CCDS EQL 0) => LCJUMP)
  )
)

```

```

1 END OF OPCODE 46
1-----

```

```

1-----
1 OPCODE = 47

```

```

JMPNEG :=
(DDCODE (FCODE EQL 1) =>
  (ASSELR) FCODE next
  (IF (OPPA<15> EQL 1) => PCOUNT + OPXY(15:0))
  )
  (Local jump less than
  (IF (CCDS EQL 3) => LCJUMP)
  )
)

```

```

1 END OF OPCODE 47
1-----

```

1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100. 101. 102. 103. 104. 105. 106. 107. 108. 109. 110. 111. 112. 113. 114. 115. 116. 117. 118. 119. 120. 121. 122. 123. 124. 125. 126. 127. 128. 129. 130. 131. 132. 133. 134. 135. 136. 137. 138. 139. 140. 141. 142. 143. 144. 145. 146. 147. 148. 149. 150. 151. 152. 153. 154. 155. 156. 157. 158. 159. 160. 161. 162. 163. 164. 165. 166. 167. 168. 169. 170. 171. 172. 173. 174. 175. 176. 177. 178. 179. 180. 181. 182. 183. 184. 185. 186. 187. 188. 189. 190. 191. 192. 193. 194. 195. 196. 197. 198. 199. 200. 201. 202. 203. 204. 205. 206. 207. 208. 209. 210. 211. 212. 213. 214. 215. 216. 217. 218. 219. 220. 221. 222. 223. 224. 225. 226. 227. 228. 229. 230. 231. 232. 233. 234. 235. 236. 237. 238. 239. 240. 241. 242. 243. 244. 245. 246. 247. 248. 249. 250. 251. 252. 253. 254. 255. 256. 257. 258. 259. 260. 261. 262. 263. 264. 265. 266. 267. 268. 269. 270. 271. 272. 273. 274. 275. 276. 277. 278. 279. 280. 281. 282. 283. 284. 285. 286. 287. 288. 289. 290. 291. 292. 293. 294. 295. 296. 297. 298. 299. 300. 301. 302. 303. 304. 305. 306. 307. 308. 309. 310. 311. 312. 313. 314. 315. 316. 317. 318. 319. 320. 321. 322. 323. 324. 325. 326. 327. 328. 329. 330. 331. 332. 333. 334. 335. 336. 337. 338. 339. 340. 341. 342. 343. 344. 345. 346. 347. 348. 349. 350. 351. 352. 353. 354. 355. 356. 357. 358. 359. 360. 361. 362. 363. 364. 365. 366. 367. 368. 369. 370. 371. 372. 373. 374. 375. 376. 377. 378. 379. 380. 381. 382. 383. 384. 385. 386. 387. 388. 389. 390. 391. 392. 393. 394. 395. 396. 397. 398. 399. 400. 401. 402. 403. 404. 405. 406. 407. 408. 409. 410. 411. 412. 413. 414. 415. 416. 417. 418. 419. 420. 421. 422. 423. 424. 425. 426. 427. 428. 429. 430. 431. 432. 433. 434. 435. 436. 437. 438. 439. 440. 441. 442. 443. 444. 445. 446. 447. 448. 449. 450. 451. 452. 453. 454. 455. 456. 457. 458. 459. 460. 461. 462. 463. 464. 465. 466. 467. 468. 469. 470. 471. 472. 473. 474. 475. 476. 477. 478. 479. 480. 481. 482. 483. 484. 485. 486. 487. 488. 489. 490. 491. 492. 493. 494. 495. 496. 497. 498. 499. 500. 501. 502. 503. 504. 505. 506. 507. 508. 509. 510. 511. 512. 513. 514. 515. 516. 517. 518. 519. 520. 521. 522. 523. 524. 525. 526. 527. 528. 529. 530. 531. 532. 533. 534. 535. 536. 537. 538. 539. 540. 541. 542. 543. 544. 545. 546. 547. 548. 549. 550. 551. 552. 553. 554. 555. 556. 557. 558. 559. 560. 561. 562. 563. 564. 565. 566. 567. 568. 569. 570. 571. 572. 573. 574. 575. 576. 577. 578. 579. 580. 581. 582. 583. 584. 585. 586. 587. 588. 589. 590. 591. 592. 593. 594. 595. 596. 597. 598. 599. 600. 601. 602. 603. 604. 605. 606. 607. 608. 609. 610. 611. 612. 613. 614. 615. 616. 617. 618. 619. 620. 621. 622. 623. 624. 625. 626. 627. 628. 629. 630. 631. 632. 633. 634. 635. 636. 637. 638. 639. 640. 641. 642. 643. 644. 645. 646. 647. 648. 649. 650. 651. 652. 653. 654. 655. 656. 657. 658. 659. 660. 661. 662. 663. 664. 665. 666. 667. 668. 669. 670. 671. 672. 673. 674. 675. 676. 677. 678. 679. 680. 681. 682. 683. 684. 685. 686. 687. 688. 689. 690. 691. 692. 693. 694. 695. 696. 697. 698. 699. 700. 701. 702. 703. 704. 705. 706. 707. 708. 709. 710. 711. 712. 713. 714. 715. 716. 717. 718. 719. 720. 721. 722. 723. 724. 725. 726. 727. 728. 729. 730. 731. 732. 733. 734. 735. 736. 737. 738. 739. 740. 741. 742. 743. 744. 745. 746. 747. 748. 749. 750. 751. 752. 753. 754. 755. 756. 757. 758. 759. 760. 761. 762. 763. 764. 765. 766. 767. 768. 769. 770. 771. 772. 773. 774. 775. 776. 777. 778. 779. 780. 781. 782. 783. 784. 785. 786. 787. 788. 789. 790. 791. 792. 793. 794. 795. 796. 797. 798. 799. 800. 801. 802. 803. 804. 805. 806. 807. 808. 809. 810. 811. 812. 813. 814. 815. 816. 817. 818. 819. 820. 821. 822. 823. 824. 825. 826. 827. 828. 829. 830. 831. 832. 833. 834. 835. 836. 837. 838. 839. 840. 84

.....

1. $\forall x \sim (x \in \omega \rightarrow x \in \omega)$ 2. $\forall x (x \in \omega \rightarrow x \in \omega)$

```

11 next = next node
12 if next == null:
13     return head
14     return None
15     return head
16     return head
17     return head
18     return head
19     return head
20     return head
21     return head
22     return head
23     return head
24     return head
25     return head
26     return head
27     return head
28     return head
29     return head
30     return head
31     return head
32     return head
33     return head
34     return head
35     return head
36     return head
37     return head
38     return head
39     return head
40     return head
41     return head
42     return head
43     return head
44     return head
45     return head
46     return head
47     return head
48     return head
49     return head
50     return head
51     return head
52     return head
53     return head
54     return head
55     return head
56     return head
57     return head
58     return head
59     return head
60     return head
61     return head
62     return head
63     return head
64     return head
65     return head
66     return head
67     return head
68     return head
69     return head
70     return head
71     return head
72     return head
73     return head
74     return head
75     return head
76     return head
77     return head
78     return head
79     return head
80     return head
81     return head
82     return head
83     return head
84     return head
85     return head
86     return head
87     return head
88     return head
89     return head
90     return head
91     return head
92     return head
93     return head
94     return head
95     return head
96     return head
97     return head
98     return head
99     return head
100    return head

```

! END OF EXERCISE

COMPLETION = 63

```

1: repeat left shift
2: LSH5 :=
3:   CARRY = 0
4:   (DECODE ECODE =>
5:     LALS := LASHLP next
6:     (LMS = COMPACT(5) next
7:       CMMA = (CMMA IS 0 MREG) next
8:       OVERLW = (LMS XOR CMMA(15)) ASLOW = CC
9:     )
10:  )
11:   LLS := LSHLP next
12:   (CMMA(15:0) = (COMPACT(15:0) IRL MREG))
13:   OVERLW = 0 next
14:   ASLOW = CC
15: )
16: LMD := LSHLP next
17:   (LMS = LSHLP(3) next
18:     (LMD = (LMD(1) IS 0 MREG) next
19:       OVERLW = (LMS XOR LMD(3)) ASLOW = CC
20:     )
21:   )
22: LLD := LSHLP next
23:   (LMD(3:0) = (LMD(3:0) IRL MREG) next
24:     OVERLW = 0 ASLOW = CC
25:   )

```

1 (MID OF OCTOBER 61)

1
UNCLASSIFIED

```
DO FOR :=  
(  
    'I/O COMMAND'  
    IOP := (IF (CODE EQ 0) =>  
        IOP := 1; P := PCOUNT next  
        PCOUNT := #148 next  
        MEMADD := #148 next  
        MEMREF next  
        IP := MEMVAL(15:0) DPRY(13:0) + MEMVAL(13:0) DPRY(15:14) + 0 next  
        MEMOUT next  
    'execute I/O instruction here'  
    PCOUNT := P next  
    haltout error  
    )  
    'Branch fetch'  
    BF := (IF (CODE EQ 1) OR (CODE EQ 3) =>  
        FCODE next  
        SP(8) = DPRY(15);  
        (IF (DPRY(15) EQ 1) => SP(8) + 1) next  
        DPRY(15:14) = 2 next  
        MEMOUT  
    )  
    'Ready to execute'  
    PEX := (IF (CODE EQ 2) =>  
        P1 next  
        MEMADD = DPRY(15:0) ;  
        PCOUNT = (DPRY(15:0)+1)(15:0) next  
        P1MP = PCOUNT next  
        MEMREF next  
        IR = MEMVAL(15:0) next  
        REXFLG = 1  
    )  
    )  
);
```

! END OF UNPCODE 35

OPCODE DECODING

EXCODE :=

EXCODE DECODE :=

| | OP | MOVL |
|-----------|-----|--|
| BYTEOP: | 100 | 16 |
| LOAD: | 101 | 11 |
| COMP: | 102 | 12-13 |
| UCTPL: | 103 | 14-15 |
| BYTLDX: | 104 | 17 |
| LOADI: | 105 | 16 |
| ZEROP: | 106 | 16 |
| LOADP: | 107 | 18 |
| LGPSFT: | 110 | 19 |
| RGPSFT: | 111 | 19 |
| DIGPSFT: | 112 | 20 |
| DWLGPSFT: | 113 | 20 |
| RLSFT: | 114 | 20 |
| RLPSFT: | 115 | 21 |
| DRLSFT: | 116 | 21 |
| DRLPSFT: | 117 | 21 |
| SUBTCT: | 120 | 23 |
| DSPTCT: | 121 | 23 |
| ADD: | 122 | 23 |
| DADD: | 123 | 23 |
| COMPAR: | 124 | 27 |
| DCOMPAR: | 125 | 27 |
| MULT: | 126 | 25 |
| DIVIDE: | 127 | 25 |
| PAND: | 130 | 28 |
| POP: | 131 | 28 |
| PROB: | 132 | 28 |
| MS-SUB: | 133 | 27 |
| COMMR: | 134 | 27 |
| LOCCRM: | 135 | 34 |
| FAULT: | 136 | Not assigned |
| FAULT: | 137 | Trig and Hyper functions |
| JUMP: | 140 | 29 |
| JUMPIX: | 141 | 29 |
| JMPIXN: | 142 | 29 |
| JMPIXN: | 143 | 30 |
| JMPZPD: | 144 | 31 |
| JMPNZPD: | 145 | 31 |
| JMPNPD: | 146 | 31 |
| JMPNEG: | 147 | 31 |
| FSUB: | 150 | 24 |
| FADD: | 151 | 24 |
| FML: | 152 | 26 |
| FDIV: | 153 | 26 |
| LOADPD: | 154 | 11 |
| STADPD: | 155 | 22 |
| DMUL: | 156 | Double multiply |
| DDVD: | 157 | Double divide |
| LITPSFT: | 160 | 32 |
| LITLSFT: | 161 | 32 |
| LITSUB: | 162 | 33 |
| LITLCH: | 163 | 33 |
| BYTSUB: | 164 | 24 |
| BYTADD: | 165 | 24 |
| BYTCOM: | 166 | 28 |
| USEPMC: | 167 | 28 |
| FAULT: | 170 | Input/Output Instructions (OPCODES 70 to 77) |
| FAULT: | 171 | |
| FAULT: | 172 | |
| FAULT: | 173 | |
| FAULT: | 174 | |
| FAULT: | 175 | |
| FAULT: | 176 | |
| FAULT: | 177 | |

11

EXCODE := (TEMP + TEMP)

1 NOOP for I/O Instructions

PCOUNT = (TEMP * TEMP) ;Downs for breakpoint feature

EXECLD

1 MACHINE CYCLE
1

```

CYCLE =
1 MEMADD = P next
  PCOUNT = (P+1)<15:0> next
  MEMPT = next
  JP = MEMVAL<15:0> next
  RPT1 = PIXFLG = R next
  OPDCDD = next
  (DECODE PIXFLG =)
    (IF ((PCOUNT EQL PTEMP) OR (PCOUNT EQL (PTEMP+1)<15:0>)) =)
      (PCOUNT = (P+2)<15:0> + PTEMP + 0)
    )
  RPT1
  )
  ) next
  P = PCOUNT next
  (DECODE STP =)
    (INTPT next
      (IF (BRVPT EQL P) =) BREAK) next
    )
  )
  STP = 0
  )
  )

```

1 END OF UYK20 ISP

Appendix A:
Phase II Comparative Evaluation of MCF Computer Architectures

Phase II
Comparative Evaluation of the
MCF Computer Architectures

S.H. Fuller, G. Mathew, and L. Szewerenko

January 15, 1978
Department of Computer Science
Carnegie-Mellon University
Pittsburgh, PA 15213

This work has been supported by the Army Research Office under contract number DAAG29-77-C-0034.

Abstract

This study was undertaken to determine the relative efficiency of the following architectures:

UYK-7
UYK-19
UYK-20
GYK-12
AYQ-21 (PDP-11)

It is part of the second phase of a study being conducted under the Army/Navy Military Computer Family (MCF) program to determine the relative life cycle cost of Army/Navy computer based systems as a function of computer architecture. In Phase I of this study, an Army/Navy Computer Family Architecture (CFA) committee recommended, in August 1976, that the PDP-11 architecture be adopted as a future standard military computer architecture. The other four architectures are the ones in most common use today in Army/Navy computer applications.

From a set of 160 test programs (16 different algorithms) written by 16 different programmers we found:

| <i>Program Size</i>
(S measure) | <i>Execution Efficiency</i> | |
|------------------------------------|---|--|
| | <u>Memory</u>
<u>Activity</u>
(M measure) | <u>Processor</u>
<u>Activity</u>
(R measure) |
| PDP-11 (0.82) | UYK-20 (0.73) | UYK-20 (0.77) |
| UYK-20 (0.89) | | |
| UYK-19 (0.93) | PDP-11 (0.88) | GYK-12 (0.96) |
| | GYK-12 (0.96) | PDP-11 (1.03) |
| GYK-12 (1.14) | | UYK-7 (1.12) |
| UYK-7 (1.30) | UYK 19 (1.18) | UYK-19 (1.17) |
| | UYK-7 (1.38) | |

In each column the five architectures are ranked according to performance in that particular measure. The S measure is a measure of relative program size, M measures the relative number of memory accesses used and R measures the relative number of CPU operations needed. The architectures are clustered into groups based on gaps in performance which were statistically significant at a practical level (i.e, the gaps in performance were statistically significant at the 95% confidence level). The numbers in parenthesis give the average performance for an architecture in this study. For example, a machine with an S measure of 0.80 would require only 80% of the memory required by the average of these machines (20% less than average), while one with an S measure of 1.50 would require 50% more memory than the average.

Introduction

The question of the relative cost effectiveness of several different computers in the same application has traditionally been answered by the use of benchmark programs executed on the candidate machines. This technique unfortunately confounds the efficiency of the instruction set with the speed of the hardware used to implement it. Advances in hardware technology will, more often than not, obsolete the hardware long before the usefulness of the software declines. In such cases the question of long term cost effectiveness can only be answered in terms of the efficiency of the instruction set. An efficient instruction set will be amenable to cost effective implementation in state of the art technologies at any point of the software's life cycle.

The purpose of this study is to evaluate the efficiency of several computer architectures independently of their hardware implementations. The following definition of computer architecture was used in this study (and is the same definition as used by the CFA Committee [MC46]):

Computer Architecture: The structure of the computer a programmer needs to know in order to write any time independent, machine language program that will run correctly on the computer.

Thus an efficient architecture will have the property that a hardware realization of the architecture will be more cost effective than a technologically similar realization of a less efficient architecture.

The results of this evaluation will be joined with the concurrently proceeding Software Support Evaluation and Life Cycle Cost Evaluation. Together, they will provide an analysis of the cost effectiveness of selecting each of the MCF architectures (UYK20, GYK12, UYK19, UYK7, PDP11) for implementation as a family of machines for use in Army and Navy Applications.

Overview

The methodology used in this study is based on a similar previous study for the CFA Committee comparing Alternative commercial architectures [FU76]. However, several significant improvements have been made in the methodology of this second study. Briefly, the differences are:

1. The set of test programs has been improved to be more uniform in size and wider in scope; The individual tests are more precisely directed at architectural features.
2. The dynamic program measures have been extended to provide information on implementability over a range of hardware parallelism, as well as hardware speed.
3. The processor activity measure has been completely redefined. The

original R measure was found to be highly correlated with the original memory activity measure, and thus provided little additional information. It also failed to capture the inherent cost differences between simple and complex processor computations.

4. The method of computing program measures has been automated.

5. A superior statistical design was chosen which allowed more significant results to be extracted from the program measures.

A set of test programs was selected to test significant applications or capabilities of the architectures. Each program was described in a Program Description Language (PDL) which specified the algorithm to be used but left unspecified the exact machine level implementation of the algorithm. All test programs were designed to be writable by a test programmer in one or two pages of machine code.

Sixteen test programmers were selected to write test programs for the five MCF Architectures. Each programmer was assigned two programs to be implemented on all five architectures. The assignment was done according to a statistical design which attempted to separate architecture effects from programmer and program effects. The programs coded by the test programmers were executed using a standard set of test data on an ISP simulator written for each machine. The ISP simulator gathered statistics on the execution of the programs. Measures of efficiency computed from these statistics were used in an analysis of variance to determine the relative efficiency of each architecture.

Each phase of this process is discussed in more detail below.

Selection of Test Programs

The set of test programs used in the MCF evaluation was constrained by budget limitations and the statistical use to be made of the results. Validity of the statistical results required that the programs be a representative set of the kind of operations performed by military computers. Along these lines, it was also considered important that the programs test all significant aspects of the architectures. These considerations would indicate the desirability of a large set of test programs. However, the analysis required that each program be coded frequently enough to allow significant statistical inferences to be made. Thus budgetary constraints forced a tradeoff between number of tests, length of test, and frequency of coding.

A set of 16 test programs divided into four categories was ultimately selected for the evaluation. The basis of the individual selections was twofold. First, a list of important architectural features was assembled. Features to be tested were.

- Interrupt handling and I/O
- Executive/ User interaction
- Control and branching constructs
- Integer arithmetic
- Floating Point operations
- Character and Bit processing

Addressing mode flexibility
 Ability to address large data structures

Second, a set of significant tasks to be performed were considered:

- Real time processing
- Handling multiple processes
- Communications processing
- Display processing
- Fast table lookup
- Packing and Unpacking data
- Sorting
- Manipulation of list structures
- Minimal Difference Search
- Character processing

Attempting to maximally cover the two sets above resulted in the selection of the 16 test programs described below.

INTERRUPTS AND TRAPS

0. TTY Input Driver

This is a driver for a simple interrupt driven device. Important characteristics are a low transfer rate (bytes per interrupt), minimal latency from interrupt signal to response, and high flexibility in the nature of the response. These characteristics preclude the use of a typical hardware channel (DMA transfer). The test is typical of a variety of slow speed devices.

1. Message Buffering and Transmission

A high speed DMA device is used to transmit data buffers. The driver's concern is to buffer transmission requests and maintain as high a transfer rate as possible. The computer performs no processing on the data transmitted. This test exercises the channel (DMA) I/O structure of the architecture.

2. Multiple Priority Interrupt Handler

Interrupts from four devices of unequal priority are directed to the appropriate device handlers. The I/O request which is thereby completed is added to the executive's queue so that the appropriate actions may be taken relative to the requesting process. The test performs only the interrupt fielding and request queuing functions. The model is applicable to a variety of real time applications.

3. Virtual Memory Exchange

A protected subroutine facility is provided by a pair of executive calls. The test program performs the memory space and register changes necessary to transfer control. The test measures supervisor call and context swap costs.

MISCELLANEOUS

4. Scale_Vector_Display

Given a display list and a scale factor, the program produces a scaled display list. The program is a test of integer manipulation and fixed field extraction.

5. Array_Manipulation- LU Decomposition

Solution of simultaneous equations using standard Gaussian elimination. Floating point operations, multiple indexing, and nested iteration capabilities are tested.

6. Target Tracking

Given the coordinates of an object, find the closest element to it in a given table. This tests floating point comparison as well as the costs of performing contorted array searches.

7. Digital Communications Processing

This program directs messages to various output lines depending upon their destinations. Fast search and block move capabilities are tested.

ADDRESS MANIPULATION

8. Hash Table Search

The problem is to locate the position a key would occupy in a hash table. This involves address and integer manipulations and indexing.

9. Linked List Insertion

Given a doubly linked list in ascending order, insert a new entry. The test involves pointer extraction and following.

10. Presort on Large Address Space

Manipulate the elements of a very large randomly ordered array to form a partially ordered binary tree. The array is sufficiently large (order 1 Mbyte) that it is necessary to manipulate the page (segment) address registers to access it. This is a test of the cost of randomly addressing a very large address space.

11. Autocorrelate on Large Address Space

This test is complementary to test 10. An autocorrelation is performed on an array large enough to require manipulation of page registers. Floating point and sequential access of large address spaces are tested.

CHARACTER AND BIT MANIPULATION

12. Character Search

A character string is scanned looking for an occurrence of a specified string. This program tests character accessing abilities.

13. Boolean Matrix Transpose

This program takes a bit matrix and reflects it about its diagonal. Ability to access and move bits is tested.

14. Record Unpacking

This test program takes an array of tightly packed bit fields and a format string indicating the size of each field and unpacks the fields into another array. The ability to do general field extraction is tested.

15. Vector to Scan Line Conversion

A list of vectors is converted to an equivalent scan line display. This tests bit addressing capabilities as well as some integer manipulations.

Specification and Control of Test Programs

The algorithm to be used in each program was specified in a high order language. The programmers were allowed to make any optimizations that a clever compiler could make, but were not allowed to change the algorithm used. With the exception of the interrupt and trap class of tests, all tests were specified as subroutines; this standardized input/result handling. The calling conventions were specified for each machine in terms of a sample instruction sequence which would produce the machine state to be expected at entry. These steps were used to restrict the variance due to the difference between programmers without restricting their ability to make optimal use of the machine.

Several conventions were adopted with respect to the non- I/O programs. All programs were required to be reentrant. A stack area was supplied on all machines for use by the programmers. The subroutines were not allowed to alter any data which was on the stack prior to the call, nor were they permitted to leave any items on the stack subsequent to the return. Finally, The subroutines were required to save and restore any processor registers which they altered.

Assignment of Test Programs

Test programmers were assigned test programs in accordance with the statistical design chosen. Each programmer implemented two programs on all five architectures. Pairs of programmers received identical program assignments. The suggested order of writing was different for each programmer to avoid

algorithm/machine compatibility interactions. The exact design of the experiment is explained in the analysis section. The assignments are displayed below.

Table 1. Program Assignment

| Pgmr | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|------|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| 0 | | | | | | | | * | * | | | | | | | |
| 1 | | | | | | * | | | | | * | | | | | |
| 2 | | | | | | | * | | | * | | | | | | |
| 3 | | | | | * | | | | | | | * | | | | |
| 4 | | | | * | | | | | | | | | * | | | |
| 5 | * | | | | | | | | | | | | | | * | |
| 6 | | | * | | | | | | | | | | | * | | |
| 7 | * | | | | | | | | | | | | | | | * |
| 8 | * | | | | | | | | | | | | | | | * |
| 9 | | | * | | | | | | | | | | | * | | |
| 10 | | * | | | | | | | | | | | | | * | |
| 11 | | | | * | | | | | | | | * | | | | |
| 12 | | | | | * | | | | | | | | * | | | |
| 13 | | | | | | * | | | * | | | | | | | |
| 14 | | | | | | * | | | | * | | | | | | |
| 15 | | | | | | | * | * | | | | | | | | |

Program/Machine in Suggested Order

| Pgmr | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|----|----|----|----|----|
| 0 | 7/20 | 8/12 | 7/19 | 7/7 | 7/11 | 8/11 | 8/7 | 8/19 | 7/12 | 8/20 | | | | | | |
| 1 | 5/12 | 10/19 | 10/20 | 5/11 | 5/20 | 5/19 | 10/12 | 10/11 | 10/7 | 5/7 | | | | | | |
| 2 | 9/12 | 6/11 | 6/20 | 6/12 | 9/19 | 6/19 | 9/20 | 6/7 | 9/11 | 9/7 | | | | | | |
| 3 | 4/11 | 4/20 | 11/19 | 4/7 | 11/7 | 4/19 | 11/12 | 11/20 | 4/12 | 11/11 | | | | | | |
| 4 | 3/12 | 3/19 | 12/12 | 12/11 | 12/20 | 12/19 | 3/11 | 3/20 | 3/7 | 12/7 | | | | | | |
| 5 | 1/19 | 14/12 | 14/19 | 1/12 | 1/20 | 1/11 | 14/7 | 14/20 | 14/11 | 1/7 | | | | | | |
| 6 | 2/19 | 2/7 | 2/12 | 2/11 | 13/12 | 2/20 | 13/19 | 13/20 | 13/7 | 13/11 | | | | | | |
| 7 | 15/7 | 0/7 | 0/20 | 0/19 | 0/12 | 15/20 | 15/19 | 0/11 | 15/12 | 15/11 | | | | | | |
| 8 | 15/7 | 15/12 | 15/11 | 0/12 | 0/7 | 15/19 | 0/19 | 15/20 | 0/20 | 0/11 | | | | | | |
| 9 | 13/19 | 2/11 | 2/20 | 13/11 | 2/7 | 2/19 | 13/12 | 13/20 | 13/7 | 2/12 | | | | | | |
| 10 | 14/12 | 1/7 | 1/19 | 1/12 | 14/7 | 1/11 | 14/19 | 14/20 | 1/20 | 14/11 | | | | | | |
| 11 | 12/12 | 3/12 | 12/20 | 3/19 | 12/11 | 3/20 | 3/11 | 3/7 | 12/19 | 12/7 | | | | | | |
| 12 | 11/7 | 11/19 | 4/7 | 4/12 | 4/19 | 11/12 | 11/11 | 4/20 | 4/11 | 11/20 | | | | | | |
| 13 | 9/20 | 9/19 | 6/20 | 6/11 | 9/7 | 9/12 | 6/19 | 6/7 | 6/12 | 9/11 | | | | | | |
| 14 | 10/7 | 10/19 | 10/20 | 5/7 | 5/12 | 10/12 | 5/19 | 10/11 | 5/11 | 5/20 | | | | | | |
| 15 | 8/12 | 8/11 | 7/11 | 7/12 | 7/20 | 8/20 | 7/7 | 8/7 | 7/19 | 8/19 | | | | | | |

Debugging and Execution Testing

An ISPL description of each machine was used to produce an ISPL simulator for each machine[BA76]. Programmers debugged their programs using these simulators. A standard set of test data was defined for each program. A program was defined to be debugged when it could properly execute on this test data. This provides a reasonable assurance of the applicability of the measures obtained without requiring proofs of the correctness of the programs. A subset of this test data was used for evaluation of execution efficiency. The ISPL simulator maintains counters of various memory accesses as well as frequency of execution of each part of the simulator. These counters provided the execution statistics for use in computing the architecture measures.

Measures of an Architecture's Performance

The performance of an architecture on the test programs is measured by the efficiency of the test programs written for that particular architecture. Quantification of the concept of an efficient program allows the comparison of different architectures independent of their implementation. The measures used by the MCF evaluation are such a quantification in terms of space and time.

An efficient program is one which requires a small amount of storage and executes in a short amount of time. Three classes of measures were used to capture this concept. The S measure is a measure of the storage requirements of a program. The M and R measures are measures of execution efficiency.

S MEASURE - TEST PROGRAM SIZE

The S measure is defined as the number of bytes of memory required by the test program. This includes locals allocated on the stack as well as own variables. For the Interrupt and Trap test programs, this also includes memory allocated to interrupt vectors used by the test program. Excluded from the S measure are the parameter block and parameters passed to the routine as well as any global data structures to which the routine has access. This was done to avoid adding a fixed overhead of significant size to each S measure.

A single exception to the parameter exclusion principle was made. Test program 14, Record Unpack, allowed the programmer to choose a representation for the format string. Optimal packing would cause each entry in this string to occupy 6 bits. Because a tradeoff decision between packing efficiency and accessing difficulty was allowed, the size of this parameter was included in the S measure for this program.

For those test programs in which multiple calls were measured, the the stack usage could conceivably vary between calls. The S measure in this case is defined as the maximum of the individual S measures.

EXECUTION EFFICIENCY MEASURES

The time required to execute a given program on a given machine is clearly highly dependant upon the hardware implementation of the machine. An arbitrary architecture can be implemented to execute its instruction set at an arbitrarily fast rate (limited of course by current gate technology). The execution time of a given program is determined by two factors: The amount of processing required, and the rate at which processing is done. The former is dependant upon the program and architecture, the latter upon the hardware implementation. An efficient architecture will minimize the processing required, allowing the most cost effective implementations.

Selection of measures of processing required by a program allows the comparison of the efficiencies of several architectures. Taking instructions as special cases of programs, such measures must, because of the separation into factors assumed above, reflect the differences in execution times of instructions in current implementations. This provides a selection criterion for measures.

Consider the following 3 example instructions selected from the familiar 360/370 architecture.

| | | | |
|----|----|----------|--------------------------------|
| 1. | L | 1,0(2) | load from memory |
| 2. | LM | 1,6,0(2) | load 6 regs from memory |
| 3. | AE | 2,0(2) | floating point add from memory |

These examples illustrate two orthogonal factors accounting for the differences in processing required between instructions. Example 2 would be expected to execute more slowly than 1 since it involves reading 5 more words from memory. Memory activity is thus an important factor in execution cost; The M measure was therefore defined as the number of bytes transferred to/from memory. On the other hand, examples 1 and 3 have the same memory activity, but 3 would be expected to execute more slowly. The processor activity involved in floating point operations increases their cost. Processor activity is thus an important factor; This is measured by the R measure. Both M and R are discussed in detail below.

The execution time model used in the MCF evaluation is represented by the following equation:

$$\text{TIME} = a * M + b * R$$

Where a and b are constants dependant upon the speed of the memory and processor hardware, respectively. M and R are measures of the processing costs involved in the architecture, independant of implementation.

Measure of Memory Activity - M

An important parameter of a computer system is the bandwidth of its processor/memory interface. Thus a significant determinant of program execution speed is the number of bytes the program transfers to or from memory. The M measure is a measure of memory activity.

The M measure is defined as the number of bytes read or written to main memory during the execution of the test program. Specifically, counting begins at the first instruction of the routine and ends when a return is executed. No activity of the calling routine is counted.

Three M measures were computed. These M measures reflect differences in the width of the memory (and therefore the minimum number of bytes which can be read from a given address). They are referred to as M8, M16, and M32 corresponding to 1, 2, and 4 byte wide memories, respectively.

Certainly, no one would implement the 16 bit machines with 32 bit memories without making some attempt at reasonable utilization of the wider memory. Thus, two adjustments to the M32 definition for the 16 bit machines were made. First, it is assumed that all multiple word references (double integer, floating point, etc.) were aligned on fullword boundaries. This is of course standard practice in most 32 bit machines. Second, the sequential nature of instruction fetch makes it highly desirable to have a 32 bit instruction buffer. Otherwise a sequence of 16 bit instructions would result in each instruction being fetched twice as the low and high halves of the 32 bit word were executed. This implementation was modeled by allowing instruction fetches to fetch 2 bytes, while all other memory accesses must use 4 byte words. These two adjustments define the 32 bit memory system assumed by M32 for the 16 bit machines.

Measure of Processor Activity - R

The activity of the processor during the execution of an instruction is simply the computation of a function. Complexity theory indicates that the cost of this computation can be measured by many step counting functions. Consideration of step counting functions applicable to digital implementations fails to restrict significantly the range of possible cost functions (consider two processors, one which is bit serial, the other uses table lookup in a ROM. Addition is expensive in the former, while all functions are of equal cost in the latter). It is therefore necessary to choose a cost function which represents an implementation that is reasonable given the current state of the art. This is the approach taken in the MCF study.

The R measure for a program is defined as the sum of the R measures for each instruction executed. The R measure of an instruction is defined as the number of CPU cycles required to execute it using the canonical CPU defined below. As for the M measure, no driver activity was included.

Two R measures were computed. One assumed a 16 bit wide ALU as would be used for low performance versions of the UYK7 and GYK12 and most versions of the PDP11, UYK19, and UYK20. The other assumed a 32 bit ALU as would be used for high performance versions of the 11, 19 and 20 and most versions of the 7 and 12. These two measures are referred to as R16 and R32.

MCF CANONICAL CPU

Definition of a reasonable complexity measure for instruction execution

necessitated the choice of a standard structure for the emulating CPU. The structure shown in figure 1 was chosen to be representative of typical medium performance implementations now in use. Data paths and ALU operations reflect the capabilities of current instruction serial hardware units.

Features of the CPU

The CPU includes a register ram, constant rom, temporary latches, as well as a memory address and data register and a parallel ALU. The width of these and the interconnecting busses is 16 bits for R16 and 32 bits for R32.

The register ram is a standard random access memory used to hold the accumulators, index registers, program counter, and stack pointers of the architecture. During a CPU cycle a single location may be read or written.

The constant rom contains a variety of useful constants for implementing the architecture in question.

The temporary latches are high speed registers used in the interpretation process. They may be read and written on the same cycle.

The ALU is a parallel arithmetic unit capable of integer addition, subtraction and negation, all the standard logical functions such as and and or, as well as n bit shifts and rotates. It is also capable of performing fixed bit substitutions, such as replacing the low byte of one bus with the low byte of the other. The condition codes may be set by its outputs.

Instruction Implementation

Several principles were adopted with respect to the R measure. These were intended to avoid unnecessary complexity. They also avoid arbitrarily penalizing architectures with unique features. Finally, they prevent overheads common to all interpretations from obscuring the differences between instructions. These are outlined below.

- 1) Instruction decode is excluded. The control operations involved are extremely implementation dependant and represent an unnecessary overhead for the R measure.
- 2) Memory mapping calculations are presumed to be performed by a separate unit and therefore require no CPU cycles. The activity of the memory map will simply make memory accesses more expensive and therefore is adequately measured by M.
- 3) The address for a memory access may be obtained from a variety of places such as the MAR, MDP, IR. This eliminates shuffling operations which are highly implementation dependant.
- 4) Inter-Instruction optimizations are not allowed.

MCF CANONICAL CPU




Figure 1

Calculation of R measures

The R measure for each instruction was obtained in two different ways depending upon the complexity of the instruction.

For relatively simple instructions, microcode was generated for the instruction. Adding this to the standard instruction fetch produced the CPU sequence for interpretation and therefore the number of cycles required.

Example 1.

R32 for UYK7 instruction LA 1,0(2)

1. MAR $\leftarrow$ INS REG<address> + REG[index 2]
2. REG[acc 1] $\leftarrow$ MDR

So the R measure is 2 + instruction fetch cost.

Example 2.

R32 for GYK12 instruction CMF 2,B

1. TMP1 $\leftarrow$ REG[acc 14]
2. TMP2 $\leftarrow$ REG[acc 2] and TMP1
3. TMP1 $\leftarrow$ MDR and TMP1
4. TMP2 = TMP1 (set CCs)

So the R measure is 4 + instruction fetch cost.

Complex instructions such as Integer multiply and divide and floating point operations were handled differently. Direct microcoding was deemed undesirable for several reasons. First, generating the microcode would be very time consuming. The effort expended would be far out of line with the accuracy required. Second, the generation of optimal microcode for such instructions is a research problem in itself. Finally, the optimal algorithm, if found, might require a control complexity sufficient to make it impractical. Since all machines would be charged the same basic cost for these operations, we decided to use a reasonable approximation.

The R measure for each of these complex instructions was established by a survey of implementation on current computers. Relative execution times were used to establish an approximate number of CPU cycles required to execute. This computation cost was then added to an operand fetch cost (as determined by microcoding) and an instruction fetch cost to determine the R measure of the instruction.

Example 1.

R32 for PDP11 MUL R1,R2

1. TMP0 $\leftarrow$ REG[r1]
2. TMP1 $\leftarrow$ REG[r2]
- (16 bit multiply computation, 20 cycles)
3. REG[r2] $\leftarrow$ TMPRESULT<0:15>
4. REG[r2+1] $\leftarrow$ TMPRESULT<16:31>

So the r measure is 4 + 20 + instruction fetch cost.

Instruction fetch was assumed to be accomplished by the following microcode:

1. MAR,TMP0 $\leftarrow$ REG[pc]

$$2. \text{RLG[pc]} \leftarrow \text{TMPO} + (\text{instruction size})$$

where the instruction size was determined by the instruction fetched. Architectures with varying length instructions were allowed to delay the pc increment operation until the instruction size was determined. Unconditional branches were allowed to dispense altogether with cycle 2. Conditional branches assumed no branch occurred; cycle 2 was completed. Thus instruction fetch requires 1 cycle for unconditional branches, and 2 for all other instructions.

Statistical Design for the Experiment

The general aim of this experiment is to identify the significant factors which influence the S, M and R measures with emphasis on the significance of the Architecture factor. The primary aim is to associate a quantitative measure with each architecture and to obtain confidence intervals on these measures at some predetermined level of statistical significance (.05). From these we can obtain statistically valid rankings of the architectures. A secondary objective is to obtain information on the variance of programmer ability and interactions of programmers and machines.

The method used to design and analyze the CFA measurements was based on the Analysis of Variance (ANOVA) technique. A rough definition of the technique as given by Scheffe [SC59] is: "ANOVA is a statistical technique for analyzing measurements depending on several kinds of effects operating simultaneously, to decide which kinds of effects are important and to estimate these effects."

The CFA experiment was set up on the assumption that the factors influencing the measurements are 1) Programmers 2) Test Programs and 3) Machines. The measurements to be analyzed are the various S, M and R measures obtained in the course of the experiment. The design involved five machines and sixteen test programs which are hopefully representative of the type of task that these machines would be called upon to handle in normal use. It involves 16 programmers who are assumed to be representative sample from the general population of graduate students at Carnegie-Mellon University. In the most desirable situation, the programmers' prior familiarity with the machines being tested would be uniform across all machines. The proliferation of the PDP11 architecture makes this virtually impossible to obtain. An effort was made to include in the study programmers who had no prior PDP11 experience as well as some who had experience with the NOVA (a UYK19 subset). Thus a secondary goal of the analysis was to determine if programmer familiarity was an important factor.

A complete factorial design would involve each programmer coding each test program on all the machines. This would involve coding 1280 (16*16*5) programs and would give complete information on all the relevant factors and interactions. Attractive as this is, budget considerations eliminated this design and a one-eighth fractional design was chosen which involved the coding of a total of 160 programs. In the trade-off we naturally lose some information on certain effects or interactions and obtain

only partial information on others. Since our primary goal was to obtain information on the machine effects, a design balanced with respect to machines was chosen. That is, each machine was given the same combinations of the other two factors. Hence 32 programs were coded for each machine. Each programmer was assigned 2 test programs to be done on all 5 machines.

The ANOVA model used for a complete factorial design would be:

$$Y_{ijk} = U + P_i + T_j + M_k + PT_{ij} + TM_{jk} + PM_{ik} + PTM_{ijk} + E_{ijk}$$

where the components are as below.

- Y_{ijk} : Measurement for the i 'th programmer, j 'th test program on the k 'th machine.
- U : Grand mean.
- P_i : Effect of the i 'th programmer.
- T_j : Effect of the j 'th test program.
- M_k : Effect of the k 'th machine.
- PT_{ij} : Effect of the interaction between the i 'th programmer and the j 'th test program.
- TM_{jk} : Effect of the interaction between the j 'th test program and the k 'th machine.
- PM_{ik} : Effect of the interaction between the i 'th programmer and the k 'th machine.
- PTM_{ijk} : Effect of the interaction between the i 'th programmer, the j 'th test program and the k 'th machine.
- E_{ijk} : A random variable distributed as $N(0, \sigma^2)$

A factor could be of two types - random or fixed. A factor in the design is said to be fixed if our inferences from the experiment are limited to exactly the levels of that factor which were chosen for the experiment. For example, in this design we are interested in comparing only these 5 specific machines and not in comparing them with any random architecture. Hence the Machine factor is a fixed factor and we would be interested in computing the effects of these 5 machines. A 'good' machine (low S, M and R) would have a low machine effect while a 'bad' machine would have a higher machine effect. Since the effects can be calculated to within an additive constant, the constant could be absorbed in the grand mean and unique effects obtained by setting the restriction $\sum_k M_k = 0$. This applies to all fixed effects. Now the 'best' machine would have a negative effect while the 'worst' machine would have a positive effect.

On the other hand the programmer and test program factors are random factors in this design. In the programmer case we would not like to limit our universe of inference to the 16 programmers chosen for this study. Instead we assume that these 16 programmers are a random sample from a population of programmers. Each P_i is a random variable with distribution $N(0, \sigma_p^2)$. The σ_p^2 is the variance of the programmer population. Note that $\sum_i P_i$ need not be equal to 0. In the random effect case we are interested in the variance of the means (σ_p^2) and not in the expected value of the mean which we have assumed to be 0.

A design like this one which has some of its factors fixed (M) and others random (P and T) is termed a mixed model. The interaction of a fixed and random factor is itself a random interaction. Thus all the interactions in this design are themselves random variables with mean 0 and different variances.

ANOVA models are valid only under certain restrictions on the random error term E_{ijk} . Each E_{ijk} must be normally distributed with mean 0 and variance σ^2 . Further each E_{ijk} must be independantly normally distributed (The covariance matrix of the column vector E is $\sigma^2 I$). In other words the Y_{ijk} 's themselves can be assumed to be random variables with different means, but having the same variance for all i, j and k . One way to check this would be to actually measure the variance of Y_{ijk} . Unfortunately we cannot estimate the variance as we have only one measurement on Y_{ijk} . We cannot also directly obtain an estimate of the error variance σ^2 .

The first obviously impractical solution is to repeat the entire experiment with the same group of programmers assuming that they have had amnesia in between. We would then get slightly different values for the Y_{ijk} 's and from the two sets could check whether the variances of the Y_{ijk} 's are equal and also obtain the variance of the random error term.

This dilemma can be resolved by assuming that certain higher order interactions are negligible and attributing their sums of squares along with their degrees of freedom to the the sum of squares due to error. In this way we obtain an upper bound on σ^2 . If the interactions were not actually 0 then we would be overestimating σ^2 and hence being overly conservative about the lengths of our confidence intervals. However this doesn't solve the problem of testing for normality and equal variance. In fact we believe that based on theoretical and intuitive considerations that the variance of the measures are not equal. We further postulate that the the standard deviation of any Y_{ijk} is directly proportional to the mean of Y_{ijk} and since the means are not equal, neither are the variances. The hypothesis that the standard deviation is directly proportional to the mean was validated by grouping the 160 data points for each measure into 80 pairs. A pair consists of the measures for the same test program on the same machine but coded by different programmers. The assumption made here is that differences between programmers are not pronounced and inso far as that assumption is wrong, we obtain a crude estimate of the mean and variance for each pair. The estimates are bound to be noisy as we are computing them from just 2 elements. A scatter plot of Log Variance was plotted against Log Mean and a straight line was fitted by the least squares method. The slope of the line was around 2 in all the cases which indicates that the variance is proportional to the square of the mean and hence that the standard deviation was proportional to the mean. The plots are shown in Appendix 2. An appropriate transformation of the data would equalize the variance approximately [SC59]. Since the std. deviation is proportional to the mean the appropriate variance stabilizing transform is the LOG transform. The ANOVA assumptions will be met if we model $\text{Log}(Y_{ijk})$ as an additive model.

$$\log Y_{ijk} = U + P_i + T_j + M_k + PT_{ij} + TM_{jk} + PM_{ik} + PTM_{ijk} + E_{ijk}$$

Exponentiating both sides we get the intuitively attractive multiplicative model:

$$Y_{ijk} = u * p_i * t_j * m_k * pt_{ij} * tm_{jk} * pm_{ik} * ptm_{ijk} * e_{ijk}$$

where the relation between the lower case and upper case variables is $U = \log(u)$ and so on. The conditions on each factor will of course be changed. (For example $\prod_k M_k = 1$). The 'best' machine would have a multiplicative effect less than 1 while the 'worst' machine would have one greater than one. The significance of the multiplicative effect can be best shown by an example. If the multiplicative effect is 0.81 for the S measure on the PDP-11, it would indicate that the the PDP-11 takes 81% (on the average) of the static storage that a hypothetical average machine would take for executing a random program.

Nested factorial designs are those in which not all factors are crossed with every other factor. A factor could instead be nested within another. Our design would be split into 2 phases of 80 data points each. The first phase would consist of the data from programmers '0' through '7' and the second would be the data from programmers '8' through '15'. Taking either half as an example we note that every level of the test program factor appears together with only a single level of the programmer factor. In other words the test programs that a programmer does are distinct from those done by any other programmer in his half. Thus the test program factor is nested within the programmer factor and hence we have no interaction between programmer and test program. In our notation the factors corresponding to the parenthesized subscripts have nested within them the factor corresponding to the next non parenthesized subscript. For example $T_{(i)j}$ would correspond to the effect of the J'th ($J=1$ or 2) program of the I'th programmer. The subscript 'j' will thus always appear associated with a parenthesized 'i'. Hence the transformed model for the nested factorial design (first half) would be:

$$Y_{ijk} = U + P_i + T_{(i)j} + M_k + PM_{ik} + TM_{(i)jk} + E_{ijk}$$

where Y_{ijk} is the log of S, M or R_{ijk} and the range of the subscripts are as follows: $i=1:8, j=1:2, k=1:5$ where $I=8, J=2$ and $K=5$. The corresponding multiplicative model is obtained by exponentiating both sides.

The restrictions on the variables are:

Expected values of $P_i, T_{(i)j}, PM_{ik}, TM_{(i)jk}$ and E_{ijk} are 0.

Corresponding variances are $\sigma_P^2, \sigma_T^2, \sigma_{PM}^2, \sigma_{TM}^2, \sigma^2$.

Further $\sum_k M_k = \sum_k PM_{ik} = \sum_k TM_{(i)jk} = 0$.

We define $\sigma_{PM}^2 = \sum_k \sigma_{PM,k}^2 / (K-1)$ and

$$\sigma_{TM}^2 = \sum_k \sigma_{TM,k}^2 / (K-1). \quad [1]$$

The total sum of squares $\sum_i \sum_j \sum_k (Y_{ijk} - \text{mean})^2$ is then decomposed into the sums of squares due to each component according to the formulae given in Appendix 1. The corresponding mean squares are obtained by dividing the sums of squares by their degrees of freedom. Theoretically expected values for the Mean squares are given in Table 2. The only mean values that we are interested in calculating are the M_k 's which are computed as:

$M_k = Y_{..k} - Y_{...}$ where the dot notation denotes that an average is taken over the dotted subscripts.

Comparisons of the machine effects would be more useful rather than the absolute values of the M_j 's. Confidence intervals for the differences of the machine effects (contrasts) are estimable. The mean value for the statistic $Y_{.j} - Y_{.m}$ is the contrast between machine 'j' and machine 'm' or $M_j - M_m$. The variance of this contrast depends on our universe of inference. If all the factors are fixed then the variance of the contrast is $2\sigma^2/JJ$ where σ^2 is the variance of the error term. However if the programmers and test programs are taken as random effects then the variance is $2(\sigma^2 + \sigma_{TM}^2 + J\sigma_{PM}^2)/JJ$. The variance is larger under these assumptions and hence the confidence intervals are also larger. The two tailed T test can then be used to determine the confidence intervals for the contrast. For example if σ_C^2 is the estimated variance of the contrast with estimated mean μ_C , then the interval for the true mean is:

$\mu_C - 1(df, 0.025)\sigma_C \leq \mu_C \leq \mu_C + 1(df, 0.975)\sigma_C$ with 95% confidence. 'df' is the number of degrees of freedom with which the error variance is computed (41 in our case).

Instead of assuming that the third order interactions are negligible, we could look at the complete design as a 1/8 fraction of a complete $2^8 \times 5$ design. The programmer and test program factors are each represented by 4 pseudo-factors at 2 levels each. The model assumed is

$$Y = XB + E$$

where Y and E are 160 length column vectors. [C061] The parameter to be estimated is the B column vector. E is a vector of the random error variables with mean 0 and having a covariance matrix of $\sigma^2 I$. The number of parameters fitted must be less than 160 or we would get a perfect fit. Instead 119 parameters are fitted leaving 41 degrees of freedom to estimate the error. The X array is a 160 by 119 array of the appropriate orthogonal polynomials. [C061] The parameters not estimated are the fifth or higher order interactions of the pseudo-factors.

ASSIGNMENT OF PROGRAMS: The main problem is the choice of which treatment combinations are to be included in the fractional design. We must choose 32 combinations of the 256 possible combinations of programmers and test programs. These combinations are of course replicated for all 5 machines to maintain balance. The key is to choose the combinations such that the effects and interactions which are confounded are the ones which are of little interest. Let A,B,C and D be the pseudo-factors corresponding to the test program factor and E,F,G and H to the programmer factor. Following the procedure outlined in [C061] we select 3 relatively unimportant interactions to be confounded. The 4 generalized interactions are generated from these three. In general it would be a good idea to confound the higher order interactions, but care must be taken in choosing the 3 basic interactions as the generalized interactions may be confounding main effects. Another restriction enforced by the need for balance is that each of the interactions confounded must have the same number of pseudo-factors from each main factor.

The three basic interactions to be confounded were chosen to be:

$$ABEF = ADEG = ABCDEFGH$$

The generalized interactions (which are aliases of the basic interactions) are to be obtained by multiplying together any combination of the basic interactions with the squared terms replaced by unity [A424] (on account of the 2 levels of each pseudofactor). The seven interactions confounded with the grand mean are:

$I = ABCE = ADEG = ABCDEFGH = BDEG = CDGH = BCFH = ACEH$ where I denotes the grand mean.

There is a complete loss of information on these interactions and there is partial loss of information on many of the other factors and interactions. For example to find the interactions confounded with A , we just multiply (index modulo 2) the above equation by A and obtain:

$$A = BEF = DEG = BCDEFGH = ABDEG = ACDGH = ABCFH = CEH.$$

We note that the main effect A is confounded only with third or higher order interactions, but it must be remembered that interactions among the pseudofactors could actually be a main effect for an original factor. For example the third order interaction of the pseudo-factors A, B and C is actually part of the main effect of the test program factor which is made up of the 4 pseudo-factors, the 6 two pseudo-factor interactions, the 4 third order and 1 fourth order interaction making it a combination of 15 effects. This choice seems to be optimal (within renaming the variables) under the restrictions of a balanced design to ensure that machine effects are unconfounded and the budget constraints that force us to take a $1/8$ fraction, to minimize the confounding problem.

The 3 defining equations to determine which 32 of the 256 observations to take [C061] are obtained from the basic confounded interactions. They are :

$$\begin{aligned} x_1 + x_2 + x_5 + x_6 &= 1 \pmod{2} \\ x_1 + x_4 + x_5 + x_7 &= 1 \pmod{2} \\ x_1 + x_2 + x_3 + x_4 + x_5 + x_6 + x_7 + x_8 &= 1 \pmod{2} \end{aligned}$$

where each x_i is 0 or 1 to denote the 2 levels of the corresponding pseudo-factor.

There are 32 sets of solutions for these equations. As an example one such solution set would be $x_1 x_2 x_3 x_4 = 0000$ and $x_5 x_6 x_7 x_8 = 0111$. We can denote the test programs and the programmers by the numbers 0 through 15 base 2. The 32 solution sets then give us the assignments to be made. The example solution assigns test program '0' to programmer '7'. The assignments to each programmer were summarized in Table 1. Note that the design is very symmetrical and has pairs of programmers assigned the same set of programs.

The X matrix is generated iteratively with the columns due to the main effects of the pseudo-factors and the linear, quadratic, cubic and quartic effects of the machine factor being inserted first. We then append the columns due to the interactions (calculated by term by term multiplication of the appropriate columns). We must make sure at each stage that we do not append a column for an interaction whose alias has already appeared as this would destroy the linear independence of the columns. [C061] We stop when we get to the 5 factor interactions which gives us an X matrix of size

160 by 119. The Y column vector contains the log of the measurements(S,M or R). Let B be the vector of parameters which will minimize the sum of the squares of the difference between the Y values and the predicted Y values. Then the expected value of B is $\hat{B}$ and is given by:

$B = (X'X)^{-1} X'Y$ if $X'X$ is not singular. Interestingly enough $X'X$ is a diagonal matrix and is easy to invert. The sum of squares due to error is $SSE = Y'Y - B'X'Y$ with 41 degrees of freedom. An estimate of the error variance σ^2 is then obtained by dividing the SSE by the degrees of freedom. We can also estimate the goodness of the fit by doing an F test on the quotient of the mean squares due to regression and error.

We obtain estimates of the variance components σ^2 , σ_T^2 , σ_{PM}^2 , σ_{TM}^2 and σ_M^2 . σ_M^2 is not really a variance at all but is given by $(\sum_k M_k^2)/(K-1)$ which has the same general form as a variance. The estimates are themselves obtained as linear combinations of some of the expected mean squares except for σ_T^2 and σ_{TM}^2 . These can be estimated only if we have an independent estimate of the error variance σ^2 . The σ^2 is obtained from the fractional factorial analysis. There is a non-zero probability that any of these estimates could be negative. [SC59] Since the variables estimated are non-negative (being variances) the conclusion drawn is that the negative estimates are actually estimating a variance very close to 0. The estimate of σ_{PM}^2 is negative and hence was assumed to be 0. It must be noted that these estimates of the variances could have very wide confidence intervals and are hence not as reliable as the estimates of the machine effects. They do however give us rough estimates of these interesting parameters. It also gives us the contributions of each factor or interaction to the variance of a data point. As expected most of the variation is due to the test program factor with the programmer factor being next in importance. The variations due to the machine and interaction of test programs and machines are smaller, but significant. Since σ_{PM}^2 was estimated to be 0 in all the cases, the inference is that programmer familiarity with machines was not very important. The estimated values for the variance are shown in Table 2. Assuming a $N(0, \sigma_p^2)$ distribution for P_i we can conclude that 68% of the programmers have scores lying between σ_p and $-\sigma_p$. In terms of the more appealing multiplicative model the interpretation is that 68% of the programmers have scores lying between $\exp(-\sigma_p)$ and $\exp(\sigma_p)$. For example in the S measure where $\sigma_p^2 = 0.0435$, 68% of the programmers lie between 0.812 and 1.232. Due to the fact that the distribution is log-normal, the mean is not 1 but $\exp(\sigma_p^2/2)$ which is close to 1 for small σ_p . The average programmer then would score 1.00 (1.02 accurately) while 68% of the programmers would have a score between 0.81 and 1.23. These results are shown in Table 2. The results for the two parts of the nested factorial experiment were averaged with equal weightage and the results for the various estimates of the parameters in the model are shown in Table 3.

Machine effects can also be obtained for certain interesting subsets of the test programs. The corresponding confidence intervals widen as a consequence of the smaller number of data points that the used to estimate the machine effects. Machine effects were obtained for the following subsets:

Traps and Interrupts
Miscellaneous

(Test Programs 0,1,2,3)
(Test programs 4,5,6,7)

| | |
|--------------------------------|-------------------------------|
| Address Manipulation | (Test programs 8,9,10,11) |
| Character and Bit manipulation | (Test programs 12,13,14,15) |
| Supervisor programs | (Test Programs 0,1,2,3,10,11) |

The results for the subsets are shown in Table 3

Results

The results of the statistical analysis are displayed in tabular and graph form for six groupings of test programs. The groups are: All programs, the four subgroups (Interrupt and Trap, Miscellaneous, Address Manipulation, Character and Bit Manipulation), executive mode programs (Interrupt and Trap as well as those which manipulate page registers), and user mode programs.

ALL TEST PROGRAMS

The results from the group of all programs are the most statistically significant (have the smallest confidence intervals). Looking at the S measure we find the 16 bit machines make up the best group, with the PDP11 significantly better than the UYK19. The GYK12 and UYK7, in that order, make up the worst group. This split is due to the availability of 2 byte instructions to perform common operations on the 16 bit machines. The 32 bit machines require the use of 4 byte instructions for the same operations. The UYK7 from the latter group does in fact allow 2 byte instructions; however they must occur in pairs. This results in a large number of 2 byte NOPs as well as obscure coding. The UYK7 also has an addressing structure ill suited to anything other than absolute addressing. This causes its general performance to be poor.

In the M measures the UYK20 and GYK12 both move up relative to the others. These machines have very similar data operations (16 registers, register-register and register-memory operations, similar addressing). The UYK20 utilizes the frequent occurrence of small constants by providing short literal and memory reference instructions, as well as short register-register instructions. The GYK12 instructions are all 4 bytes long. We believe this to be the primary reason for their difference in performance.

The PDP11 drops significantly behind the UYK20 in the M measure. This is probably due to a combination of fewer registers (6 vs 16 useable) and a lack of short literal operations.

The UYK19 does quite poorly on M and R. This deficiency arises as a result of its few registers (4, only 2 useable for indexing) and is aggravated by instruction set restrictions. The original instruction set (that of the NOVA) consumed a great deal of the 16 bit instruction space. As a result, the instructions added by ROLM were extremely limited in terms of operand fields. This resulted in further restriction of the register utilization flexibility. The register restrictions prevent code motion optimizations which would move instructions out of loops by precomputing values and saving them in registers.

The separation of accumulators and index registers in the UYK7 seems to preclude its gaining any advantage from its large number of registers.

The R measure (which is isolated from average instruction size) shows the UYK20 and GYK12 clustered at the top. Since the GYK12 is a 32 bit machine, it is at somewhat of a disadvantage in R16, but R32 puts it on top by a sizeable margin.

The R results for the PDP11 indicate that the 11's addressing modes generate a computational burden somewhat greater than those of more conventional machines.

The overall results of this experiment thus show the UYK20 to be at or near the top on all measures, surpassed only by the PDP11 in program size and the GYK12 in high performance computational costs.

SUBGROUP ANALYSES

The most outstanding of the subgroup results are from the Interrupt and Trap group. The GYK12 moves into first place for all measures except S. The advantages of the GYK12 level structure in this area are sufficient to offset the disadvantages of the wide instructions.

The UYK20 falls dramatically in S measure in this group, and loses its M measure advantages over the PDP11. An examination of the individual test program results reveals test 2 (Priority Interrupts) to be the problem. The UYK20 has two weaknesses in this group:

1. The Interrupt structure of the UYK20 is very poor. Any attempt to impose a priority structure on devices results in monumental overheads.
2. The UYK20 provides NO kernel/user separation or protection (This was one reason the CFA committee in Phase I eliminated the UYK20 from consideration as a future military standard architecture).

It is noted in passing that the UYK7 also performs abysmally on this group of test programs.

The Character and Bit manipulation tests indicate an advantage for character addressable machines (PDP11, UYK20). Also the bit field extraction facilities of the UYK7 make a significant improvement in its performance, especially in R.

SUMMARY

The significant properties of the machines tested are summarized below. Critical points are indicated by >.

PDP11

1. Byte addressing is advantageous.
2. Overall second in performance.
3. Addressing modes increase computational costs.

UYK20

1. Overall first in performance.
2. Short instructions advantageous.
3. Byte addressing helpful.
- 4.>Very poor interrupt structure.
- 5.>No kernel/user protection.

UYK7

1. Bit extraction useful.
2. Separate accumulator/index registers increase costs.
3. Wide instructions memory inefficient; short ones difficult to use.
- 4.>Poor addressing structure.
- 5.>Poor interrupt structure.

GYK12

1. Level structure advantageous in interrupt handling.
2. Wide instructions memory inefficient.

UYK19

1. Few registers results in poor execution performance.
2. Instruction encoding restricts operand accessing flexibility.

Acknowledgements

We wish to acknowledge the considerable efforts of Paul Shaman in the statistical design and analysis of this study.

References

[AN74] Design of Experiments-A Realistic Approach, V.L. Anderson and R.A.Maclean, Michael Dukker, NY, 1974.

[BA76] Barbacci, M. R., The Symbolic Manipulation of Computer Descriptions: ISPL Compiler and Simulator, Technical Report, Department of Computer Science, Carnegie-Mellon University, 1976.

[CO61] Fractional Factorial Designs for experiments with factors at two and three levels, W.S.Connor and Shirley Young, National Bureau of Standards-Applied Math Series-58, Sept. 1, 1961.

[FU76] Fuller, S.F., W. E. Burr, P. Shaman, D. Lamb: Evaluation of Computer Architectures Via Test programs. Volume III of Computer Family Architecture Selection Committee Final Report, Naval Research Laboratory, Washington, D.C., 1-Dec-1976.

[MC46] Military Computer Family, Selection Methods for a Computer Family Architecture. Reprinted from AFIPS-Conference Proceedings, Volume 46, AFIPS Press, Montvale, N.J.

[SC59] The Analysis of Variance, Henry Scheffe, John Wiley and Sons, Inc, 1959.

TABLE 2

| Measure | σ_P^2 | σ_T^2 | σ_M^2 | σ_{TM}^2 | σ^2 |
|---------------------|--------------|--------------|--------------|-----------------|------------|
| Log S | .0435 | .0946 | .0366 | .0236 | .0641 |
| Log M ₈ | .1948 | .6986 | .0631 | .0425 | .1115 |
| Log M ₁₆ | .1917 | .7046 | .0634 | .0433 | .1065 |
| Log M ₃₂ | .1917 | .6473 | .0444 | .0448 | .1077 |
| Log R ₁₆ | .3164 | 1.031 | .0273 | .0492 | .1055 |
| Log R ₃₂ | .3039 | .9400 | .0462 | .0429 | .1024 |

In all cases σ_{PM}^2 was negative implying that $\sigma_{PM}^2 = 0$.

| Measure | Mean | Range of Scores over which
68% of the programmers lie. |
|-----------------|-------|---|
| S | 1.022 | .812 to 1.232 |
| M ₈ | 1.102 | .643 to 1.555 |
| M ₁₆ | 1.100 | .645 to 1.549 |
| M ₃₂ | 1.100 | .645 to 1.549 |
| R ₁₆ | 1.171 | .570 to 1.755 |
| R ₃₂ | 1.164 | .576 to 1.735 |

TABLE 3 - ADDITIVE MACHINE EFFECTS

| All Test Programs | | | | | | | |
|-------------------|--------|--------|--------|--------|--------|-------------------|--------------------|
| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
| LOG(S) : | -0.200 | -0.120 | 0.261 | 0.135 | -0.076 | 0.128 | 0.150 |
| LOG(M8) : | -0.130 | -0.318 | 0.324 | -0.042 | 0.166 | 0.169 | 0.198 |
| LOG(M16) : | -0.126 | -0.317 | 0.332 | -0.047 | 0.158 | 0.165 | 0.195 |
| LOG(M32) : | -0.010 | -0.228 | 0.162 | -0.182 | 0.257 | 0.166 | 0.197 |
| LOG(R16) : | 0.032 | -0.264 | 0.113 | -0.037 | 0.156 | 0.164 | 0.199 |
| LOG(R32) : | 0.142 | -0.145 | -0.063 | -0.229 | 0.295 | 0.162 | 0.192 |

| Interrupts and Traps - Programs 0-3 | | | | | | | |
|-------------------------------------|--------|--------|-------|--------|--------|-------------------|--------------------|
| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
| LOG(S) : | -0.239 | 0.131 | 0.408 | -0.134 | -0.166 | 0.256 | 0.299 |
| LOG(M8) : | -0.135 | -0.136 | 0.572 | -0.272 | -0.029 | 0.337 | 0.396 |
| LOG(M16) : | -0.127 | -0.128 | 0.569 | -0.277 | -0.038 | 0.330 | 0.391 |
| LOG(M32) : | 0.001 | -0.005 | 0.329 | -0.437 | 0.112 | 0.331 | 0.394 |
| LOG(R16) : | 0.066 | -0.389 | 0.524 | -0.356 | 0.155 | 0.328 | 0.397 |
| LOG(R32) : | 0.160 | -0.289 | 0.361 | -0.486 | 0.255 | 0.323 | 0.385 |

| Miscellaneous - Programs 4-7 | | | | | | | |
|------------------------------|--------|--------|--------|--------|--------|-------------------|--------------------|
| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
| LOG(S) : | -0.218 | -0.223 | 0.268 | 0.161 | 0.013 | 0.256 | 0.299 |
| LOG(M8) : | -0.211 | -0.438 | 0.324 | 0.029 | 0.296 | 0.337 | 0.396 |
| LOG(M16) : | -0.214 | -0.441 | 0.337 | 0.026 | 0.293 | 0.330 | 0.391 |
| LOG(M32) : | -0.086 | -0.341 | 0.183 | -0.121 | 0.365 | 0.331 | 0.394 |
| LOG(R16) : | -0.008 | -0.207 | 0.087 | 0.105 | 0.024 | 0.328 | 0.397 |
| LOG(R32) : | 0.076 | -0.081 | -0.093 | -0.089 | 0.186 | 0.323 | 0.385 |

| Address Manipulation - Programs 8-11 | | | | | | | |
|--------------------------------------|--------|--------|--------|--------|--------|-------------------|--------------------|
| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
| LOG(S) : | -0.134 | -0.122 | 0.173 | 0.207 | -0.124 | 0.256 | 0.299 |
| LOG(M8) : | -0.001 | -0.260 | 0.133 | 0.086 | 0.041 | 0.337 | 0.396 |
| LOG(M16) : | 0.000 | -0.260 | 0.133 | 0.086 | 0.041 | 0.330 | 0.391 |
| LOG(M32) : | 0.117 | -0.182 | -0.007 | -0.043 | 0.115 | 0.331 | 0.394 |
| LOG(R16) : | 0.111 | -0.123 | -0.112 | 0.068 | 0.056 | 0.328 | 0.397 |
| LOG(R32) : | 0.224 | -0.013 | -0.278 | -0.139 | 0.205 | 0.323 | 0.385 |

Character and Bit Manipulation - Programs 12-15

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
|------------|--------|--------|--------|--------|--------|-------------------|--------------------|
| LOG(S) : | -0.210 | -0.266 | 0.195 | 0.306 | -0.025 | 0.256 | 0.299 |
| LOG(M8) : | -0.175 | -0.438 | 0.268 | -0.010 | 0.354 | 0.337 | 0.396 |
| LOG(M16) : | -0.164 | -0.459 | 0.292 | -0.026 | 0.337 | 0.330 | 0.391 |
| LOG(M32) : | -0.073 | -0.383 | 0.142 | -0.125 | 0.438 | 0.331 | 0.394 |
| LOG(R16) : | -0.041 | -0.338 | -0.046 | 0.037 | 0.388 | 0.328 | 0.397 |
| LOG(R32) : | 0.106 | -0.199 | -0.241 | -0.201 | 0.535 | 0.323 | 0.385 |

Executive Mode - Programs 8-3,10,11

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
|------------|--------|--------|-------|--------|--------|-------------------|--------------------|
| LOG(S) : | -0.189 | 0.039 | 0.309 | -0.050 | -0.108 | 0.209 | 0.244 |
| LOG(M8) : | -0.044 | -0.196 | 0.346 | -0.182 | 0.077 | 0.275 | 0.324 |
| LOG(M16) : | -0.039 | -0.190 | 0.344 | -0.185 | 0.070 | 0.269 | 0.319 |
| LOG(M32) : | 0.086 | -0.084 | 0.146 | -0.330 | 0.183 | 0.271 | 0.322 |
| LOG(R16) : | 0.174 | -0.287 | 0.245 | -0.212 | 0.129 | 0.268 | 0.324 |
| LOG(R32) : | 0.225 | -0.184 | 0.073 | -0.371 | 0.258 | 0.264 | 0.314 |

User Mode - Programs 4-9,12-15

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 | CI-95%
(FIXED) | CI-95%
(RANDOM) |
|------------|--------|--------|--------|--------|--------|-------------------|--------------------|
| LOG(S) : | -0.207 | -0.215 | 0.232 | 0.246 | -0.056 | 0.162 | 0.189 |
| LOG(M8) : | -0.182 | -0.391 | 0.312 | 0.043 | 0.219 | 0.213 | 0.251 |
| LOG(M16) : | -0.179 | -0.393 | 0.325 | 0.035 | 0.211 | 0.208 | 0.247 |
| LOG(M32) : | -0.068 | -0.314 | 0.172 | -0.092 | 0.302 | 0.210 | 0.249 |
| LOG(R16) : | -0.023 | -0.251 | 0.034 | 0.069 | 0.172 | 0.207 | 0.251 |
| LOG(R32) : | 0.092 | -0.122 | -0.144 | -0.143 | 0.318 | 0.204 | 0.243 |

MULTIPLICATIVE MACHINE EFFECTS

All Test Programs

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.813 | 0.887 | 1.298 | 1.144 | 0.927 |
| MACHINE EFFECTS LOG(M8) : | 0.878 | 0.728 | 1.383 | 0.959 | 1.180 |
| MACHINE EFFECTS LOG(M16) : | 0.881 | 0.728 | 1.394 | 0.954 | 1.171 |
| MACHINE EFFECTS LOG(M32) : | 0.990 | 0.796 | 1.176 | 0.834 | 1.294 |
| MACHINE EFFECTS LOG(R16) : | 1.033 | 0.768 | 1.120 | 0.964 | 1.169 |
| MACHINE EFFECTS LOG(R32) : | 1.152 | 0.865 | 0.939 | 0.796 | 1.343 |

Interrupts and Traps - Programs 0-3

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.787 | 1.140 | 1.503 | 0.875 | 0.847 |
| MACHINE EFFECTS LOG(M8) : | 0.874 | 0.872 | 1.772 | 0.762 | 0.972 |
| MACHINE EFFECTS LOG(M16) : | 0.881 | 0.880 | 1.767 | 0.758 | 0.963 |
| MACHINE EFFECTS LOG(M32) : | 1.001 | 0.995 | 1.390 | 0.646 | 1.118 |
| MACHINE EFFECTS LOG(R16) : | 1.069 | 0.678 | 1.689 | 0.700 | 1.167 |
| MACHINE EFFECTS LOG(R32) : | 1.174 | 0.749 | 1.434 | 0.615 | 1.290 |

Miscellaneous - Programs 4-7

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.804 | 0.800 | 1.307 | 1.174 | 1.013 |
| MACHINE EFFECTS LOG(M8) : | 0.810 | 0.645 | 1.383 | 1.030 | 1.344 |
| MACHINE EFFECTS LOG(M16) : | 0.808 | 0.643 | 1.399 | 1.027 | 1.340 |
| MACHINE EFFECTS LOG(M32) : | 0.918 | 0.711 | 1.201 | 0.886 | 1.440 |
| MACHINE EFFECTS LOG(R16) : | 0.992 | 0.813 | 1.090 | 1.110 | 1.024 |
| MACHINE EFFECTS LOG(R32) : | 1.079 | 0.923 | 0.911 | 0.915 | 1.205 |

Address Manipulation - Programs 8-11

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.875 | 0.885 | 1.189 | 1.230 | 0.883 |
| MACHINE EFFECTS LOG(M8) : | 0.999 | 0.771 | 1.142 | 1.090 | 1.042 |
| MACHINE EFFECTS LOG(M16) : | 1.000 | 0.771 | 1.142 | 1.090 | 1.042 |
| MACHINE EFFECTS LOG(M32) : | 1.124 | 0.834 | 0.993 | 0.958 | 1.122 |
| MACHINE EFFECTS LOG(R16) : | 1.118 | 0.885 | 0.894 | 1.070 | 1.058 |
| MACHINE EFFECTS LOG(R32) : | 1.251 | 0.987 | 0.758 | 0.870 | 1.228 |

Character and Bit Manipulation - Programs 12-15

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.811 | 0.766 | 1.215 | 1.358 | 0.975 |
| MACHINE EFFECTS LOG(M8) : | 0.840 | 0.645 | 1.308 | 0.990 | 1.425 |
| MACHINE EFFECTS LOG(M16) : | 0.849 | 0.645 | 1.339 | 0.975 | 1.401 |
| MACHINE EFFECTS LOG(M32) : | 0.929 | 0.682 | 1.154 | 0.883 | 1.549 |
| MACHINE EFFECTS LOG(R16) : | 0.960 | 0.713 | 0.955 | 1.038 | 1.474 |
| MACHINE EFFECTS LOG(R32) : | 1.112 | 0.820 | 0.786 | 0.818 | 1.707 |

Executive Mode - Programs 0-3,10,11

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.827 | 1.039 | 1.362 | 0.951 | 0.898 |
| MACHINE EFFECTS LOG(M8) : | 0.957 | 0.822 | 1.413 | 0.834 | 1.080 |
| MACHINE EFFECTS LOG(M16) : | 0.962 | 0.827 | 1.411 | 0.831 | 1.073 |
| MACHINE EFFECTS LOG(M32) : | 1.090 | 0.919 | 1.157 | 0.719 | 1.200 |
| MACHINE EFFECTS LOG(R16) : | 1.132 | 0.750 | 1.278 | 0.809 | 1.138 |
| MACHINE EFFECTS LOG(R32) : | 1.252 | 0.832 | 1.076 | 0.690 | 1.294 |

User Mode - Programs 4-9,12-15

| | PDP-11 | UYK-20 | UYK-7 | GYK-12 | UYK-19 |
|----------------------------|--------|--------|-------|--------|--------|
| MACHINE EFFECTS LOG(S) : | 0.813 | 0.806 | 1.261 | 1.279 | 0.945 |
| MACHINE EFFECTS LOG(M8) : | 0.834 | 0.676 | 1.366 | 1.044 | 1.245 |
| MACHINE EFFECTS LOG(M16) : | 0.836 | 0.675 | 1.385 | 1.036 | 1.235 |
| MACHINE EFFECTS LOG(M32) : | 0.934 | 0.731 | 1.188 | 0.912 | 1.353 |
| MACHINE EFFECTS LOG(R16) : | 0.977 | 0.778 | 1.034 | 1.071 | 1.187 |
| MACHINE EFFECTS LOG(R32) : | 1.096 | 0.885 | 0.866 | 0.867 | 1.374 |

APPENDIX 1

$Y_{ijk} = U + P_i + T_{(i)j} + M_k + PM_{ik} + TM_{(i)jk} + E_{ijk}$
 Range of the subscripts are : $i = 1:i, j = 1:j, k = 1:k$
 where $I = 8, J = 2$ and $K = 5$

| | | Deg. of Freedom |
|-----------|--|-----------------|
| SS_P | $= JK \sum_i (Y_{i..} - Y_{...})^2$ | $I-1$ |
| SS_T | $= K \sum_i \sum_j (Y_{ij.} - Y_{i..})^2$ | $I(J-1)$ |
| SS_M | $= IJ \sum_k (Y_{...k} - Y_{...})^2$ | $K-1$ |
| SS_{PM} | $= J \sum_i \sum_k (Y_{i.k} - Y_{i..} - Y_{...k} + Y_{...})^2$ | $(I-1)(K-1)$ |
| SS_{TM} | $= \sum_i \sum_j \sum_k (Y_{ijk} - Y_{ij.} - Y_{i.k} + Y_{i..})^2$ | $I(J-1)(K-1)$ |


Theoretical Expected values of the mean squares obtained by dividing the corresponding sums of squares by their degrees of freedom. The analysis assumes that the P and T factors are random and the machine or M factor is fixed.

$$\begin{aligned} E(MS_P) &= \sigma^2 + K\sigma_T^2 + JK\sigma_P^2 \\ E(MS_T) &= \sigma^2 + K\sigma_T^2 \\ E(MS_M) &= \sigma^2 + \sigma_{TM}^2 + J\sigma_{PM}^2 + IJ\sigma_M^2 \\ E(MS_{PM}) &= \sigma^2 + \sigma_{TM}^2 + J\sigma_{PM}^2 \\ E(MS_{TM}) &= \sigma^2 + \sigma_{TM}^2 \end{aligned}$$


The estimates of the variances are calculated as below.

$$\begin{aligned} \sigma_P^2 &= (E(MS_P) - E(MS_T)) / JK \\ \sigma_T^2 &= (E(MS_T) - \sigma^2) / K \\ \sigma_{PM}^2 &= (E(MS_{PM}) - E(MS_{TM})) / J \\ \sigma_{TM}^2 &= (E(MS_{TM}) - \sigma^2) \\ \sigma_M^2 &= (\sum_k M_k^2) / K-1 \end{aligned}$$


APPENDIX 2




ALL TEST PROGRAMS
Confidence Intervals are Random 95%




INTERRUPTS AND TRAPS
Confidence Intervals are Random 95%




MISCELLANEOUS
Confidence Intervals are Random 95%




ADDRESS MANIPULATION
Confidence Intervals are Random 95%



CHARACTER AND BIT MANIPULATION
Confidence Intervals are Random 95%



EXECUTIVE MODE PROGRAMS
0 1 2 3 10 11



USER MODE PROGRAMS
4 5 6 7 8 9 12 13 14 15

APPENDIX 3 - PROGRAM MEASURES

| Machine
Prog/Pgmr | S | | | | | M(8) | | | | |
|----------------------|-----|-----|-----|-----|-----|-------|------|------|-------|-------|
| | 11 | 20 | 7 | 12 | 19 | 11 | 20 | 7 | 12 | 19 |
| 0/7 | 94 | 164 | 228 | 148 | 130 | 2360 | 1088 | 7610 | 3524 | 4206 |
| 0/8 | 88 | 142 | 236 | 168 | 156 | 2294 | 1088 | 7568 | 3097 | 4052 |
| 1/5 | 96 | 162 | 246 | 164 | 98 | 252 | 354 | 572 | 434 | 220 |
| 1/10 | 118 | 160 | 304 | 184 | 120 | 350 | 418 | 884 | 576 | 326 |
| 2/6 | 214 | 734 | 472 | 264 | 238 | 620 | 1268 | 1312 | 528 | 502 |
| 2/9 | 202 | 440 | 428 | 192 | 232 | 460 | 872 | 1340 | 364 | 876 |
| 3/4 | 306 | 160 | 252 | 138 | 220 | 618 | 496 | 512 | 188 | 424 |
| 3/11 | 254 | 196 | 272 | 140 | 196 | 666 | 576 | 611 | 190 | 574 |
| 4/3 | 280 | 242 | 348 | 312 | 270 | 2598 | 1422 | 3144 | 1804 | 4010 |
| 4/12 | 240 | 174 | 256 | 316 | 258 | 2084 | 1064 | 1670 | 1716 | 2906 |
| 5/1 | 156 | 150 | 256 | 212 | 226 | 794 | 750 | 1656 | 964 | 1858 |
| 5/14 | 200 | 244 | 420 | 392 | 288 | 2018 | 1752 | 5396 | 4660 | 2978 |
| 6/2 | 274 | 298 | 376 | 360 | 374 | 2644 | 2848 | 5456 | 3288 | 4472 |
| 6/13 | 258 | 276 | 436 | 364 | 370 | 2610 | 2370 | 4592 | 3340 | 3778 |
| 7/0 | 54 | 68 | 176 | 116 | 64 | 960 | 966 | 2214 | 1840 | 1754 |
| 7/15 | 96 | 86 | 136 | 128 | 122 | 1510 | 1088 | 2414 | 2114 | 2622 |
| 8/0 | 88 | 102 | 172 | 152 | 94 | 898 | 818 | 1492 | 1246 | 838 |
| 8/15 | 120 | 136 | 180 | 212 | 114 | 1140 | 1022 | 2232 | 1708 | 986 |
| 9/2 | 144 | 178 | 196 | 256 | 122 | 220 | 278 | 396 | 344 | 230 |
| 9/13 | 156 | 132 | 204 | 192 | 132 | 282 | 210 | 372 | 304 | 256 |
| 10/1 | 224 | 202 | 248 | 244 | 226 | 2500 | 1376 | 1468 | 1992 | 2542 |
| 10/14 | 230 | 260 | 348 | 324 | 264 | 3042 | 1948 | 3864 | 3356 | 3226 |
| 11/3 | 250 | 292 | 320 | 352 | 300 | 11838 | 9100 | 7000 | 10196 | 14040 |
| 11/12 | 338 | 226 | 352 | 356 | 360 | 6880 | 4170 | 5892 | 5216 | 9832 |
| 12/4 | 90 | 116 | 162 | 580 | 140 | 762 | 992 | 2529 | 1636 | 2366 |
| 12/11 | 86 | 120 | 160 | 236 | 128 | 842 | 1370 | 3041 | 2668 | 2630 |
| 13/6 | 182 | 206 | 320 | 308 | 208 | 1490 | 882 | 2492 | 1896 | 1936 |
| 13/9 | 230 | 198 | 368 | 384 | 246 | 700 | 540 | 1520 | 1066 | 916 |
| 14/5 | 198 | 170 | 246 | 264 | 290 | 769 | 516 | 950 | 736 | 1312 |
| 14/10 | 348 | 204 | 302 | 170 | 294 | 2082 | 660 | 846 | 676 | 2488 |
| 15/7 | 278 | 256 | 444 | 392 | 282 | 4404 | 3666 | 5818 | 4962 | 7702 |
| 15/8 | 326 | 256 | 512 | 440 | 402 | 7046 | 5004 | 8442 | 5686 | 8236 |

| Machine
Prog/Pgmr | M[16] | | | | | M[32] | | | | |
|----------------------|-------|------|------|-------|-------|-------|-------|------|-------|-------|
| | 11 | 20 | 7 | 12 | 19 | 11 | 20 | 7 | 12 | 19 |
| 0/7 | 2512 | 1164 | 7782 | 3578 | 4206 | 3554 | 1528 | 7872 | 3904 | 6020 |
| 0/8 | 2370 | 1164 | 7700 | 3152 | 4052 | 3506 | 1530 | 7700 | 3482 | 5886 |
| 1/5 | 258 | 354 | 572 | 434 | 220 | 366 | 504 | 572 | 444 | 302 |
| 1/10 | 350 | 418 | 884 | 576 | 326 | 488 | 574 | 884 | 588 | 472 |
| 2/6 | 620 | 1268 | 1312 | 528 | 502 | 880 | 1638 | 1312 | 528 | 726 |
| 2/9 | 466 | 878 | 1340 | 364 | 876 | 632 | 1250 | 1340 | 416 | 1274 |
| 3/4 | 620 | 496 | 512 | 188 | 424 | 986 | 874 | 512 | 220 | 660 |
| 3/11 | 668 | 576 | 618 | 190 | 574 | 1014 | 974 | 620 | 216 | 972 |
| 4/3 | 2598 | 1422 | 3144 | 1804 | 4010 | 3370 | 1546 | 3144 | 1808 | 5342 |
| 4/12 | 2084 | 1064 | 1880 | 1716 | 2906 | 2550 | 1256 | 1880 | 1716 | 3760 |
| 5/1 | 794 | 750 | 1656 | 964 | 1858 | 1094 | 1068 | 1656 | 964 | 2250 |
| 5/14 | 2018 | 1752 | 5396 | 4660 | 2978 | 2634 | 2198 | 5396 | 4660 | 3554 |
| 6/2 | 2654 | 2848 | 5456 | 3288 | 4472 | 3595 | 3618 | 5456 | 3368 | 4884 |
| 6/13 | 2610 | 2370 | 4592 | 3340 | 3778 | 3364 | 2982 | 4592 | 3380 | 4118 |
| 7/0 | 960 | 966 | 2214 | 1840 | 1754 | 1428 | 1432 | 2236 | 1868 | 2202 |
| 7/15 | 1510 | 1088 | 2414 | 2114 | 2622 | 1948 | 1530 | 2416 | 2120 | 4300 |
| 8/0 | 902 | 818 | 1492 | 1246 | 838 | 1216 | 1028 | 1544 | 1324 | 1098 |
| 8/15 | 1140 | 1022 | 2232 | 1708 | 986 | 1548 | 1250 | 2232 | 1708 | 1372 |
| 9/2 | 220 | 278 | 396 | 344 | 230 | 286 | 370 | 396 | 364 | 294 |
| 9/13 | 282 | 210 | 372 | 304 | 256 | 376 | 288 | 372 | 304 | 344 |
| 10/1 | 2500 | 1376 | 1468 | 1992 | 2542 | 3202 | 1660 | 1468 | 1992 | 2986 |
| 10/14 | 3042 | 1948 | 3864 | 3356 | 3226 | 3696 | 2144 | 3864 | 3364 | 3694 |
| 11/3 | 11838 | 9100 | 7000 | 10196 | 14040 | 14819 | 11094 | 7000 | 10196 | 16220 |
| 11/12 | 6880 | 4170 | 5892 | 5216 | 9832 | 8998 | 5420 | 5892 | 5216 | 11066 |
| 12/4 | 832 | 1062 | 2808 | 1660 | 2364 | 1098 | 1340 | 2808 | 1732 | 3000 |
| 12/11 | 912 | 1440 | 3320 | 2668 | 2630 | 1218 | 1868 | 3320 | 2872 | 3602 |
| 13/6 | 1540 | 882 | 2492 | 1896 | 1936 | 1918 | 1044 | 2492 | 1996 | 2436 |
| 13/9 | 700 | 540 | 1664 | 1066 | 916 | 926 | 652 | 1664 | 1144 | 1242 |
| 14/5 | 782 | 522 | 968 | 736 | 1312 | 1008 | 626 | 968 | 760 | 1796 |
| 14/10 | 2088 | 660 | 864 | 676 | 2488 | 2370 | 784 | 864 | 700 | 2936 |
| 15/7 | 4404 | 3666 | 5818 | 4962 | 7702 | 5732 | 4644 | 5904 | 5172 | 9458 |
| 15/8 | 7046 | 5004 | 8442 | 5686 | 8236 | 8870 | 6234 | 8532 | 6100 | 10536 |

| Machine
Prog/Pgmr | R(16) | | | | | R(32) | | | | |
|----------------------|-------|-------|-------|-------|-------|-------|-------|------|------|-------|
| | 11 | 20 | 7 | 12 | 19 | 11 | 20 | 7 | 12 | 19 |
| 0/7 | 2631 | 1009 | 6049 | 2281 | 4450 | 2631 | 1009 | 4238 | 1994 | 4450 |
| 0/8 | 1932 | 945 | 6282 | 2060 | 4360 | 1932 | 945 | 4255 | 1729 | 4360 |
| 1/5 | 237 | 249 | 311 | 313 | 246 | 237 | 249 | 274 | 237 | 246 |
| 1/10 | 322 | 292 | 550 | 385 | 367 | 322 | 292 | 401 | 290 | 367 |
| 2/6 | 547 | 1031 | 819 | 366 | 485 | 547 | 1031 | 638 | 280 | 485 |
| 2/9 | 496 | 694 | 800 | 252 | 960 | 496 | 694 | 603 | 221 | 960 |
| 3/4 | 559 | 130 | 611 | 168 | 328 | 543 | 130 | 509 | 125 | 328 |
| 3/11 | 750 | 179 | 659 | 171 | 334 | 734 | 179 | 538 | 130 | 334 |
| 4/3 | 4008 | 3261 | 7939 | 4055 | 5323 | 4008 | 3261 | 4509 | 3170 | 5323 |
| 4/12 | 4131 | 3195 | 3309 | 7109 | 4779 | 4131 | 3195 | 1983 | 3964 | 4779 |
| 5/1 | 2262 | 2069 | 2541 | 2346 | 2037 | 1558 | 1491 | 1606 | 1349 | 1795 |
| 5/14 | 4472 | 4207 | 7539 | 7834 | 4602 | 3766 | 3629 | 4692 | 4602 | 4360 |
| 6/2 | 4991 | 4526 | 4893 | 4229 | 4632 | 4049 | 4064 | 3401 | 2927 | 4257 |
| 6/13 | 5172 | 4034 | 4526 | 4347 | 4300 | 4102 | 3784 | 3116 | 2961 | 3897 |
| 7/0 | 1488 | 1203 | 1364 | 1651 | 2454 | 1488 | 1203 | 1175 | 1362 | 2454 |
| 7/15 | 2001 | 1314 | 1807 | 1974 | 1430 | 2001 | 1314 | 1476 | 1397 | 1430 |
| 8/0 | 1402 | 1086 | 1549 | 1326 | 1193 | 1402 | 1086 | 1059 | 1001 | 1193 |
| 8/15 | 1867 | 1688 | 3146 | 2331 | 1728 | 1867 | 1688 | 2008 | 1734 | 1728 |
| 9/2 | 212 | 238 | 223 | 291 | 308 | 212 | 238 | 205 | 210 | 308 |
| 9/13 | 290 | 207 | 225 | 244 | 311 | 290 | 207 | 205 | 175 | 311 |
| 10/1 | 2981 | 1956 | 1309 | 2254 | 2746 | 2981 | 1956 | 890 | 1606 | 2746 |
| 10/14 | 3893 | 2456 | 2074 | 3336 | 3371 | 3893 | 2456 | 1647 | 2264 | 3371 |
| 11/3 | 17995 | 14443 | 10095 | 15152 | 14367 | 16176 | 12848 | 6324 | 9758 | 14202 |
| 11/12 | 9389 | 7750 | 7868 | 8933 | 7723 | 7544 | 6155 | 4977 | 5511 | 7558 |
| 12/4 | 1169 | 1175 | 1647 | 1789 | 3051 | 1169 | 1175 | 1209 | 1263 | 3051 |
| 12/11 | 1149 | 1083 | 1706 | 2943 | 2843 | 1149 | 1083 | 1413 | 2153 | 2843 |
| 13/6 | 2277 | 1903 | 3882 | 3781 | 3200 | 2277 | 1903 | 2404 | 2233 | 3200 |
| 13/9 | 733 | 836 | 1084 | 1130 | 1059 | 733 | 836 | 815 | 838 | 1059 |
| 14/5 | 862 | 781 | 764 | 917 | 1640 | 862 | 781 | 558 | 657 | 1640 |
| 14/10 | 3685 | 886 | 738 | 851 | 3625 | 3685 | 886 | 534 | 566 | 3625 |
| 15/7 | 8308 | 6696 | 11827 | 11634 | 11751 | 8308 | 6512 | 7287 | 6939 | 11751 |
| 15/8 | 11397 | 6660 | 8207 | 6174 | 10173 | 11397 | 6476 | 5791 | 4414 | 10173 |