

AD-A043 361 ILLINOIS UNIV AT URBANA-CHAMPAIGN COORD SCIENCE LAB
AN ALGORITHM FOR MINIMIZING PROGRAM LOGIC ARRAY REAL--ETC(U)
APR 77 A.G. SOONG
R-766


F/G 9/2

DAAB07-72-C-0259

UNCLASSIFIED


1 DF Z
AD
A043381

N1



STANDARD

1 OF 2
AD
A043361



U.S. DEPARTMENT OF COMMERCE
National Technical Information Service

AD-A043 361

AN ALGORITHM FOR MINIMIZING PROGRAMMABLE
LOGIC ARRAY REALIZATIONS

Alphonso Gar-Yau Soong

University of Illinois at Urbana-Champaign
Urbana, Illinois

April 1977

AD No.
DDC FILE COPY

ADA043361

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE			INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER <i>(6)</i>	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER <i>(6)</i>	4. SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)	
AN ALGORITHM FOR MINIMIZING PROGRAMMABLE LOGIC ARRAY REALIZATIONS.			5. TYPE OF REPORT & PERIOD COVERED Technical Report	
6. AUTHOR(s) <i>(10)</i> Alphonse Gar-Yau Soong			7. PERFORMING ORG. REPORT NUMBER R-7662 UILU-ENG-77-2213	
8. PERFORMING ORGANIZATION NAME AND ADDRESS Coordinated Science Laboratory University of Illinois at Urbana-Champaign Urbana, Illinois 61801			9. CONTRACT OR GRANT NUMBER(S) DAAB-77-72-C-0259 MCS-72-03488 A01	
10. CONTROLLING OFFICE NAME AND ADDRESS Joint Services Electronics Program			11. REPORT DATE <i>(11) April 1977</i>	
12. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office)			13. NUMBER OF PAGES 92	
14. DISTRIBUTION STATEMENT (of this Report)			15. SECURITY CLASS. (of this report) UNCLASSIFIED	
16. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)			17. DECLASSIFICATION/DOWNGRADING SCHEDULE	
18. SUPPLEMENTARY NOTES			19. KEY WORDS (Continue on reverse side if necessary and identify by block number) PLA Minimizations	
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Due to the increasing use of PLAs (Programmable Logic Arrays) in logic design, an efficient algorithm which performs multiple-output AND-OR logic minimization is desired.				
Quine-McCluskey (QM) logic minimization has been known for sometime.[1] It can provide AND-OR structures with a minimum number of gates, and secondarily, gate inputs. Unfortunately, the QM method is generally practical only for small numbers of inputs (under 10) and outputs (under 6). The enormous size				

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

20. ABSTRACT (continued)

of the multiple output prime implicant covering table used in this method for large problems makes it too expensive to be implemented.

Other known algorithms either have similar complexity or provide only "good", but not necessarily optimum solutions. Therefore, a new AND-OR minimization algorithm for logic problems with up to 16 inputs and 8 outputs (standard limitations of PLAs available at present) is needed. The algorithm should be particularly effective for problems which require no more than 40 to 50 product terms in an optimum realization.

In this report, such an algorithm is formulated which strives to achieve an AND-OR realization with the smallest number of AND gates, without regard to the number of input connections per AND gate or the number of input connections per OR gate. This goal derives directly from the fact that only the number of product terms (AND gates) per PLA is limited by the PLA structure. The basic structure of this algorithm was originally suggested to the author by E. S. Davidson.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED
FROM THE BEST COPY FURNISHED US BY
THE SPONSORING AGENCY. ALTHOUGH IT
IS RECOGNIZED THAT CERTAIN PORTIONS
ARE ILLEGIBLE, IT IS BEING RELEASED
IN THE INTEREST OF MAKING AVAILABLE
AS MUCH INFORMATION AS POSSIBLE.

UILU-ENG 77-2213

AN ALGORITHM FOR MINIMIZING
PROGRAMMABLE LOGIC ARRAY REALIZATIONS

by

Alphonso Gar-Yau Soong

This work was supported in part by the Joint Services Electronics Program (U. S. Army, U. S. Navy and U. S. Air Force) under Contract DAAB-07-72-C-0259 and in part by the National Science Foundation under Grant MCS 73-03488 AOL.

Reproduction in whole or in part is permitted for any purpose of the United States Government.

Approved for public release. Distribution unlimited.

AN ALGORITHM FOR MINIMIZING
PROGRAMMABLE LOGIC ARRAY REALIZATIONS

BY

ALPHONSO GAR-YAU SOONG

B.S., University of Illinois, 1975

THESIS

Submitted in partial fulfillment of the requirements
for the degree of Master of Science in Electrical Engineering
in the Graduate College of the
University of Illinois at Urbana-Champaign, 1977

Thesis Adviser: Professor E. S. Davidson

Urbana, Illinois

ACKNOWLEDGEMENT

I wish to express my gratitude to my advisors, Professor Edward S. Davidson and Professor Jacob A. Abraham, for suggesting this thesis topic and for their invaluable guidance and friendship. Their continued patience and support in supervising this work are much appreciated.

I would also like to thank my wife, Tina, for her encouragement and help to put this report into its final form.

TABLE OF CONTENTS

	Page
1.. INTRODUCTION.....	1
2.. DESCRIPTION OF THE ALGORITHM.....	3
2.1 Preliminary Definitions.....	4
2.2 Basic process of the algorithm.....	9
2.2.1 Phase 1 of the algorithm.....	9
2.2.2 Phase 2 of the algorithm.....	17
3.. HEURISTICS AND SPECIAL TECHNIQUES USED IN THE ALGORITHM.....	26
3.1 Selecting Criterion of a Minterm in a Product Term (SCMPT).....	26
3.2 Selection of the branching priority with respect to the arbitrarily chosen ()-variable.....	27
3.3 Special technique for the "covering" problem.....	28
4.. DESCRIPTION OF THE PROGRAM THAT FINDS AN OPTIMUM SUM OF PRODUCTS NETWORK.....	33
4.1 Scope of the program.....	33
4.2 Set-up of input data to the program.....	34
4.3 Interpretation of program output strings.....	36
4.4 Subroutines of the program.....	37
5.. TEST PROBLEMS AND ANALYSIS OF RESULTS.....	41
5.1 Results of test problems.....	41
5.2 Analysis of results.....	43
6.. CONCLUSIONS.....	46
6.1 Use of the algorithm.....	46
6.2 Possible improvements of the algorithm.....	47
APPENDICES.....	49
A.. Listing of the program "MINI".....	49
B.. Test problem specifications and solutions.....	63
C.. Detailed listing of output from "MINI" for Test Problem #1.....	86
REFERENCES.....	92

LIST OF FIGURES AND TABLES

	Page
FIGURES :	
1. FLOW CHART OF PHASE 1 OF ALGORITHM.....	10
2. FLOW CHART OF PHASE 2 OF ALGORITHM.....	18
3. EXAMPLE "TEST TAUTOLOGY".....	32
TABLES :	
1. CROSS-REFERENCE TABLE OF SUBROUTINES.....	40
2. RESULTS OF TEST PROBLEMS.....	42

1. Introduction

Due to the increasing use of PLAs (Programmable Logic Arrays) in logic design, an efficient algorithm which performs multiple-output AND-OR logic minimization is desired.

Quine-McCluskey (QM) logic minimization has been known for some time.^[1] It can provide AND-OR structures with a minimum number of gates, and secondarily, gate inputs. Unfortunately, the QM method is generally practical only for small numbers of inputs (under 10) and outputs (under 6). The enormous size of the multiple output prime implicant covering table used in this method for large problems makes it too expensive to be implemented.

Other known algorithms either have similar complexity or provide only "good", but not necessarily optimum solutions. Therefore, a new AND-OR minimization algorithm for logic problems with up to 16 inputs and 8 outputs (standard limitations of PLAs available at present) is needed. The algorithm should be particularly effective for problems which require no more than 40 to 50 product terms in an optimum realization.

In this report, such an algorithm is formulated which strives to achieve an AND-OR realization with the smallest number of AND gates, without regard to the number of input connections per AND gate or the number of input connections

per OR gate. This goal derives directly from the fact that only the number of product terms (AND gates) per PLA is limited by the PLA structure. The basic structure of this algorithm was originally suggested to the author by E. S. Davidson.

2. Description of the algorithm

The AND-OR minimization algorithm discussed here is a branch-and-bound algorithm which makes a series of locally optimum decisions using the concepts of switching theory to derive a first solution. After finding the first solution, it backtracks to consider alternative decisions, modifying gate inputs and successively improving the solution. If run to completion, the algorithm finds a minimum gate solution. At each point the maximum improvement obtainable from continuing to run the algorithm is known.

The algorithm starts by choosing, heuristically, one minterm (1-cell) from one function of the given set of output functions. The smallest cube is found which covers this minterm and all its neighbour minterms in the selected function. Note that this cube may cover some \emptyset -cells of that function. All the minterms inside this cube are said to be covered or potentially covered. This cube is also potentially useful for other functions in the set which contains the selected minterm. Minterms of such functions which are inside the cube are also said to be potentially covered. The cube is then entered into an (initially empty) list called LISTA. Then another minterm which is not covered or potentially covered by cubes in LISTA is chosen and the process is repeated until each minterm of each output function is covered or potentially covered by some cube in LISTA. The resulting set of cubes in LISTA can be

transformed into feasible realizations of the output functions by shrinking the cubes, adding minterm variables to their corresponding product expressions, and adding further cubes when minterms become uncovered, until all 1-cells of the given set of output functions are covered and all the 0-cells in the set of cubes in LISTA are eliminated. Different choices of variables for shrinking cubes correspond to different possible realizations of the output functions. A branch-and-bound method is used so that all possible realizations can be examined implicitly. That is, instead of finding all feasible realizations, the algorithm only continues to develop a class of solutions if some solution in the class has a chance of improving the best solution yet found. The last solution found before the algorithm halts is an optimum realization.

A formal description of the algorithm is presented in the following sections.

2.1 Preliminary Definitions

Definition (Term)

A term is a logical product of one or more variables some of which may be complemented and some of which may be enclosed in parentheses, () .

Definition (Maximum and Minimum Cube of a Term)

The maximum cube of a term is the set of all cells covered by the term if all parenthesized variables were deleted from the term. The minimum cube of a term is the set of all cells covered by the term if all parenthesized variables are replaced by the same variables without parentheses.

Definition (Partial Solution)

A partial solution is a set of terms each of which is assigned to a single function in the given set of functions to be realized. The minimum cube of each term must include only 1-cells of its assigned functions. For each term, if any (single) parenthesized variable was deleted from the term, the minimum cube of the resulting term would include only 1-cells of its assigned function.

For example, consider the function

$$f(w,x,y,z) = \sum (0,1,4,6,7,13,15)$$

The term $w'(x')y'(z')$ could be assigned to f in a partial solution since its minimum cube, (\emptyset) , and the minimum cubes of $w'(x'y')$, $(\emptyset,1)$, and $w'y'(z')$, $(\emptyset,4)$, contain only 1-cells of f . Note that it is not required that the maximum cube of the term, $(\emptyset,1,4,5)$ corresponding to $w'y'$, contain only 1-cells of f and in fact in this case, (5) is a 0-cell of f . For this term assigned to f , w' and y' may not be parenthesized since (8) and (2) are not 1-cells of f .

Definition (Cover and Potentially Cover)

A term covers its minimum cube. A term potentially covers its maximum cube. For example: $w'(x')y'(z')$ covers $w'x'y'z'$ and potentially covers $w'y'$.

Definition (Useful and Potentially Useful)

A term is useful for a function if the cells covered by its maximum cube are all 1-cells of the function. A term is potentially useful for a function if the cells covered by its minimum cube are 1-cells of the function.

In the previous example, we might wish to know what terms are useful for function f and cover cell (\emptyset) . Of course $w'x'y'z'$ is such a term. From the restrictions on parenthesized variables in terms assigned to f , we know that $w'x'y'$ and $w'y'z'$ are such terms as well. These terms result from deleting a single parenthesized variable and deleting all other parentheses. Terms resulting from deleting two or more parenthesized variables are such terms if they may be assigned to f in a partial solution. In this example, $w'y'$ is not such a term since (5) is not a 1-cell of f .

In the algorithm to follow, terms are created for the purpose of covering a 1-cell of a function, the minterm representing the selected 1-cell is constructed and all variables in the minterm which may be parenthesized, while preserving assignability to f , are written in parentheses.

As the algorithm proceeds, parenthesized variables and parentheses are deleted from terms. When a parenthesized variable is deleted from a term, thereby expanding its minimum cube, parentheses around other variables may have to be deleted from the term, thereby shrinking its maximum cube. In our example, if either parenthesized variable in $w'(x')y'(z')$ is deleted, the remaining pair of parentheses must be deleted as well, to preserve the assignment of the term to f .

Useful terms remain useful no matter which parentheses or parenthesized variables are deleted. Potentially useful terms which are not useful become useful if certain parentheses are deleted. They may become not potentially useful and not useful if certain parenthesized variables are deleted. Note that there is no difference between useful and potentially useful if the term does not have any parenthesized variables. In that case, the maximum cube of the term is the same as the minimum cube of the term.

Definition (Uncovered Cell)

A 1-cell of a function is said to be uncovered in a partial solution if it is neither covered nor potentially covered by any term in the partial solution that is potentially useful for that function.

Definition (Transformation of a Term)

A term, T_1 , is a transformation of a term, T_2 , if T_1 can be obtained from T_2 by deleting some pairs of parentheses and some set of parenthesized variables from T_2 .

Definition (Intermediate Solution)

An intermediate solution is a partial solution in which no 1-cell of any function is uncovered.

Definition (Feasible Solution)

An intermediate solution is a feasible solution if no term in the intermediate solution contains any parenthesized variables.

Definition (Potentially Redundant)

A term in an intermediate solution is said to be potentially redundant if the deletion of the term from the intermediate solution would not generate any uncovered cells for any output functions.

Definition (Table of Usefulness)

The table of usefulness is a table for partial solution which shows for each function the terms which are useful and those which are potentially useful.

2.2 Basic process of the algorithm

All output functions to be realized are input to the algorithm as sum of products expressions. The number of distinct product terms in these expressions is an upper bound, UPCODE, on the number of product terms in the optimum solution. Any other feasible solutions with the same or higher number of product terms are no better than the original input and therefore are of no interest.

The algorithm for finding an optimum AND-OR realization of a multiple output function consists of two phases. In the description below, ()'s is used to denote "parentheses" and ()-variable is used to denote "parenthesized variable."

2.2.1 Phase 1 of the algorithm

Phase 1 begins with a partial solution containing no terms and produces an intermediate solution by adding terms to the partial solution. A flow chart of Phase 1 is shown in Figure 1.




FIGURE 1 : FLOW CHART OF PHASE 1 OF ALGORITHM

It begins by choosing a product term from the input expression for some function and selects an uncovered minterm (1-cell) in this product term using the Selection Criterion for a Minterm in a Product Term (SCMPT), which will be discussed later. For our purposes, SCMPT may be assumed to select an arbitrary uncovered cell. Then the directions in which this minterm can be expanded (to cover two minterms of the function) are determined. Variables of the minterm corresponding to these expandable directions become ()-variables in the term and the term is added to the set of terms of the partial solution. By repeating this process until no minterms of any function are uncovered, the original set of terms is augmented to an intermediate solution with the characteristics outlined above. Just before the exit of Phase 1 to Phase 2 the intermediate solution may be modified by expanding some terms. A term is expanded if and only if for each function for which the term is potentially useful or useful, its maximum cube contains only 1-cells of that function. Then its entry in the table of usefulness is not changed by deleting all ()-variables. In this case, all ()-variables are deleted so that the term may cover all the cells of its maximum cube. This step allows the cube to grow to its maximum extent without precluding consideration of any optimum solution and simply makes the algorithm more efficient.

It is important to note that the maximum cubes of the terms might contain some \emptyset -cells.

For example, consider the function

$$f(w, x, y) = w'y + w'xy' = \sum (1, 2, 3)$$

Let the minterm chosen from the first input term be $w'xy$, i.e. cell (3), then the term obtained is $w'(x)(y)$, which covers (3) but potentially covers $(\emptyset, 1, 2, 3)$. Note that minterm (\emptyset) is not in f . The significance of the term $w'(x)(y)$ is that every sum of products form for f must cover minterm (3) with a term which is a transformation of $w'(x)(y)$. However, not all transformations of $w'(x)(y)$ need be allowed. Each time a ()-variable is deleted, the other ()-variables must be re-evaluated to see if their ()'s must be removed. In this case the allowable transformations of $w'(x)(y)$ with no ()-variables are $w'x$, $w'y$ and $w'xy$. The remaining possible transformation, w' , is not allowed. Since there are no uncovered cells of f once the term $w'(x)(y)$ is in the list, $w'(x)(y)$ is an intermediate solution and no further minterms are selected.

Theorem 1 states an important property of the intermediate solution produced by Phase 1. In order to prove it, however, we need some definitions and preliminary results.

Definition (Implicant)

An implicant of a function f is a product term (with no ()-variables) which covers only 1-cells of the function.

Definition (Proper Transform)

For a LISTA term, T , generated for minterm M of function f (i.e. generated just after minterm M of function f is selected), the proper transforms of T are those transforms of T which are implicants of f .

Note that the proper transforms of T , generated for M of f , all cover the minimum cube of T . After Phase 1, i.e. before Phase 2, the minimum cube of T is M (unless T is expanded by the last step of Phase 1). If expansion of T occurs, let T represent the term before expansion and LISTA represent the set of terms in the intermediate solution before expansion. The expansion step will be justified at the end of the discussion of Phase 2.

Lemma 1:

If T is a LISTA term generated for M of f during Phase 1, every implicant of f which covers M is a proper transform of T .

Proof:

Let I be an implicant of f which covers M . Any variable which appears complemented or uncomplemented in I must appear complemented or uncomplemented, respectively, in M and hence likewise in T , otherwise I would not cover M . For any variable which does not appear in I at all, the cell adjacent to M found by complementing that variable in the expression for M must be a 1-cell of f , since it is covered by I . Hence T must contain that variable as a (\cdot) -variable.

Thus there is a transformation of T which equals I , namely that transformation of T which deletes all (\cdot) -variables which do not appear in I and deletes all other (\cdot) 's. This transformation is a proper transformation since it is an implicant of f and contains no (\cdot) -variables.

Q.E.D.

Lemma 2:

If T is a LISTA term generated for M of f during Phase 1, no implicant of f which covers M is a proper transformation of any LISTA term except T .

Proof:

Suppose T_1 is a LISTA term generated for M_1 of g and some implicant, I , of f which covers M is a transformation, t_1 , of T_1 . We will show that t_1 is not a proper transformation of T_1 .

Since all transformations of T_1 cover M_1 and t_1 equals I , then I must cover M_1 . Thus M_1 must be a 1-cell of f . Therefore T_1 , whose minimum cube is M_1 , is potentially useful for f . Furthermore, since t_1 covers M , T_1 potentially covers M . Now M of f could not have been selected in Phase 1 if M_1 of g had been selected first, since T_1 in LISTA would not leave M of f uncovered. Thus M_1 of g must have been selected after M of f . However, since I must be a proper transform of T , T potentially covers M_1 . Now T must not be potentially useful for g , otherwise M_1 of g could not be selected after T is in LISTA. Therefore M , the minimum cube of T , must be a 0-cell of g . Since t_1 covers M , t_1 is not a proper transformation of T_1 . Q.E.D.

Theorem 1 :

Given LISTA produced by Phase 1 for a set of functions and an arbitrary sum of products expression for each function in the set, there is some proper transformation of each LISTA term which appears in the sum of products expressions and these terms are distinct.

Proof:

Each term in LISTA is generated for some minterm of some function. Let T in LISTA be generated for M of f. In any sum of products expression for f, there must be at least one term which covers M. Let I be an arbitrary one of these terms. By Lemma 1, I is a proper transformation of T. By Lemma 2, I is not a proper transformation of any other LISTA term. Similarly there is some proper transformation of each LISTA term which equals some expression term and each of these expression terms is logically distinct from the others. Q.E.D.

By Theorem 1, the terms of every set of sum of products expressions for a set of functions can be constructed as an appropriate transformation for each LISTA term produced by Phase 1 and possibly some added terms.

Corollary 1 :

The cardinality of LISTA after Phase 1 is less than or equal to the number of terms in any set of sum of products expressions for the set of functions input to Phase 1.

Proof:

Follows immediately from Theorem 1. Q.E.D.

Therefore, at the end of Phase 1 a lower bound, LBOUND = cardinality of LISTA, and an upper bound, UPBOUND = number of distinct terms in the input expressions, are established for the number of terms in an optimum solution.

2.2.2 Phase 2 of the algorithm

Phase 2 examines the intermediate solution obtained from Phase 1 and proceeds to find a succession of feasible solutions, each with fewer terms than the previous feasible solution. Phase 2 will halt and upon halting, the last feasible solution found has the minimum number of terms among all feasible solutions of the problem. The flow chart of Phase 2 is presented in Figure 2.




FIGURE 2 : FLOW CHART OF PHASE 2 OF ALGORITHM

A ()-variable is arbitrarily chosen from a term in the intermediate solution and a 2-way branch is performed. One of the branches corresponds to removing the ()-variable from the term. This is equivalent to retaining the maximum cube of the term but doubling the size of the minimum cube with respect to the ()-variable. The other branch corresponds to removing the ()'s from the variable. This is equivalent to reducing the maximum cube of the term by a half with respect to the ()-variable while the minimum cube remains the same.

Both branches have the effect of reducing the number of ()-variables in the term, a procedure which will eventually transform the chosen term into a legitimate product term of the given output functions. Since both branches (transformations) may uncover some 1-cells, subroutines of Phase 1 must be called to check :

- (1) If the rest of the ()-variables in the term are still valid. If not, ()'s may have to be removed from some ()-variables of the term.
- (2) If all 1-cells of the given set of output functions are still potentially covered by the terms in each of the two transformed lists of LISTA. If not, appropriate terms must be added to the two lists respectively to cover the uncovered 1-cells.

Step (1) arises when the minimum cube of a term is expanded, i.e. when a ()-variable is deleted. In order to insure that any ()-variable of this term may be deleted without making the transformation of the term cover any ℓ -cells of the function, ()'s must be removed from those ()-variables which do not correspond to an expandable direction of the new minimum cube (even though they did correspond to an expandable direction for the previous minimum cube).

Step (2) arises when a ()-variable is deleted since the minimum cube becomes larger and the term may become potentially useful for a smaller set of functions. Cells which the term potentially covers in functions for which the term is no longer potentially useful may become uncovered. Step (2) also arises when ()'s are deleted since the maximum cube becomes smaller and cells which are no longer potentially covered by this term in functions for which this term is potentially useful may become uncovered.

After this checking process, two new intermediate solutions are formed. Only one of these two intermediate solutions (the one with the ()-variable deleted) is selected to be used as the new input to Phase 2. The other one is stored in a stack called STACK for later backtracking. Then the whole process is repeated with Phase 2 focusing on the new intermediate solution.

Phase 2 thus contains a routine which is repeated iteratively until the intermediate solution under consideration has no more ()-variables in it, that is, until a feasible solution is found. All redundant terms in this feasible solution are deleted. Then the feasible solution is stored as the current "optimal" solution and replaces the old "optimal" solution. (The realization used in the input to the algorithm is the initial "optimal" solution.) The number of distinct product terms in this feasible solution becomes the new upper bound, UBOUND.

If at any time in this process the number of terms in the intermediate solution under consideration is greater than or equal to the current upper bound, UBOUND, that intermediate solution is discarded and the algorithm backtracks. A new intermediate solution is obtained from STACK to be used as the input to the iterative routine of Phase 2.

The algorithm stops when either a feasible solution consisting of only LBOUND distinct product terms is found or when all the intermediate solutions in STACK have been processed by Phase 2. The last "optimal" solution recorded is an optimum realization for the given set of output functions.

We now prove the optimality of the final solution produced by Phase 2 before halting.

Definition (Reachable from LISTA)

A solution is called reachable from LISTA if it contains a set of $|LISTA|$ distinct terms each of which is a proper transformation of a distinct LISTA term (and possibly some other added terms).

Note that by Theorem 1, all solutions are reachable from the LISTA produced by Phase 1 (before expansion of selected T terms).

Lemma 3 :

All solutions reachable from the LISTA input to the iterative routine of Phase 2 are reachable from at least one of the two LISTA's output from the iterative routine of Phase 2.

Proof :

Consider the term and the ()-variable selected by the iterative routine. All solutions reachable from the input LISTA contain a term which is a proper transformation of that term. Furthermore this solution term is distinct from those corresponding to other LISTA terms. Hence that proper transformation must be a proper transformation of the selected term with the selected ()-variable either missing

or appearing without ()'s. The proper transformation must thus be a proper transformation of the term which replaces the selected term in one of the two output LISTA's. This statement is valid whether or not other ()'s are deleted from the term since other ()'s are deleted only to remove improper transformations. They remove no proper transformations.

No other terms in LISTA are modified by the iterative routine. Hence their correspondence to solution terms is unchanged.

Further terms may be added to LISTA by the iterative routine. However, these are added in a manner similar to Phase 1 only to cover uncovered cells of functions. It can be shown by an argument similar to that of Lemmas 1 and 2 and Theorem 1 that the added terms are necessary and do not affect reachability of solutions. Q.E.D.

Corrolary 2 :

The number of terms in the LISTA output from the iterative routine of Phase 2 is a lower bound on the number of terms in any feasible solution reachable from that LISTA.

Proof :

Follows immediately from Theorem 1 and the proof of Lemma 3 by finite induction. Q.E.D.

Theorem 2 :

The last solution produced by Phase 2 before halting is an optimum (minimum number of terms) solution.

Proof :

All solution are reachable from the LISTA produced by Phase 1, by Theorem 1. By Lemma 3, no reachable solutions are eliminated by the branching in Phase 2. By Corrolary 2 and the structure of the backtracking in Phase 2, all feasible solutions are fully developed except those with UPBOUND or more terms. UPBOUND is monotonically decreased during the run of Phase 2, but a solution is produced with UPBOUND terms for each value of UPBOUND. Thus the only solutions not produced by the algorithm have the same number of terms or more terms than some feasible solution produced by the algorithm. Furthermore, the last solution produced by the algorithm before halting has the fewest terms of any feasible solution produced by the algorithm. Thus any other solution to the problem has the same number of gates or more gates than the last feasible solution produced by the algorithm. Q.E.D.

There are two steps, the term expansion step at the end of Phase 1 and the casting out redundancy step when a feasible solution is found in Phase 2, which might require further explanation. Since expanded terms contain only 1-cells of functions for which the terms are useful or potentially useful, the expansion does not eliminate any solutions with fewer terms than the minimum-term solution reachable from the modified LISTA. This property follows from the prime implicant theorem of switching theory. Casting out redundant terms in Phase 2 serves only to reduce UPBOUND when possible and does not preclude reaching any solutions with fewer gates than UPBOUND. These steps thus only make the algorithm more efficient without jeopardizing finding an optimum solution.

3. Heuristics and special techniques used in the algorithm

In this minimization algorithm, heuristics are introduced in :

- (i) the Selecting Criterion of a Minterm in a Product Term
- (ii) selecting the branching priority with respect to the arbitrarily chosen ()-variable.

Also a special technique is used to solve the problem of deciding if a specific product term is covered by a given set of product terms.

3.1 Selecting Criterion of a Minterm in a Product Term (SCMPT)

When examining the input product terms in Phase 1, a minterm must be chosen from some input product terms to be the nucleus of a product term. Then the direction in which this minterm can be expanded is examined to determine the ()-variables in this minterm. Heuristically, the minterm which is covered by the least number of distinct prime implicants of the output functions should have the highest priority. This is because the maximum cubes formed by these minterms would be very 'tight', that is they will cover very few 0-cells. This will reduce the work required to be done in Phase 2 and will tend to make Phase 2 converge to the optimum solution faster. Yet this process requires knowing how many '0' neighbours a minterm has. A tedious and

time-consuming procedure has to be used to obtain this information and this process is impractical. A less efficient but very simple selecting criterion is chosen in this minimization algorithm.

In the program, terms in the problem description are scanned in order. For each term which contains one or more minterms uncovered by LISTA, one uncovered minterm is selected. Some minterm which is covered by only one input product term is chosen with highest priority because the maximum cube of this minterm would tend not to include too many 0-cells. If such a minterm cannot be found in the input product term, then a minterm is chosen arbitrarily from the input product term to serve as the nucleus of that product term. As a result the lower bound obtained at the end of Phase 1 is fairly tight.

3.2 Selection of the branching priority with respect to the arbitrarily chosen ()-variable

In Phase 2, a two-way branch may be performed on any ()-variable in LISTA until no ()-variables remain, i.e. a feasible solution is reached. Heuristically, the branch corresponding to deleting the ()-variable from the term is a better choice because this directly implies a reduction in the input load of the term and also an increase in the covering power of the minimum cube of the term. In the case when there is more than one optimum solution, this selection would tend to find the one with a smaller number of input

connections to the AND gates.

3.3 Special technique for the "covering" problem

The problem to be solved here is to determine if a product term P is covered by a set of N product terms namely, $x_1, x_2, x_3, \dots, x_N$. This problem can be transformed into a simpler problem.

Theorem 3 :

A product term P is covered by a set of N product terms x_i ($i=1, \dots, N$) iff the union of the product terms y_i ($i=1, \dots, N$) is equal to '1', where y_i is the product term resulting from removing all the literals of P from the product term $P.x_i$.

Proof:

By the inclusion property: $P \subseteq x_1 + x_2 + x_3 + \dots + x_N$
iff $P = P.(x_1 + x_2 + \dots + x_N)$

By the distributive law:

$$P.(x_1 + x_2 + \dots + x_N) = P.x_1 + P.x_2 + \dots + P.x_N$$

Since $P.x_i \subseteq P$ for all i , therefore there exists a y_i such that y_i and P are literal-disjoint and $P.x_i = P.y_i$ for all $i=1, \dots, N$. Then

$$P.X_1 + P.X_2 + \dots + P.X_N = P.Y_1 + P.Y_2 + \dots + P.Y_N$$

By the transitive law:

$$P \leq X_1 + X_2 + \dots + X_N \text{ iff } P = P.(Y_1 + Y_2 + \dots + Y_N)$$

But since Y_i ($i=1, \dots, N$) and P are literal-disjoint,

$$P = P.(Y_1 + Y_2 + \dots + Y_N) \text{ iff}$$

$$Y_1 + Y_2 + \dots + Y_N = '1' .$$


Again by applying the transitive law,

$$P \leq X_1 + X_2 + \dots + X_N \text{ iff } Y_1 + Y_2 + \dots + Y_N = '1' .$$

Q.E.D.

The reduced problem can be easily solved by the tree method described below.

Each node of the tree represents a product term. The node at the top level is the product term 1. Each node is branched out to form two new nodes. One branch corresponds to adding (ANDing) one more literal in the uncomplemented form to the product term; the other to adding the same literal in the complemented form. A complete tree is formed when no more literals are available for branching from any node. For example, the complete tree of literals (A,B) is as shown below:



A node N_1 is defined as a successor of node N_2 if N_1 can be obtained from N_2 by adding literals to N_2 . In other words, N_1 can be reached by branching out from N_2 . A node of the tree is said to be covered if it is covered by some product term Y_i , $i=1,\dots,N$. If all successors of a node are covered, then the node is also said to be covered.

Theorem 4 :

Let the product terms Y_i , $i=1,\dots,N$ be product terms among which appear M variables namely, A_j , $j=1,\dots,M$.

$Y_1 + Y_2 + \dots + Y_N = '1'$ iff each node of the tree of variables $(A_j, j=1,\dots,M)$ is covered.

Proof:

It is obvious that $Y_1 + Y_2 + \dots + Y_N = '1'$ iff all possible product terms of variables (A_1, A_2, \dots, A_M) are covered by $Y_1 + Y_2 + \dots + Y_N$. Since the tree of variables (A_1, A_2, \dots, A_M) explicitly represents all possible product terms formed by variables (A_1, A_2, \dots, A_M) the theorem is proved. Q.E.D.

It is important to note that it may not be necessary to examine all nodes of the tree explicitly, since once a node is covered by a product term all its successors are also covered by the same product term.


The problem of testing if a node N (a product term) is covered by another product term Y_j can be easily solved because it is equivalent to testing if the set of literals appearing in the product term Y_j is a subset of the set of literals appearing in N .

Example "TEST TAUTOLOGY", as shown in Figure 3, illustrates this tree method of solving the "tautology" problem.

THE LOGIC OF X

The tree of variables (A,B,C,D) is constructed as

shown below:



卷之三

Since all the nodes of the tree are covered (either covered by some product term or have all successors covered by product terms), therefore the sum of the product terms :

GINDI + AIB + ABIBID + BICNDI + AND + ABCND

卷之三

FIGURE 3 : EXAMPLE TAUTOLOGY

4. Description of the program that finds an optimum sum of products network

4.1 Scope of the program

The program 'MINI' has been coded for the DEC-10 computer in SAIL (Stanford Artificial Intelligence Language). It derives an optimum combinational AND-OR (sum of products) realization of a set of output functions. The algorithm is based on the branch-and-bound method discussed in the previous sections. Because of the nature of the branch-and-bound method, the first feasible solution found is not necessarily an optimum realization of the functions. After generating the first feasible solution, the program searches for better feasible solutions by backtracking. Each time the program finds a feasible solution whose total number of product terms is not greater than the previous "optimal" feasible solution, the program prints out the feasible solution and the number of product terms in the feasible solution. Eventually the program enumerates all feasible solutions (implicitly) and the last feasible solution found is an optimum solution for the output functions.

The user may specify the initial upper bound on the number of product terms to a value he thinks is reasonably low, in order to prune off some non-optimum networks, which would otherwise be generated by the program. This may reduce the computation time. If this number is not

specified the program will take the number of distinct product terms in the input as the initial upper bound.

The source code of the entire program occupies 53 blocks of storage on the DEC-10. The object code occupies 60 blocks of storage. The compilation time of the program is approximately 8 seconds. A listing of the program can be found in Appendix A.

4.2 Set-up of input data to the program

The input data is stored in an input file called 'DATA0'.

'DATA0' contains three types of lines.

- (i) <problem-parameter>
- (ii) <function-specifications>
- (iii) <input-terminator>

<Problem-parameter>

The first line of DATA0 specifies NV, the number of variables in the functions.

The second line of DATA0 specifies NF, the number of output functions.

<Function-specification>

The set of functions is entered in some sum of products form. Each line corresponds to a product term in the input expressions. Each line is coded as a character string of '0', '1' and '-'. The character strings are each of length equal to the sum of NV and NF.

The first NF characters specify which output functions contain the product term associated with this line in their expressions. This part of the string constitutes an entry in a Table of Usefulness for the input terms. A '0' in the i-th position, where $1 \leq i \leq NF$, denotes that the product term is not in the expression for the i-th output function, and a '1' denotes that the product term is in the expressions. This part of each line contains a single '1' and $NF-1$ '0's.

The last NV characters specify a product term. A '0' in the j-th position, where $1+NF \leq j \leq NF+NV$, implies that the $(j - NF)$ -th variable in the complemented form appears in the product term and a '1' implies that the variable appears in the uncomplemented form in the product term. A '-' in the j-th position implies that the $(j - NF)$ -th variable does not appear in the product term.

<Input-terminator>

The last line of DATA0 is the character string '999'. This tells the program that the end of function specification and input has been reached.

Example 'INPUT' illustrates a DATA0 input file.

Example 'INPUT':

Consider two output functions of three variables.

$$F_1(W, X, Y) = WXY' + W'Y$$

$$F_2(W, X, Y) = W'Y + X'Y' + WX$$

Then DATA0 is set up as follows:

LINE	INPUT	COMMENTS
1.	3	NV
2.	2	NF
3.	10110	WXY' of F1
4.	100-1	W'Y of F1
5.	010-1	W'Y of F2
6.	01-00	X'Y' of F2
7.	0111-	WX of F2
8.	999	Input
		Terminator

4.3 Interpretation of program output strings

The output of the program is essentially the same as the input except that more characters are involved in the strings. The first NF characters display an entry in the Table of Usefulness for the solution found. typically only feasible solutions need be printed, but the output format applies as well to intermediate or partial solutions which are also printed in the present version. The last NV characters represent the corresponding product term in LISTA. For the first NF characters, a '1' in the i-th position means that the term, specified by the last NV characters of the string, is potentially useful for the i-th

output function. The meanings of '0' and '1' are that the term is not useful or is useful, respectively, for the function. The meanings of '0', '1' and '-' in the last NV characters of the string are the same as in the input. A '2' in the j-th position, where $1+NF < j < NF+NV$, means that the $(j - NF)$ -th variable is in the complemented form and is also a ()-variable. A '3' is the same as a '2' except that the variable is in the uncomplemented form.

Example 'OUTPUT' illustrates the interpretation of an output string.

Example 'OUTPUT':

Consider a problem of three output functions of five variables, namely V,W,X,Y,Z. Let the output functions be F1,F2 and F3. An output string 01712-30 is interpreted as: term $V(W)(Y)Z'$ is useful for F2 and potentially useful for F3. Note that if the last NV characters in an output string do not contain characters '2' or '3', then any '7' in the first NF characters is equivalent to a '1'. To reduce term output loading, a minimum set of '7' terms should be selected to cover each function. Each term must be a '1' term for at least one function.

4.4 Subroutines of the program

The program 'MINI' consists of a main procedure PROGRAM, which is the outer-most block, and twelve subroutines, CHOX, COMPARE, INLIST, INTERB, INTERF, PAREN,

REDUN, SORT, TAUTOLOGY, UNION, UPTAB, UPTAB2, and I/O subroutines which are provided with SAIL compiler. Major functions of the subroutines are listed below.

CHOX: Choose a cell in a product term to be the nucleus of the product term using the SCMPT.

COMPARE: Compare the product terms of two input character strings to see if they are equal.

INLIST: Check if all the cells of an input product term are covered by the existing terms in the current partial solution. If not, create one and check for proper ()'s around variables.

INTERB: Find the intersection of a product term with all the product terms in the partial solution that are potentially useful to the same set of functions for which the product term is useful or potentially useful.

INTERF: Find the intersection of a product term with the sum of all the input product terms of a function for which the product term is useful.

PAREN: To determine which variables of a minimum cube can be ()-variables.

REDUN: Find any product terms or terms in the intermediate solution which are redundant.

SORT: Sort the input product terms in the order of

increasing number of '-'s in the product term.

TAUTOLOGY: To check if the union of a set of product terms is equal to logical '1' .

UNION: Check if a product term is covered by a given list of product terms.

UPTAB: Update the Table of Usefulness when an input product term is useful for more than one output function.

UPTAB2: Update the Table of Usefulness for any product term. This includes updating the usefulness and potential usefulness of a term or product term for any output functions.

A cross-reference table of the subroutines is presented in Table 1.

TABLE 1 : CROSS-REFERENCE TABLE OF SUBROUTINES

Procedure	Procedures it calls	Procedures calling it
CHOX	INTERF, UNION	INLIST, MAIN PROGRAM
COMPARE	-	MAIN PROGRAM
INLIST	CHOX, PAREN, UPTAB2 INTERB, UNION	MAIN PROGRAM
INTERB	-	INLIST, REDUN, MAIN PROGRAM
INTERF	-	CHOX, PAREN, UPTAB2, MAIN PROGRAM
PAREN	INTERF, UNION	INLIST, MAIN PROGRAM
REDUN	INTERB, UNION	MAIN PROGRAM
SORT	-	MAIN PROGRAM
TAUTOLOGY	-	UNION
UNION	TAUTOLOGY	INLIST, CHOX, REDUN, PAREN, UPTAB2, MAIN PROGRAM
UPTAB	-	MAIN PROGRAM
UPTAB2	INTERF, UNION	INLIST, MAIN PROGRAM

5. Test Problems and analysis of results

The program "MINI" was used to find realizations of several test single and multiple output switching problems. Results are recorded in Table 2. For test problems, detailed function specifications and the corresponding solutions found are listed in Appendix B. A detailed listing of the program output for test problem 1, the 7-segment decoder, is included in Appendix C for reference as a sample output of the program "MINI".

5.1 Results of test problems

As indicated in Table 2, optimal realizations were found for some of the test problems and the program halted. However, the other test problems were stopped from executing further because either the solutions obtained were good enough (the number of gates in the best solutions obtained thus far was close to the corresponding lower bound), or heuristically, it seemed that the program would require a large execution time to improve the best solution found for a problem at the point it was stopped. However, it must be noted that if all these test problems that were stopped are allowed to run to completion, optimal solutions would be found.

TABLE 2 : RESULTS OF TEST PROBLEMS

Number of messages per day	Number of days		Number of messages per day		Number of days	
	10	20	10	20	10	20
10	10	10	10	10	10	10
12	12	12	12	12	12	12
14	14	14	14	14	14	14
16	16	16	16	16	16	16
18	18	18	18	18	18	18
20	20	20	20	20	20	20
22	22	22	22	22	22	22
24	24	24	24	24	24	24
26	26	26	26	26	26	26
28	28	28	28	28	28	28
30	30	30	30	30	30	30
32	32	32	32	32	32	32
34	34	34	34	34	34	34
36	36	36	36	36	36	36
38	38	38	38	38	38	38
40	40	40	40	40	40	40
42	42	42	42	42	42	42
44	44	44	44	44	44	44
46	46	46	46	46	46	46
48	48	48	48	48	48	48
50	50	50	50	50	50	50
52	52	52	52	52	52	52
54	54	54	54	54	54	54
56	56	56	56	56	56	56
58	58	58	58	58	58	58
60	60	60	60	60	60	60
62	62	62	62	62	62	62
64	64	64	64	64	64	64
66	66	66	66	66	66	66
68	68	68	68	68	68	68
70	70	70	70	70	70	70
72	72	72	72	72	72	72
74	74	74	74	74	74	74
76	76	76	76	76	76	76
78	78	78	78	78	78	78
80	80	80	80	80	80	80
82	82	82	82	82	82	82
84	84	84	84	84	84	84
86	86	86	86	86	86	86
88	88	88	88	88	88	88
90	90	90	90	90	90	90
92	92	92	92	92	92	92
94	94	94	94	94	94	94
96	96	96	96	96	96	96
98	98	98	98	98	98	98
100	100	100	100	100	100	100

5.2 Analysis of results

It is obvious that the efficiency of the algorithm is highly problem dependent. The total execution time required to solve a switching problem depends on the number of input variables in the problem, the number of output functions, and most important, the structure of the prime implicants of the problem.

As the number of input variables and the number of output functions in a problem increase, the problem space becomes larger and therefore the execution time required to solve the problem is generally increased. However, due to the nature of the branch-and-bound method, the most important factor governing the amount of execution time required to solve a problem is the structure of the prime implicants in the set of output functions in the problem. If the prime implicants are densely gathered, that is, 1-cells typically are members of many prime implicants, then a large number of ()-variables in the intermediate solution may remain at the end of Phase 1 of the algorithm and there are many seemingly good alternative ways of removing them. In order to find an optimum realization, the algorithm must then do many forward branching and backtracking steps which consume much execution time. This fact can be observed from results of test problems 3, 4, and 5. Therefore, if the test problem has a large number of ()-variables at the end of Phase 1 of the algorithm, the execution time that the

program takes to solve the problem tends to be large.

However, if there is a big difference in size between two problems, the program may take less time to solve the "smaller" problem even if the number of ()-variables at the end of Phase 1 for the "smaller" problem is larger than that of the "larger" problem. For example, consider the results of the test problems 8 and 10 vs those of test problems 1 and 2.

Also note that although test problem 7 is a much "smaller" problem than test problem 2, yet the time needed to solve test problem 2 is much shorter than that needed to solve test problem 7. This is because the prime implicants of problem 2 are scattered and there is very little sharing of terms between output functions. Therefore the last step of Phase 1 is able to cut the number of ()-variables in LISTA from 81 down to 5. So very little branching and backtracking needs to be done to solve the problem. On the other hand, the prime implicants of test problem 7 is densely gathered. There is a lot of sharing of 1-cells between the output functions. This results in a lot of branching and backtracking in Phase 2. Therefore when the program "MINI" was used to solve test problem 7, it ran for 20 minutes and still did not halt and had to be stopped. This illustrates that the structure of the prime implicants of a problem is a dominating factor on the performance of the algorithm.

Another important fact is that if the initial input specification of a test problem is very good, i.e. near optimum, and the prime implicants of the problem are densely gathered, as in the case of test problem 5, the program may run for an extremely long time and still not be able to find any better solution than the original input. This is because the input may already be an optimum realization. Yet, the program would still have to try branching on all those intermediate solutions with a fewer number of gates than the initial expression while searching for an optimum solution, or verify that the input is an optimum solution. This procedure results in a large amount of execution time especially when the number of ()-variables at the end of Phase 1 for the problem is large. This property is illustrated by the results of test problem 5.

Finally, the entry under the heading : "Depth of Tree of Solution" may require further explanation. The entry in this column for each test problem indicates that if starting from the intermediate solution LISTA, obtained from Phase 1, all branchings (either deleting parentheses from ()-variables or deleting ()-variables) have been selected correctly, the solution can be reached from the initial LISTA in exactly the recorded number of branchings.

6. Conclusions

The algorithm discussed above is an entirely new approach to solving the problem of minimizing two level AND-OR multi-output switching function realizations.

The efficiency of the algorithm is highly problem dependent. The algorithm works particularly well for problems with scattered prime implicants. Thus it is hard to derive any specific correlation between the execution time needed to solve a problem and the size of the problem.

6.1 Use of the algorithm

An attractive point about this algorithm is that after a brief execution time it can find a reasonably tight lower bound on the number of gates required to realize a given set of output functions. Therefore, whenever a satisfactory solution (not necessarily optimum) is found with a number of gates close to the lower bound, the program may be stopped if optimality is not the main objective of using this algorithm. In particular, if the objective of using this algorithm is to minimize the number of PLAs required to realize a given set of output functions, the following criterion can be used to stop the program.

Criterion for stopping the program :

Let the number of AND gates available per PLA be P.

Let the lower bound found at the end of Phase 1 of the algorithm be LBOUND.

Let the number of gates in a feasible solution found by the algorithm be N.

If $\left\lceil \frac{LBOUND}{P} \right\rceil = \left\lceil \frac{N}{P} \right\rceil$ then STOP PROGRAM
 else CONTINUE.

6.2 Possible improvements of the algorithm

It is unfortunate that there have not been many programs written for minimizing multi-output functions. Therefore not enough data can be obtained to measure the relative performance of the program "MINI". However, improvement in execution time can definitely be obtained if the program is coded in assembly language and run on some large computer.

Further improvement of the algorithm may be made if some better heuristics can be found to be added in the SCMPT or better and quicker methods to solve the "covering" problem are found.

In the present version, the program scans lexicographically in each intermediate solution and selects the first ()-variable found and branching is done with respect to this selected variable. Thus loading of variables will tend to be higher for variables that are lexicographically near the end. Also for other reasons, some good heuristics for ()-variable selection should be added.

Also in the optimum solutions found, 1-cells of an output function may be covered by more than one product term. A small cover problem could be solved to get a minimum set of '7' terms for each function to reduce redundancy.

Finally, the algorithm was designed with the prime objective of minimizing totally specified multi-output switching functions. However, modifications can be made such that the algorithm may be used to solve problems with "DON'T CARES" in inputs. This modification would treat "DON'T CARES" as 1-cells except that "DON'T CARE" minterms are never treated as uncovered cells and would never be selected as the nucleus of any LISTA term in Phase 1 of the algorithm. Then the problem can be solved in the usual manner.

APPENDICES

Appendix A

Listing of the program "MINI"

```

BEGIN "MINI"
COMMENT PHASE01 TO PRODUCE A LIST OF DISTINCT PRODUCT TERMS
      SUCH THAT THE ORDER IS IN DECREASING NUMBER
      OF LITERALS !
21120  INTEGER NY,NP,NT,NXT,
21121  COMMENT NY = NUMBER OF VARIABLES
21122  NF = NUMBER OF FUNCTIONS
21123  NP = NUMBER OF PRODUCT TERMS !
21124  STRING ARRAY INTL1250!
21125  COMMENT FIRST NF CHARACTERS REPRESENT WHICH FUNCTION DOES
21126  COMMENT FIRST NF CHARACTERS REPRESENT WHICH FUNCTION DOES
21127  COMMENT THE PRODUCT TERM BELONG. THE FOLLOWING NY CHARACTERS REPRESENT
21128  THE PRODUCT TERM !
21129  COMMENT DEFINITION OF THE SYMBOLS USED!
21130  1 = X
21131  0 = Y
21132  * = LITERAL ABSENT
21133  ( = (X)
21134  ) = (X')
21135  3 = (X'X)
21136  COMMENT STATE OF PROGRAM VARIABLES !
22120  INTEGER CHAN1,CHAN2,INCHAR,TOP,COUNT; ! COMMENT I/O !
22121  STRING A,B,THA !
22122  INTEGER ALPHA,NULIT11250!
22123  INTEGER FLAG1,FLAG2,FLAG3,FLAG4,FLAG5,FLAG6,FLAG7
22124  INTEGER PTR,PTR1,L1,J,LBOUND
22125
22126
22127  PROCEDURE COMPARE(STRING A,B);
22128  COMMENT == COMPARE TWO PRODUCT TERMS TO CHECK IF THEY ARE EQUAL ==!
22129  BEGIN INTEGER J;
23120  BEGIN INTEGER J,I;
23121  FLG2,DONE,I,J,TP;
23122  WHILE (FLG2) AND (J LEQ L) DO
23123    IF ( AL1 FOR I) NEQ B (J FOR I) THEN FLAG2=FALSE
23124    ELSE J=J+1;
23125  ENDO;
23126
23127  COMMENT == UPDATING THE TABLE WHEN AN INPUT PRODUCT TERM IS USED IN MORE THAN ONE OUTPUT FUNCTION == !
23220  PROCEDURE UPDATER(STRING A,B);
23221  BEGIN INTEGER DONE;
24120  J,AFTER,DONE;
24220  WHILE (J LEQ NP) AND (CODE(A) DO
24322  IF ( AL1 FOR I) = NP ) AND ( B(J FOR I) = *1* ) THEN
24422  IF ( AL1 FOR I) = NP ) THEN DONE1 ELSE J=AFTER;
24522  END;
24622
24722
24822
24922
25022
25122  COMMENT 1 BY COUNTING THE # OF LITERALS IN EACH P.T. FIRST!
25220  BEGIN "SORT SUBROUTINE FOR 11 STEP 1 UNTIL NPTX DO
25320  BEGIN NULIT112, BUF,INPUT11;
25422  FOR J,TP=1 UNTIL L DO
25522  IF (BUF (J FOR 11) NEQ *m*) THEN NULIT11=NULIT11+1;
25622  ENDO;
25722  COMMENT BEGIN SORTING !
25822  FOR I=1 STEP 1 UNTIL NPTX DO
25922  BEGIN J=1;
26022  WHILE (J LEQ NPTX) DO

```

```

86120 BEGIN IF (NUMLT(J)) LEQ NUMLT(I)) THEN
86122 BEGIN INPUT(J) SHAP INT(J)
86124 NUMLT(J) SHAP NUMLT(J)
86126 END
86128 J=J+1
86130 END
86132 END * SORT SUBROUTINE*
86134
87122 INTEGER NUNION,NINTER,INTERCOUNT,X,COUNT1,COUNT2,I
87124 STRING PFILE1(250),PFILE2(250),ITEM1(250),ITEM2(250)
87126 STRING BUFFER1(250),BUFFER2(250)
87128 BOOLEAN COFLIT
87130 COMMENT STATEMENTS OF VARIABLES<br>
87132 PFILE1 = ARRAY OF INPUT LIST
87134 ITEM1 = ARRAY OF PRODUCTION TERMS REPRESENTING INTERSECTIONS
87136 ITEM2 = ARRAY OF INTERSECTIONS AFTER FACTORING OUT THE P.T.
87138 UNION = B OF NON-EMPTY P.T. THAT REPRESENT INTERSECTIONS
87140 UNION = B OF TERMS TO UNION TOGETHER
87142 UNION = B OF NOVELTY INTERSECTIONS WITH LISTS
87144 UNION = B OF GATES IN LIST B
87146 COUNT1 = B OF GATES IN PFILE1(114),PFILE2(114)
87148 INTEGER ARRAY PFILE1(114),PFILE2(114)
87150 COUNT1,NFILE1,NFILE2,NFILE3,NFILE4,NFILE5
87152 STRING ARRAY ANSLIST(250)
87154 STRING STUFF,AN2,AN3,NA,UPBOUND1
87156 INTEGER AFAY,GATCH(11250)
87158 BOOLEAN ALONE,BACTK,ANGGOOD,REDNGT
87160 STACK(11250)
87162 STRING ARRAY STACK(11250,11130)
87164 LABEL TRYAFINANS
87166
87168 29272 FORWARD PROCEDURE TAUTOLOGY
87170 29272 FORWARD PROCEDURE INTERI
87172 29422 FORWARD PROCEDURE INTERF
87174 29522 FORWARD PROCEDURE UNIONI
87176 29522 FORWARD PROCEDURE CHXII
87178 29712 FORWARD PROCEDURE PAREN
87180 29820 FORWARD PROCEDURE PAREN
87182 FORWARD PROCEDURE UPTAB2/
12212
12222 12222 FORWARD PROCEDURE INLISTI
12224 12222 COMMENT <br> TO DETERMINE IF THE P.T. IS COVERED <br> NEEDS!
12226 12402 BEGIN *INLISTI*
12228 12402 K=1
12230 12230 COUNT1,I
12232 12612 LIST1(1,PM1(1))
12912 12912 CHO1
11202 11202 BTERM1,LISTB(1)
11120 11120 PAREN1
11202 11202 LISTB(1),BTERM1
11323 11323 UPTAB2
11422 FOR K=2 STEP 1 UNTIL NOT 00
11422 11422 BEGIN STEP PM1(K)
11520 11620 INTERI
11702 UNION1
11702 IF (NOT COVER) THEN BEGIN COUNT(COUNT+1)
11900 LISTB(COUNT),BTERM1
11900 ENDI
12222

```

```

2128      COUNT1
2129      SUBLIST(COUNT1)
2130      PARENT
2131      LIST(COUNT1) + BTERM1
2132      UPTERM1
2133
2134      ENDO1 STEP1 UNTIL COUNT1 DO
2135      BEGIN
2136      NUM1(J+1)=1
2137      FOR J=1 TO COUNT1-1 DO
2138      BEGIN
2139      STEP1 UNTIL COUNT1 DO
2140      IF (AFL1 FOR 1) = "#2" OR (BFR1 FOR 1) = "#1"
2141      THEN NUM1(J)=AFL1(J)
2142      ELSE NUM1(J)=BFR1(J)
2143      END
2144      J=J+1
2145      ENDO1
2146
2147      ENDO1
2148      END "INLIST1"
2149
2150
2151      PROCEDURE CHECK1
2152      COUNT1=0
2153      X=0
2154      Y=0
2155      Z=0
2156      BEGIN
2157      COUNT1=0
2158      X=0
2159      Y=0
2160      Z=0
2161      FOR J=1 TO COUNT1 DO
2162      BEGIN
2163      AFL1(J)=AFL1(J)
2164      BFR1(J)=BFR1(J)
2165      END
2166      COUNT1=0
2167      X=0
2168      Y=0
2169      Z=0
2170      FOR J=1 TO COUNT1 DO
2171      BEGIN
2172      AFL1(J)=AFL1(J)
2173      BFR1(J)=BFR1(J)
2174      END
2175      COUNT1=0
2176      X=0
2177      Y=0
2178      Z=0
2179      FOR J=1 TO COUNT1 DO
2180      BEGIN
2181      AFL1(J)=AFL1(J)
2182      BFR1(J)=BFR1(J)
2183      END
2184      COUNT1=0
2185      X=0
2186      Y=0
2187      Z=0
2188      FOR J=1 TO COUNT1 DO
2189      BEGIN
2190      AFL1(J)=AFL1(J)
2191      BFR1(J)=BFR1(J)
2192      END
2193      COUNT1=0
2194      X=0
2195      Y=0
2196      Z=0
2197      FOR J=1 TO COUNT1 DO
2198      BEGIN
2199      AFL1(J)=AFL1(J)
2200      BFR1(J)=BFR1(J)
2201      END
2202      COUNT1=0
2203      X=0
2204      Y=0
2205      Z=0
2206      FOR J=1 TO COUNT1 DO
2207      BEGIN
2208      AFL1(J)=AFL1(J)
2209      BFR1(J)=BFR1(J)
2210      END
2211      COUNT1=0
2212      X=0
2213      Y=0
2214      Z=0
2215      FOR J=1 TO COUNT1 DO
2216      BEGIN
2217      AFL1(J)=AFL1(J)
2218      BFR1(J)=BFR1(J)
2219      END
2220      COUNT1=0
2221      X=0
2222      Y=0
2223      Z=0
2224      FOR J=1 TO COUNT1 DO
2225      BEGIN
2226      AFL1(J)=AFL1(J)
2227      BFR1(J)=BFR1(J)
2228      END
2229      COUNT1=0
2230      X=0
2231      Y=0
2232      Z=0
2233      FOR J=1 TO COUNT1 DO
2234      BEGIN
2235      AFL1(J)=AFL1(J)
2236      BFR1(J)=BFR1(J)
2237      END
2238      COUNT1=0
2239      X=0
2240      Y=0
2241      Z=0
2242      FOR J=1 TO COUNT1 DO
2243      BEGIN
2244      AFL1(J)=AFL1(J)
2245      BFR1(J)=BFR1(J)
2246      END
2247      COUNT1=0
2248      X=0
2249      Y=0
2250      Z=0
2251      FOR J=1 TO COUNT1 DO
2252      BEGIN
2253      AFL1(J)=AFL1(J)
2254      BFR1(J)=BFR1(J)
2255      END
2256      COUNT1=0
2257      X=0
2258      Y=0
2259      Z=0
2260      FOR J=1 TO COUNT1 DO
2261      BEGIN
2262      AFL1(J)=AFL1(J)
2263      BFR1(J)=BFR1(J)
2264      END
2265      COUNT1=0
2266      X=0
2267      Y=0
2268      Z=0
2269      FOR J=1 TO COUNT1 DO
2270      BEGIN
2271      AFL1(J)=AFL1(J)
2272      BFR1(J)=BFR1(J)
2273      END
2274      COUNT1=0
2275      X=0
2276      Y=0
2277      Z=0
2278      FOR J=1 TO COUNT1 DO
2279      BEGIN
2280      AFL1(J)=AFL1(J)
2281      BFR1(J)=BFR1(J)
2282      END
2283      COUNT1=0
2284      X=0
2285      Y=0
2286      Z=0
2287      FOR J=1 TO COUNT1 DO
2288      BEGIN
2289      AFL1(J)=AFL1(J)
2290      BFR1(J)=BFR1(J)
2291      END
2292      COUNT1=0
2293      X=0
2294      Y=0
2295      Z=0
2296      FOR J=1 TO COUNT1 DO
2297      BEGIN
2298      AFL1(J)=AFL1(J)
2299      BFR1(J)=BFR1(J)
2300      END
2301      COUNT1=0
2302      X=0
2303      Y=0
2304      Z=0
2305      FOR J=1 TO COUNT1 DO
2306      BEGIN
2307      AFL1(J)=AFL1(J)
2308      BFR1(J)=BFR1(J)
2309      END
2310      COUNT1=0
2311      X=0
2312      Y=0
2313      Z=0
2314      FOR J=1 TO COUNT1 DO
2315      BEGIN
2316      AFL1(J)=AFL1(J)
2317      BFR1(J)=BFR1(J)
2318      END
2319      COUNT1=0
2320      X=0
2321      Y=0
2322      Z=0
2323      FOR J=1 TO COUNT1 DO
2324      BEGIN
2325      AFL1(J)=AFL1(J)
2326      BFR1(J)=BFR1(J)
2327      END
2328      COUNT1=0
2329      X=0
2330      Y=0
2331      Z=0
2332      FOR J=1 TO COUNT1 DO
2333      BEGIN
2334      AFL1(J)=AFL1(J)
2335      BFR1(J)=BFR1(J)
2336      END
2337      COUNT1=0
2338      X=0
2339      Y=0
2340      Z=0
2341      FOR J=1 TO COUNT1 DO
2342      BEGIN
2343      AFL1(J)=AFL1(J)
2344      BFR1(J)=BFR1(J)
2345      END
2346      COUNT1=0
2347      X=0
2348      Y=0
2349      Z=0
2350      FOR J=1 TO COUNT1 DO
2351      BEGIN
2352      AFL1(J)=AFL1(J)
2353      BFR1(J)=BFR1(J)
2354      END
2355      COUNT1=0
2356      X=0
2357      Y=0
2358      Z=0
2359      FOR J=1 TO COUNT1 DO
2360      BEGIN
2361      AFL1(J)=AFL1(J)
2362      BFR1(J)=BFR1(J)
2363      END
2364      COUNT1=0
2365      X=0
2366      Y=0
2367      Z=0
2368      FOR J=1 TO COUNT1 DO
2369      BEGIN
2370      AFL1(J)=AFL1(J)
2371      BFR1(J)=BFR1(J)
2372      END
2373      COUNT1=0
2374      X=0
2375      Y=0
2376      Z=0
2377      FOR J=1 TO COUNT1 DO
2378      BEGIN
2379      AFL1(J)=AFL1(J)
2380      BFR1(J)=BFR1(J)
2381      END
2382      COUNT1=0
2383      X=0
2384      Y=0
2385      Z=0
2386      FOR J=1 TO COUNT1 DO
2387      BEGIN
2388      AFL1(J)=AFL1(J)
2389      BFR1(J)=BFR1(J)
2390      END
2391      COUNT1=0
2392      X=0
2393      Y=0
2394      Z=0
2395      FOR J=1 TO COUNT1 DO
2396      BEGIN
2397      AFL1(J)=AFL1(J)
2398      BFR1(J)=BFR1(J)
2399      END
2400      COUNT1=0
2401      X=0
2402      Y=0
2403      Z=0
2404      FOR J=1 TO COUNT1 DO
2405      BEGIN
2406      AFL1(J)=AFL1(J)
2407      BFR1(J)=BFR1(J)
2408      END
2409      COUNT1=0
2410      X=0
2411      Y=0
2412      Z=0
2413      FOR J=1 TO COUNT1 DO
2414      BEGIN
2415      AFL1(J)=AFL1(J)
2416      BFR1(J)=BFR1(J)
2417      END
2418      COUNT1=0
2419      X=0
2420      Y=0
2421      Z=0
2422      FOR J=1 TO COUNT1 DO
2423      BEGIN
2424      AFL1(J)=AFL1(J)
2425      BFR1(J)=BFR1(J)
2426      END
2427      COUNT1=0
2428      X=0
2429      Y=0
2430      Z=0
2431      FOR J=1 TO COUNT1 DO
2432      BEGIN
2433      AFL1(J)=AFL1(J)
2434      BFR1(J)=BFR1(J)
2435      END
2436      COUNT1=0
2437      X=0
2438      Y=0
2439      Z=0
2440      FOR J=1 TO COUNT1 DO
2441      BEGIN
2442      AFL1(J)=AFL1(J)
2443      BFR1(J)=BFR1(J)
2444      END
2445      COUNT1=0
2446      X=0
2447      Y=0
2448      Z=0
2449      FOR J=1 TO COUNT1 DO
2450      BEGIN
2451      AFL1(J)=AFL1(J)
2452      BFR1(J)=BFR1(J)
2453      END
2454      COUNT1=0
2455      X=0
2456      Y=0
2457      Z=0
2458      FOR J=1 TO COUNT1 DO
2459      BEGIN
2460      AFL1(J)=AFL1(J)
2461      BFR1(J)=BFR1(J)
2462      END
2463      COUNT1=0
2464      X=0
2465      Y=0
2466      Z=0
2467      FOR J=1 TO COUNT1 DO
2468      BEGIN
2469      AFL1(J)=AFL1(J)
2470      BFR1(J)=BFR1(J)
2471      END
2472      COUNT1=0
2473      X=0
2474      Y=0
2475      Z=0
2476      FOR J=1 TO COUNT1 DO
2477      BEGIN
2478      AFL1(J)=AFL1(J)
2479      BFR1(J)=BFR1(J)
2480      END
2481      COUNT1=0
2482      X=0
2483      Y=0
2484      Z=0
2485      FOR J=1 TO COUNT1 DO
2486      BEGIN
2487      AFL1(J)=AFL1(J)
2488      BFR1(J)=BFR1(J)
2489      END
2490      COUNT1=0
2491      X=0
2492      Y=0
2493      Z=0
2494      FOR J=1 TO COUNT1 DO
2495      BEGIN
2496      AFL1(J)=AFL1(J)
2497      BFR1(J)=BFR1(J)
2498      END
2499      COUNT1=0
2500      X=0
2501      Y=0
2502      Z=0
2503      FOR J=1 TO COUNT1 DO
2504      BEGIN
2505      AFL1(J)=AFL1(J)
2506      BFR1(J)=BFR1(J)
2507      END
2508      COUNT1=0
2509      X=0
2510      Y=0
2511      Z=0
2512      FOR J=1 TO COUNT1 DO
2513      BEGIN
2514      AFL1(J)=AFL1(J)
2515      BFR1(J)=BFR1(J)
2516      END
2517      COUNT1=0
2518      X=0
2519      Y=0
2520      Z=0
2521      FOR J=1 TO COUNT1 DO
2522      BEGIN
2523      AFL1(J)=AFL1(J)
2524      BFR1(J)=BFR1(J)
2525      END
2526      COUNT1=0
2527      X=0
2528      Y=0
2529      Z=0
2530      FOR J=1 TO COUNT1 DO
2531      BEGIN
2532      AFL1(J)=AFL1(J)
2533      BFR1(J)=BFR1(J)
2534      END
2535      COUNT1=0
2536      X=0
2537      Y=0
2538      Z=0
2539      FOR J=1 TO COUNT1 DO
2540      BEGIN
2541      AFL1(J)=AFL1(J)
2542      BFR1(J)=BFR1(J)
2543      END
2544      COUNT1=0
2545      X=0
2546      Y=0
2547      Z=0
2548      FOR J=1 TO COUNT1 DO
2549      BEGIN
2550      AFL1(J)=AFL1(J)
2551      BFR1(J)=BFR1(J)
2552      END
2553      COUNT1=0
2554      X=0
2555      Y=0
2556      Z=0
2557      FOR J=1 TO COUNT1 DO
2558      BEGIN
2559      AFL1(J)=AFL1(J)
2560      BFR1(J)=BFR1(J)
2561      END
2562      COUNT1=0
2563      X=0
2564      Y=0
2565      Z=0
2566      FOR J=1 TO COUNT1 DO
2567      BEGIN
2568      AFL1(J)=AFL1(J)
2569      BFR1(J)=BFR1(J)
2570      END
2571      COUNT1=0
2572      X=0
2573      Y=0
2574      Z=0
2575      FOR J=1 TO COUNT1 DO
2576      BEGIN
2577      AFL1(J)=AFL1(J)
2578      BFR1(J)=BFR1(J)
2579      END
2580      COUNT1=0
2581      X=0
2582      Y=0
2583      Z=0
2584      FOR J=1 TO COUNT1 DO
2585      BEGIN
2586      AFL1(J)=AFL1(J)
2587      BFR1(J)=BFR1(J)
2588      END
2589      COUNT1=0
2590      X=0
2591      Y=0
2592      Z=0
2593      FOR J=1 TO COUNT1 DO
2594      BEGIN
2595      AFL1(J)=AFL1(J)
2596      BFR1(J)=BFR1(J)
2597      END
2598      COUNT1=0
2599      X=0
2600      Y=0
2601      Z=0
2602      FOR J=1 TO COUNT1 DO
2603      BEGIN
2604      AFL1(J)=AFL1(J)
2605      BFR1(J)=BFR1(J)
2606      END
2607      COUNT1=0
2608      X=0
2609      Y=0
2610      Z=0
2611      FOR J=1 TO COUNT1 DO
2612      BEGIN
2613      AFL1(J)=AFL1(J)
2614      BFR1(J)=BFR1(J)
2615      END
2616      COUNT1=0
2617      X=0
2618      Y=0
2619      Z=0
2620      FOR J=1 TO COUNT1 DO
2621      BEGIN
2622      AFL1(J)=AFL1(J)
2623      BFR1(J)=BFR1(J)
2624      END
2625      COUNT1=0
2626      X=0
2627      Y=0
2628      Z=0
2629      FOR J=1 TO COUNT1 DO
2630      BEGIN
2631      AFL1(J)=AFL1(J)
2632      BFR1(J)=BFR1(J)
2633      END
2634      COUNT1=0
2635      X=0
2636      Y=0
2637      Z=0
2638      FOR J=1 TO COUNT1 DO
2639      BEGIN
2640      AFL1(J)=AFL1(J)
2641      BFR1(J)=BFR1(J)
2642      END
2643      COUNT1=0
2644      X=0
2645      Y=0
2646      Z=0
2647      FOR J=1 TO COUNT1 DO
2648      BEGIN
2649      AFL1(J)=AFL1(J)
2650      BFR1(J)=BFR1(J)
2651      END
2652      COUNT1=0
2653      X=0
2654      Y=0
2655      Z=0
2656      FOR J=1 TO COUNT1 DO
2657      BEGIN
2658      AFL1(J)=AFL1(J)
2659      BFR1(J)=BFR1(J)
2660      END
2661      COUNT1=0
2662      X=0
2663      Y=0
2664      Z=0
2665      FOR J=1 TO COUNT1 DO
2666      BEGIN
2667      AFL1(J)=AFL1(J)
2668      BFR1(J)=BFR1(J)
2669      END
2670      COUNT1=0
2671      X=0
2672      Y=0
2673      Z=0
2674      FOR J=1 TO COUNT1 DO
2675      BEGIN
2676      AFL1(J)=AFL1(J)
2677      BFR1(J)=BFR1(J)
2678      END
2679      COUNT1=0
2680      X=0
2681      Y=0
2682      Z=0
2683      FOR J=1 TO COUNT1 DO
2684      BEGIN
2685      AFL1(J)=AFL1(J)
2686      BFR1(J)=BFR1(J)
2687      END
2688      COUNT1=0
2689      X=0
2690      Y=0
2691      Z=0
2692      FOR J=1 TO COUNT1 DO
2693      BEGIN
2694      AFL1(J)=AFL1(J)
2695      BFR1(J)=BFR1(J)
2696      END
2697      COUNT1=0
2698      X=0
2699      Y=0
2700      Z=0
2701      FOR J=1 TO COUNT1 DO
2702      BEGIN
2703      AFL1(J)=AFL1(J)
2704      BFR1(J)=BFR1(J)
2705      END
2706      COUNT1=0
2707      X=0
2708      Y=0
2709      Z=0
2710      FOR J=1 TO COUNT1 DO
2711      BEGIN
2712      AFL1(J)=AFL1(J)
2713      BFR1(J)=BFR1(J)
2714      END
2715      COUNT1=0
2716      X=0
2717      Y=0
2718      Z=0
2719      FOR J=1 TO COUNT1 DO
2720      BEGIN
2721      AFL1(J)=AFL1(J)
2722      BFR1(J)=BFR1(J)
2723      END
2724      COUNT1=0
2725      X=0
2726      Y=0
2727      Z=0
2728      FOR J=1 TO COUNT1 DO
2729      BEGIN
2730      AFL1(J)=AFL1(J)
2731      BFR1(J)=BFR1(J)
2732      END
2733      COUNT1=0
2734      X=0
2735      Y=0
2736      Z=0
2737      FOR J=1 TO COUNT1 DO
2738      BEGIN
2739      AFL1(J)=AFL1(J)
2740      BFR1(J)=BFR1(J)
2741      END
2742      COUNT1=0
2743      X=0
2744      Y=0
2745      Z=0
2746      FOR J=1 TO COUNT1 DO
2747      BEGIN
2748      AFL1(J)=AFL1(J)
2749      BFR1(J)=BFR1(J)
2750      END
2751      COUNT1=0
2752      X=0
2753      Y=0
2754      Z=0
2755      FOR J=1 TO COUNT1 DO
2756      BEGIN
2757      AFL1(J)=AFL1(J)
2758      BFR1(J)=BFR1(J)
2759      END
2760      COUNT1=0
2761      X=0
2762      Y=0
2763      Z=0
2764      FOR J=1 TO COUNT1 DO
2765      BEGIN
2766      AFL1(J)=AFL1(J)
2767      BFR1(J)=BFR1(J)
2768      END
2769      COUNT1=0
2770      X=0
2771      Y=0
2772      Z=0
2773      FOR J=1 TO COUNT1 DO
2774      BEGIN
2775      AFL1(J)=AFL1(J)
2776      BFR1(J)=BFR1(J)
2777      END
2778      COUNT1=0
2779      X=0
2780      Y=0
2781      Z=0
2782      FOR J=1 TO COUNT1 DO
2783      BEGIN
2784      AFL1(J)=AFL1(J)
2785      BFR1(J)=BFR1(J)
2786      END
2787      COUNT1=0
2788      X=0
2789      Y=0
2790      Z=0
2791      FOR J=1 TO COUNT1 DO
2792      BEGIN
2793      AFL1(J)=AFL1(J)
2794      BFR1(J)=BFR1(J)
2795      END
2796      COUNT1=0
2797      X=0
2798      Y=0
2799      Z=0
2800      FOR J=1 TO COUNT1 DO
2801      BEGIN
2802      AFL1(J)=AFL1(J)
2803      BFR1(J)=BFR1(J)
2804      END
2805      COUNT1=0
2806      X=0
2807      Y=0
2808      Z=0
2809      FOR J=1 TO COUNT1 DO
2810      BEGIN
2811      AFL1(J)=AFL1(J)
2812      BFR1(J)=BFR1(J)
2813      END
2814      COUNT1=0
2815      X=0
2816      Y=0
2817      Z=0
2818      FOR J=1 TO COUNT1 DO
2819      BEGIN
2820      AFL1(J)=AFL1(J)
2821      BFR1(J)=BFR1(J)
2822      END
2823      COUNT1=0
2824      X=0
2825      Y=0
2826      Z=0
2827      FOR J=1 TO COUNT1 DO
2828      BEGIN
2829      AFL1(J)=AFL1(J)
2830      BFR1(J)=BFR1(J)
2831      END
2832      COUNT1=0
2833      X=0
2834      Y=0
2835      Z=0
2836      FOR J=1 TO COUNT1 DO
2837      BEGIN
2838      AFL1(J)=AFL1(J)
2839      BFR1(J)=BFR1(J)
2840      END
2841      COUNT1=0
2842      X=0
2843      Y=0
2844      Z=0
2845      FOR J=1 TO COUNT1 DO
2846      BEGIN
2847      AFL1(J)=AFL1(J)
2848      BFR1(J)=BFR1(J)
2849      END
2850      COUNT1=0
2851      X=0
2852      Y=0
2853      Z=0
2854      FOR J=1 TO COUNT1 DO
2855      BEGIN
2856      AFL1(J)=AFL1(J)
2857      BFR1(J)=BFR1(J)
2858      END
2859      COUNT1=0
2860      X=0
2861      Y=0
2862      Z=0
2863      FOR J=1 TO COUNT1 DO
2864      BEGIN
2865      AFL1(J)=AFL1(J)
2866      BFR1(J)=BFR1(J)
2867      END
2868      COUNT1=0
2869      X=0
2870      Y=0
2871      Z=0
2872      FOR J=1 TO COUNT1 DO
2873      BEGIN
2874      AFL1(J)=AFL1(J)
2875      BFR1(J)=BFR1(J)
2876      END
2877      COUNT1=0
2878      X=0
2879      Y=0
2880      Z=0
2881      FOR J=1 TO COUNT1 DO
2882      BEGIN
2883      AFL1(J)=AFL1(J)
2884      BFR1(J)=BFR1(J)
2885      END
2886      COUNT1=0
2887      X=0
2888      Y=0
2889      Z=0
2890      FOR J=1 TO COUNT1 DO
2891      BEGIN
2892      AFL1(J)=AFL1(J)
2893      BFR1(J)=BFR1(J)
2894      END
2895      COUNT1=0
2896      X=0
2897      Y=0
2898      Z=0
2899      FOR J=1 TO COUNT1 DO
2900      BEGIN
2901      AFL1(J)=AFL1(J)
2902      BFR1(J)=BFR1(J)
2903      END
2904      COUNT1=0
2905      X=0
2906      Y=0
2907      Z=0
2908      FOR J=1 TO COUNT1 DO
2909      BEGIN
2910      AFL1(J)=AFL1(J)
2911      BFR1(J)=BFR1(J)
2912      END
2913      COUNT1=0
2914      X=0
2915      Y=0
2916      Z=0
2917      FOR J=1 TO COUNT1 DO
2918      BEGIN
2919      AFL1(J)=AFL1(J)
2920      BFR1(J)=BFR1(J)
2921      END
2922      COUNT1=0
2923      X=0
2924      Y=0
2925      Z=0
2926      FOR J=1 TO COUNT1 DO
2927      BEGIN
2928      AFL1(J)=AFL1(J)
2929      BFR1(J)=BFR1(J)
2930      END
2931      COUNT1=0
2932      X=0
2933      Y=0
2934      Z=0
2935      FOR J=1 TO COUNT1 DO
2936      BEGIN
2937      AFL1(J)=AFL1(J)
2938      BFR1(J)=BFR1(J)
2939      END
2940      COUNT1=0
2941      X=0
2942      Y=0
2943      Z=0
2944      FOR J=1 TO COUNT1 DO
2945      BEGIN
2946      AFL1(J)=AFL1(J)
2947      BFR1(J)=BFR1(J)
2948      END
2949      COUNT1=0
2950      X=0
2951      Y=0
2952      Z=0
2953      FOR J=1 TO COUNT1 DO
2954      BEGIN
2955      AFL1(J)=AFL1(J)
2956      BFR1(J)=BFR1(J)
2957      END
2958      COUNT1=0
2959      X=0
2960      Y=0
2961      Z=0
2962      FOR J=1 TO COUNT1 DO
2963      BEGIN
2964      AFL1(J)=AFL1(J)
2965      BFR1(J)=BFR1(J)
2966      END
2967      COUNT1=0
2968      X=0
2969      Y=0
2970      Z=0
2971      FOR J=1 TO COUNT1 DO
2972      BEGIN
2973      AFL1(J)=AFL1(J)
2974      BFR1(J)=BFR1(J)
2975      END
2976      COUNT1=0
2977      X=0
2978      Y=0
2979      Z=0
2980      FOR J=1 TO COUNT1 DO
2981      BEGIN
2982      AFL1(J)=AFL1(J)
2983      BFR1(J)=BFR1(J)
2984      END
2985      COUNT1=0
2986      X=0
2987      Y=0
2988      Z=0
2989      FOR J=1 TO COUNT1 DO
2990      BEGIN
2991      AFL1(J)=AFL1(J)
2992      BFR1(J)=BFR1(J)
2993      END
2994      COUNT1=0
2995      X=0
2996      Y=0
2997      Z=0
2998      FOR J=1 TO COUNT1 DO
2999      BEGIN
3000      AFL1(J)=AFL1(J)
3001      BFR1(J)=BFR1(J)
3002      END
3003      COUNT1=0
3004      X=0
3005      Y=0
3006      Z=0
3007      FOR J=1 TO COUNT1 DO
3008      BEGIN
3009      AFL1(J)=AFL1(J)
3010      BFR1(J)=BFR1(J)
3011      END
3012      COUNT1=0
3013      X=0
3014      Y=0
3015      Z=0
3016      FOR J=1 TO COUNT1 DO
3017      BEGIN
3018      AFL1(J)=AFL1(J)
3019      BFR1(J)=BFR1(J)
3020      END
3021      COUNT1=0
3022      X=0
3023      Y=0
3024      Z=0
3025      FOR J=1 TO COUNT1 DO
3026      BEGIN
3027      AFL1(J)=AFL1(J)
3028      BFR1(J)=BFR1(J)
3029      END
3030      COUNT1=0
3031      X=0
3032      Y=0
3033      Z=0
3034      FOR J=1 TO COUNT1 DO
3035      BEGIN
3036      AFL1(J)=AFL1(J)
3037      BFR1(J)=BFR1(J)
3038      END
3039      COUNT1=0
3040      X=0
3041      Y=0
3042      Z=0
3043      FOR J=1 TO COUNT1 DO
3044      BEGIN
3045      AFL1(J)=AFL1(J)
3046      BFR1(J)=BFR1(J)
3047      END
3048      COUNT1=0
3049      X=0
3050      Y=0
3051      Z=0
3052      FOR J=1 TO COUNT1 DO
3053      BEGIN
3054      AFL1(J)=AFL1(J)
3055      BFR1(J)=BFR1(J)
3056      END
3057      COUNT1=0
3058      X=0
3059      Y=0
3060      Z=0
3061      FOR J=1 TO COUNT1 DO
3062      BEGIN
3063      AFL1(J)=AFL1(J)
3064      BFR1(J)=BFR1(J)
3065      END
3066      COUNT1=0
3067      X=0
3068      Y=0
3069      Z=0
3070      FOR J=1 TO COUNT1 DO
3071      BEGIN
3072      AFL1(J)=AFL1(J)
3073      BFR1(J)=BFR1(J)
3074      END
3075      COUNT1=0
3076      X=0
3077      Y=0
3078      Z=0
3079      FOR J=1 TO COUNT1 DO
3080      BEGIN
3081      AFL1(J)=AFL1(J)
3082      BFR1(J)=BFR1(J)
3083      END
3084      COUNT1=0
3085      X=0
3086      Y=0
3087      Z=0
3088      FOR J=1 TO COUNT1 DO
3089      BEGIN
3090      AFL1(J)=AFL1(J)
3091      BFR1(J)=BFR1(J)
3092      END
3093      COUNT1=0
3094      X=0
3095      Y=0
3096      Z=0
3097      FOR J=1 TO COUNT1 DO
3098      BEGIN
3099      AFL1(J)=AFL1(J)
3100      BFR1(J)=BFR1(J)
3101      END
3102      COUNT1=0
3103      X=0
3104      Y=0
3105      Z=0
3106      FOR J=1 TO COUNT1 DO
3107      BEGIN
3108      AFL1(J)=AFL1(J)
3109      BFR1(J)=BFR1(J)
3110      END
3111      COUNT1=0
3112      X=0
3113      Y=0
3114      Z=0
3115      FOR J=1 TO COUNT1 DO
3116      BEGIN
3117      AFL1(J)=AFL1(J)
3118      BFR1(J)=BFR1(J)
3119      END
3120      COUNT1=0
3121      X=0
3122      Y=0
3123      Z=0
3124      FOR J=1 TO COUNT1 DO
3125      BEGIN
3126      AFL1(J)=AFL1(J)
3127      BFR1(J)=BFR1(J)
3128      END
3129      COUNT1=0
3130      X=0
3131      Y=0
3132      Z=0
3133      FOR J=1 TO COUNT1 DO
3134      BEGIN
3135      AFL1(J)=AFL1(J)
3136      BFR1(J)=BFR1(J)
3137      END
3138      COUNT1=0
3139      X=0
3140      Y=0
3141      Z=0
3142      FOR J=1 TO COUNT1 DO
3143      BEGIN
3144      AFL1(J)=AFL1(J)
3145      BFR1(J)=BFR1(J)
3146      END
3147      COUNT1=0
3148      X=0
3149      Y=0
3150      Z=0
3151      FOR J=1 TO COUNT1 DO
3152      BEGIN
3153      AFL1(J)=AFL1(J)
3154      BFR1(J)=BFR1(J)
3155      END
3156      COUNT1=0
3157      X=0
3158      Y=0
3159      Z=0
3160      FOR J=1 TO COUNT1 DO
3161      BEGIN
3162      AFL1(J)=AFL1(J)
3163      BFR1(J)=BFR1(J)
3164      END
3165      COUNT1=0
3166      X=0
3167      Y=0
3168      Z=0
3169      FOR J=1 TO COUNT1 DO
3170      BEGIN
3171      AFL1(J)=AFL1(J)
3172      BFR1(J)=BFR1(J)
3173      END
3174      COUNT1=0
3175      X=0
3176      Y=0
3177      Z=0
3178      FOR J=1 TO COUNT1 DO
3179      BEGIN
3180      AFL1(J)=AFL1(J)
3181      BFR1(J)=BFR1(J)
3182      END
3183      COUNT1=0
3184      X=0
3185      Y=0
3186      Z=0
3187      FOR J=1 TO COUNT1 DO
3188      BEGIN
3189      AFL1(J)=AFL1(J)
3190      BFR1(J)=BFR1(J)
3191      END
3192      COUNT1=0
3193      X=0
3194      Y=0
3195      Z=0
3196      FOR J=1 TO COUNT1 DO
3197      BEGIN
3198      AFL1(J)=AFL1(J)
3199      BFR1(J)=BFR1(J)
3200      END
3201      COUNT1=0
3202      X=0
3203      Y=0
3204      Z=0
3205      FOR J=1 TO COUNT1 DO
3206      BEGIN
3207      AFL1(J)=AFL1(J)
3208      BFR1(J)=BFR1(J)
3209      END
3210      COUNT1=0
3211      X=0
3212      Y=0
3213      Z=0
3214      FOR J=1 TO COUNT1 DO
3215      BEGIN
3216      AFL1(J)=AFL1(J)
3217      BFR1(J)=BFR1(J)
3218      END
3219      COUNT1=0
3220      X=0
3221      Y=0
3222      Z=0
3223      FOR J=1 TO COUNT1 DO
3224      BEGIN
3225      AFL1(J)=AFL1(J)
3226      BFR1(J)=BFR1(J)
3227      END
3228      COUNT1=0
3229      X=0
3230      Y=0
3231      Z=0
3232      FOR J=1 TO COUNT1 DO
3233      BEGIN
3234      AFL1(J)=AFL1(J)
3235      BFR1(J)=BFR1(J)
3236      END
3237      COUNT1=0
3238      X=0
3239      Y=0
3240      Z=0
3241      FOR J=1 TO COUNT1 DO
3242      BEGIN
3243      AFL1(J)=AFL1(J)
3244      BFR1(J)=BFR1(J)
3245      END
3246      COUNT1=0
3247      X=0
3248      Y=0
3249      Z=0
3250      FOR J=1 TO COUNT1 DO
3251      BEGIN
3252      AFL1(J)=AFL1(J)
3253      BFR1(J)=BFR1(J)
3254      END
3255      COUNT1=0
3256      X=0
3257      Y=0
3258      Z=0
3259      FOR J=1 TO COUNT1 DO
3260      BEGIN
3261      AFL1(J)=AFL1(J)
3262      BFR1(J)=BFR1(J)
3263      END
3264      COUNT1=0
3265      X=0
3266      Y=0
3267      Z=0
3268      FOR J=1 TO COUNT1 DO
3269      BEGIN
3270      AFL1(J)=AFL1(J)
3271      BFR1(J)=BFR1(J)
3272      END
3273      COUNT1=0
3274      X=0
3275      Y=0
3276      Z=0
3277      FOR J=1 TO COUNT1 DO
3278      BEGIN
3279      AFL1(J)=AFL1(J)
3280      BFR1(J)=BFR1(J)
3281      END
3282      COUNT1=0
3283      X=0
3284      Y=0
3285      Z=0
3286      FOR J=1 TO COUNT1 DO
3287      BEGIN
3288      AFL1(J)=AFL1(J)
3289      BFR1(J)=BFR1(J)
3290      END
3291      COUNT1=0
3292      X=0
3293      Y=0
3294      Z=0
3295      FOR J=1 TO COUNT1 DO
3296      BEGIN
3297      AFL1(J)=AFL1(J)
3298      BFR1(J)=BFR1(J)
3299      END
3300      COUNT1=0
3301      X=0
3302      Y=0
3303      Z=0
3304      FOR J=1 TO COUNT1 DO
3305      BEGIN
3306      AFL1(J)=AFL1(J)
3307      BFR1(J)=BFR1(J)
3308      END
3309      COUNT1=0
3310      X
```

```

16182 ELSE IF (BYTEMU(J) WORD 1) = "3") THEN
16220   BYTEMU(J)=1&STERH(J)+1 FOR L=J)
16332   FOR J=N-1 STEP 1 UNTIL L DO
16332     IF (BYTEMU(J) NEW =2*) AND (BYTEMU(J) FOR 1) NEQ "3") THEN
16332       BEGIN
16332         TEMP(HNEW)
16522       BEGIN
16522         IF (TEMP(J) = "0") THEN
16522           TEMP(J)=2&STERH(J)+1 FOR L=J)
16522         ELSE +TEMP(J) FOR 1) =2&STERH(J)+1 FOR L=J)
16522       END;
16922       TEMP(TEMP(J) FOR 1) = "1") THEN
16922         TEMP(TEMP(J) FOR 1)=3&TEMP(J+1 FOR L=J)
16922       ELSE TEMP(J)
16922     END;
16922   UNION
16922   IF COVER THEN BYTEMU(J+1)=BYTEMU(J FOR 1)
16922
16922   END;
16922
16922   BYTEMU(J)
16922   END *PARENT*
16922
16922
16922
22222
22132 PROCEDURE INTERF1
22132 COMMENT *** FIND THE INTERSECTIONS OF A P.T. AND THE FUNCTIONS ***
22132 BEGIN *INTERF1*
22132   INTEGER I,I1,I2
22132   BOOLEAN FLAG;
22522   TEMPATEP1;
22522   NUMBER;
22522   FOR I=1 STEP 1 UNTIL NPT DO
22522     BEGIN TEMP(TEP1)
22522       FOR I1=1 STEP 1 UNTIL NF DO
21122         FOR I12=1 STEP 1 UNTIL NF DO
21122           IF ((TEMP(I) FOR 1) = "1") AND ((PHM(I1) FOR 1) = "1") THEN
21122             BEGIN FLAG:=TRUE;
21122               FOR I2=1 STEP 1 UNTIL L DO
21122                 BEGIN
21122                   IF ((PHM(I1) FOR 1) = TEMP(I2 FOR 1))
21122                     THEN CONTINUE;
21122                   ELSE IF ((TEMP(I2 FOR 1) = "0")
21122                         OR (TEMP(I2 FOR 1) = "2"))
21122                     OR ((PHM(I1) FOR 1) = "3") THEN
21122                       TEMP(I2) FOR 1=1&PHM(I1)(I2 FOR 1)
21122                     ATTEMP(I2) FOR L=I2;
21122                   ELSE BEGIN FLAG:=FALSE;
21122                     I2=L+1;
21122                   END;
21122
21122                 END;
21122               END;
21122             END;
21122           END;
21122         END;
21122       END;
21122     END;
21122   END;
21122
21122   MUNION(NPNT);
21122
21122   END;
21122
21122   UNION NPNT;
21122
21122   END *INTERF1*
23522
23522
23522 PROCEDURE INTERF2
23522 COMMENT *** FIND THE INTERSECTION OF P.T. AND LIST G ***
23522 BEGIN *INTERF2*
23522   INTEGER J,I,I1,I2
23522   BOOLEAN FLAG;
24922

```

```

24120 TEMPX(TEMP)
24220 M1=M1
24320 FOR J1=1 STEP 1 UNTIL COUNT DO
24420 BEGIN TEMP(TEMPX)
24520 FOR J11=1 STEP 1 UNTIL NF DO
24620 IF (TEMP(J1 FOR 1) = '1') AND (LISTB(J1) FOR 1) NEG "0") THEN
24720 BEGIN FLAGX=TRUE
24820 FOR J2=NF STEP 1 UNTIL L_00
24920 BEGIN IF (LISTB(J1)FOR 1) = TEMP(J2 FOR 1)
25020 OR (LISTB(J1)FOR 1) = "0")
25120 OR (LISTB(J1)FOR 1) = "2")
25220 OR (LISTB(J1)FOR 1) = "3")
25320 ELSE IF (TEMP(J2 FOR 1) = "1")
25420 THEN (TEMP(J1)FOR J2)=1&LISTB(J2) FOR 1
25520 ATTEMPT(J2+1 FOR L_00)
25620 ELSE BEGIN FLAGX=FALSE
25720 J2=L_01
25820 END
25920 IF FLAGX THEN BEGIN MAIN(N1,N2)
26020 LISTB(N1,N2)
26120 END
26220 UNION(N1,N2)
26320 END
26420 UNION(N1,N2)
26520 END
26620 UNION=N1
26720 END
26820 PROCEDURE UNION()
26920 COMMENT as FIND A LIST OF PRODUCT TERMS TO BE UNION TOGETHER as
27020 BEGIN UNION
27120 LABEL LOOP
27220 IF (UNION = M2) THEN BEGIN COVER FALSE
27320 UNIGR(M1,M2,J1)
27420 END
27520 IF (UNION = 0) THEN BEGIN COVER FALSE
27620 UNION=M1
27720 GO TO LOOP()
27820 END
27920 NPTR2=0
28020 FOR M1=1 STEP 1 UNTIL L_00
28120 BEGIN IF (TEMP(M1) FOR 1) NEG "0" AND TEMPX(M1) FOR 1) NEG "1") THEN
28220 BEGIN NPTR2=NPTR2+1
28320 UNION=M2&ITEM(M2)&ITEM(M2) J1 X FOR 1)
28420 END
28520 END
28620 IF (NPTR2 NEG 0) THEN
28720 BEGIN FOR M2=1 STEP 1 UNTIL L_00
28820 BEGIN IF (TEMP(M2) FOR 1) NEG "0" AND TEMPX(M2) FOR 1) NEG "1") THEN
28920 BEGIN NPTR2=NPTR2+1
29020 UNION=M2&ITEM(M2)&ITEM(M2) J1 X FOR 1)
29120 END
29220 TAUTOLOGY()
29320 END
29420 ELSE COVER TRUE
29520 LOOP() FOR M2=1 STEP 1 UNTIL UNION DO
29620 BEGIN J1=NPTR2(M1)
29720 UNION=M1
29820 END
29920 UNION=M1
30020

```

```

38130 PROCEDURE TAUTOLOGY;
38131   COMMENT /* DECIDE IF A LIST OF PRODUCT TERMS HAVE A SUM OF LOGICAL 1 */
38132   BEGIN /* TAUTOLOGY */
38133     INTERLISP, J1,M;
38134     STRG, TESTC;
38135     BOCALN, F17;
38136     TESTC, M;
38137     FINISH;
38138     STEP 1 UNTIL NPTR2 DO
38139     FOR J1,2 STEP C TESTC, M;
38140     TESTC, M;
38141     LASTP+1;
38142     BEGIN LABEL LOOP2,LOOP3;
38143       LOOP1: J1,1;
38144       LOOP3: IF (TESTC(J1,1) FOR 1) = "1"
38145         (UTEP(J1,1) FOR 1) = "2"
38146         OR (UTEP(J1,1) FOR 1) = "3"
38147         OR (TESTC(J1,1) * UTEH(J1)) (J1 FOR 1) THEN
38148           BEGIN COVER TRUE
38149             J1,-1;
38150             IF (J1 LEG NPTR2) THEN GO TO LOOP3;
38151           END;
38152           ELSE BEGIN COVER FALSE;
38153             IF ( J1 LEG NUNION) THEN GO TO LOOP2
38154             ELSE IF (LASTP NEG NPTR2) THEN
38155               BEGIN LASTP=LASTP+1;
38156                 TESTC(LASTP,LASTP+1)
38157                 TESTC(LASTP,LASTP+1) FOR LASTP=11;"0"
38158                 &TESTC(LASTP,LASTP+1) FOR NPTR2=LASTP);
38159               I,1;
38160             GO TO LOOP2;
38161           END;
38162           ENDO;
38163           IF COVER THEN
38164             BEGIN IF (TESTC(LASTP FOR 1) NEG "1") THEN
38165               BEGIN TESTC1: FOR LASTP=11&1*TESTC(LASTP+1) FOR NPTR2=LASTP);
38166                 I,1;
38167               GO TO LOOP2;
38168             END;
38169             ELSE WHILE #1 DO BEGIN IF (LASTP = 1) THEN #1 FALSE;
38170               TESTC(TESTC1 FOR LASTP=11&1*TESTC(LASTP+1) FOR NPTR2=LASTP);
38171               LASTP=LASTP+1;
38172               IF (TESTC(LASTP FOR 1) = "2") THEN
38173                 BEGIN TESTC(TESTC1 FOR LASTP=11&1*TESTC(LASTP+1) FOR NPTR2=LASTP);
38174                   I,1;
38175                 GO TO LOOP2;
38176               END;
38177             END;
38178           ENDO;
38179           IF COVER THEN #1 STEP 1 UNTIL NPTR2 DO
38180             BEGIN M=NPTR2;
38181               TEMPX=TEMPX(M);
38182               TEMPX=TEMPX(M+1 FOR L=M);
38183             ENDO;
38184           NEGAT TEMPX;
38185         ENDO;
38186       END;
38187     END;
38188   END /* TAUTOLOGY */;
38189

```



```

42120 BEGIN "RECDIN"
42220 INTEGER I,J,K
42320 READ(F1,FALSER)
42420 FOR I=1 COUNT STEP 1 UNTIL 1 DO
42520 BEGIN BUFFER LIST111
42620 LISTB(I)=""*
42720 FOR K=1 STEP 1 UNTIL NPT DO
42820 FOR J=1 STEP 1 UNTIL NF DO
42920 IF (BUFFER(J,K) == " ") AND (PHIT(K) == "1") THEN
43020 BEGIN TEMP PHIT(K)
43120 INTERV1
43220 UNION1
43320 IF (NOT COVER) THEN BEGIN K=NPT+1
43420 LISTB(I)=BUFFER1
43520 END
43620 END
43720 IF (COVER) THEN BEGIN FOR J=1 STEP 1 UNTIL COUNT+1 DO
43820 LISTB(J)=LISTB(J+1)
43920 COUNT=COUNT+1
44020 RECOUNT(TRUE)
44120 END
44220 END
44320 END "RECDIN"
44420
44520
44620
44720 COMMENT ***** PROGRAM STATEMENTS FOR PHASE1 BEGIN ***** /-
44820 COUNT SET 1/2
44920 LINE11
45020 STR1A(LINE11,15,1N5$)
45120 COUNT11,LINE11,EDC,BI
45220 COUNT11,LINE11,EDC,BI
45320 COUNT11,LINE11,EDC,BI
45420 OPEN(CHAN1,FILE1,P1,COUNT1,BRCHAR,EOF)
45520 LOCUP(CHAN1,CHAN1,FLAG)
45620 CHAN2,SETCHAN2
45720 OPEN(CHAN2,FILE2,P2,COUNT2,BRCHAR,EOF)
45820 EADP(CHAN2,FILE2,P2,COUNT2,BRCHAR,EOF)
45920 COUNT2=END1/2,*** */
46020 BUF INPUT(CHAN1,LINE1)
46120 NY INPUT(CBUF,BUF,CHAN1,LINE1)
46220 BUFBUF(CHAN1,LINE1)
46320 BUF INPUT(CHAN1,LINE1)
46420 BUFBUF(CHAN1,LINE1)
46520 PTYPE1,TYPE1
46620 INPUT1,INPUT1
46720 INPUT1,INPUT1
46820 INPUT1,INPUT1
46920 PHIT1,PHIT1
47020 OUT(CHAN2,THE INPUT PRODUCT TERMS ARE1*(156*12))
47120 OUT(CHAN2,INPUT1*(156*12))
47220 WHILE (NOT FLAG1) DO
47320 BEGIN
47420 BUF INPUT(CHAN1,LINE1)
47520 OUT(CHAN2,BUF,CHAN1,LINE1)
47620 IF (BUF KEY = 9992) THEN
47720 BEGIN NPT=NPT+1
47820 PH1(NPT),BUF1
47920 FOR I=1 STEP 1 UNTIL NPTX DO
48020 BEGIN COMPARE(BUF,INPUT1)
48120 IF FLAG2 THEN
48220

```



```

66122      N09_81 STEP 1 UNTIL NF DO
66122      FOR J=1 TO LISTN(N) FOR I1 NEG =0" THEN NUMB.NUMB=1
66122      IF (NUB = 1) THEN
66122      BEGIN BUFFER LISTN(N)
66122      FOR K=N1 TO STEP 1 UNTIL L DO
66122      IF (BUFFER FOR I1 = "2") OR (BUFFER FOR I1 = "5")
66122      THEN TEMP.BUFFER=BUFFER[K] FOR L=K)
66122      TEMP.BUFFER=TEMP.BUFFER+BUFFER[K] FOR L=K)
66122      INTEN)
66122      UNION)
66122      IF (COVER) THEN LISTN(N)=BUFFER)
66122      END!
66122      END AND BACKTRACK
67122
67122 COMMENT == BACKTRACKING == !
67122 ELSE BEGIN STAGE=I1
67122 OUT(CHAR,"BACKTRACKING&15&12")
68122 OUT(CHAR,"BACKTRACKING&15&12")
68122 IF (STAGE LED 0) OR (LBOUND = UBOUND) THEN BEGIN ANGGOOD_=TRUE!
68122 GO TO FINANSI
68122 END!
68122 WHILE (GATON(STAGE) GEO UBOUND)&15&12)
68122 BEGIN OUT (CHN2 "#BACKTRACKING GATON(STAGE) GEO UBOUND"&15&12)
68122 OUT(CHAR,"BACKTRACKING GATON(STAGE) GEO UBOUND"&15&12)
68122 IF (STAGE LED 1) THEN BEGIN ANGGOOD_1=TRUE!
68122 GO TO FINANSI
68122 END!
69122 STAGE=STAGE+1
69122 ENDO!
69122 COUNT=GATON(STAGE)
69122 FOR I1 STEP 1 UNTIL COUNT DO
69122 BEGIN FOR J=N1 STEP 1 UNTIL L DO
69122 IF (STACK(STAGE,I1,J FOR I1 = NX))
69122 OR (STACK(STAGE,I1,J FOR I1 = NY))
69122 THEN BEGIN IF (STACK(STAGE,I1,J FOR I1 = XX))
69122 THEN STACK(STACK(STAGE,I1,J1) FOR J=1&L=2)
69122 &STACK(STAGE,I1,J1) FOR J=1&L=2)
69122 ELSE STACK(STACK(STAGE,I1,J1) FOR J=1&L=2)
69122 &STACK(STAGE,I1,J1) FOR J=1&L=2)
69122 N=1)
69122 BUFS_LISTN(N)
69122 J=L+1
69122 JACOUNT=1
69122 ENDO!
69122 FOR I1 STEP 1 UNTIL COUNT DO
69122 LISTN(I1)=STACK(STAGE,I1)
69122 ENDO!
69122
69122 71222
69122 72222
69122 72322
69122 72422
69122 71122
69122 71222
69122 71322
69122 71422
69122 71522
69122 COMMENT == FIND NEW GATES AND CHECK REDUNDANCY ==
69122 COMMENT == CHECK FOR BOTH FORWARD BRANCHING AND BACKTRACKING ==
69122 FOR K=N1 STEP 1 UNTIL NPT DO
69122 FOR I1 STEP 1 UNTIL NF DO
69122 IF (GATE(I1 FOR I1 NEG =0) AND (PHI(I1) FOR I1 = "1") THEN
69122 BEGIN TEMP_PHI(I1),
69122 END

```

```

72102
    INTEGER
    UNION
    COUNT
    IF (NOT COVER) THEN BEGIN COUNT=1;
        LISTS(COUNT)=NFGAT
        COUNT
        BTERM(LISTS(COUNT))
        PARENT
        LISTS(COUNT)+BTERM
        UPDATE2
    END
    73120
    INF=1
    73220
    73320
    IF (COUNT GEQ UPBND) THEN BACKT=TRUE
    ELSE BEGIN BACKT=FALSE
        GATEON(STAGE, COUNT)
        FOR I=1 STEP 1 UNTIL COUNT DO
            STACK(STAGE,I).LISTB(I)
    END
    74122
    END "BRANCHING"
    74210
    FINISH! IF (ANS>0) THEN BEGIN OUT(CHAR2,"THE OPTIMAL REALIZATION ISI*156*12")
    74520
    FOR I=1 STEP 1 UNTIL UPROUND DO
        OUT(CHAR2,ANS(I)*156*12)
    END
    74622
    ELSE BEGIN
        IF (COUNT LEQ UPROUND) THEN
            BEGIN UPROUND=COUNT
            BUFFER=CUS(UPROUND)
            OUT(CHAR2,"THE UPPER ROUND IS NOWI*4BUFFER*156*12")
            OUTSH(CHAR2,"THE UPPER ROUND IS NOWI*4BUFFER*156*12")
            OUT(CHAR2,"AN IMPROVED SOLUTION ISI*156*12")
            OUTSH(CHAR2,"AN IMPROVED SOLUTION ISI*156*12")
            FOR I=1 STEP 1 UNTIL COUNT DO
                BEGIN OUT(CHAR2,LISTB(I)*156*12)
                OUTSH(CHAR2,LISTB(I)*156*12)
                ANS(I)=LISTB(I)
            END
        END
        BACKT=TRUE
        ALLOC=FALSE
        GO TO TRYAGI
    END
    75122
    75222
    75322
    75422
    75522
    75622
    75722
    75822
    75922
    76022
    76122
    76222
    76322
    76422
    76522
    76622
    CLOSE (CHAR2)
    END =W1*7
    76722

```

Appendix B

Test problem specifications

and solutions

00100 EXAMPLE 1 : 7 SEGMENT DECODER
00200 4 INPUT VARIABLES
00300 7 OUTPUT VARIABLES
00400
00500
00600 THE SORTED PRODUCT TERMS ARE :
00700 00000100100
00800 00001000101
00900 00000100111
01000 001000001-1
01100 0011100001-
01200 10000000-00
01300 1011000100-
01400 1001000010-
01500 1000000001-0
01600 0110100-000
01700 01011000-10
01800 00000010--1
01900 000000101--
02000 000001000--
02100 0000011-00-
02200 THE UPPER BOUND IS: 15
02300
02400
02500 THE OPTIMAL REALIZATION IS:
02600 0071770001-
02700 100700701-0
02800 7077077100-
02900 1770777-000
03000 01077000-10
03100 00100770-11
03200 70771070101
03300 70000170-00
03400 0000017-00-

00100 EXAMPLE 2 : FAST SHIFTER
00200 13 input variables
00300 8 output variables
00400
00500
00600 THE SORTED PRODUCT TERMS ARE:
00700 0010000011011100000000
00800 0000001011111100000000
00900 00000010-101000001000
01000 00000010-100100000100
01100 00000001-111001000000
01200 00000010-000100000001
01300 00000100-110110000000
01400 00000100-110001000000
01500 00000100-101100100000
01600 00000100-101000010000
01700 00000100-100100001000
01800 00000001-110100100000
01900 00000100-000100000010
02000 00000100-001000000001
02100 000011001111-10000000
02200 00001000-110010000000
02300 00001000-121101000000
02400 00001000-101000100000
02500 00001000-100100010000
02600 00000001-110000010000
02700 00001000-000100000100
02800 00001000-001000000010
02900 00001000-001100000001
03000 00001000111-1100000000
03100 00010000-101110000000
03200 00010000-101001000000
03300 00010000-100100100000
03400 00000001-101100001000
03500 00010000-000100000100
03600 00010000-001000000100
03700 00010000-001100000010
03800 00010000-010000000001
03900 00000001-101000000100
04000 00100000-101010000000
04100 00100000-100101000000
04200 00000001-100100000010
04300 00100000-000100010000
04400 00100000-0010000001000
04500 00100000-0011000000100
04600 00100000-0100000000010
04700 00100000-0101000000001
04800 01000000-1001100000000
04900 00000001-1111100000000
05000 01000000-000100100000
05100 01000000-001000010000
05200 01000000-001100001000
05300 01000000-0100000000100
05400 01000000-0101000000100

05500 01000000-011000000001
05600 00000010-111010000000
05700 00000010-110101000000
05800 10000000-000101000000
05900 10000000-001000100000
06000 10000000-001100010000
06100 10000000-010000001000
06200 10000000-010100000100
06300 10000000-011000000010
06400 10000000-011100000001
06500 00000010-110000100000
06600 00000010-101100010000
06700 00000001--000000000001
06800 00000010--000000000100
06900 00000100--000000001000
07000 00001000--000000010000
07100 00010000--000000010000
07200 01110000111--100000000
07300 00100000--000000100000
07400 01000000--000010000000
07500 0100000011-1-100000000
07600 10000000--000100000000
07700 1000000001----100000000
07800 THE UPPER BOUND IS: 71
07900
08000 THE OPTIMAL REALIZATION IS:
08100 00000010-110000100000
08200 00000010-101100010000
08300 00000010-101000001000
08400 00000010-100100000100
08500 00000001-111001000000
08600 00000010-000100000001
08700 777777101111-100000000
08800 00000100-1101100000000
08900 00000100-1100010000000
09000 00000100-1011001000000
09100 00000100-1010000100000
09200 00000100-1001000010000
09300 00000001-1101001000000
09400 00000100-0001000000010
09500 00000100-0010000000001
09600 00001000-1100100000000
09700 00001000-1011010000000
09800 00001000-1010001000000
09900 00001000-1001000100000
10000 00000001-1100000100000
10100 00001000-0001000000100

10200	00001000-001000000010
10300	00001000-001100000001
10400	00000001-101100001000
10500	00010000-101110000000
10600	00010000-101001000000
10700	00010000-100100100000
10800	00000001-101000000100
10900	00010000-000100001000
11000	00010000-001000000100
11100	00010000-001100000010
11200	00010000-010000000001
11300	00100000-101010000000
11400	00100000-100101000000
11500	00000001-100100000010
11600	00100000-000100010000
11700	00100000-001000001000
11800	00100000-001100000010
11900	00100000-010000000010
12000	00100000-010100000001
12100	00000001-111110000000
12200	01000000-100110000000
12300	00000010-111010000000
12400	01000000-000100100000
12500	01000000-001000010000
12600	01000000-001100001000
12700	01000000-010000000100
12800	01000000-010100000010
12900	01000000-011000000001
13000	00000010-110101000000
13100	10000000-000101000000
13200	10000000-001000100000
13300	10000000-001100010000
13400	10000000-010000000100
13500	10000000-010100000100
13600	10000000-011000000010
13700	10000000-011100000001
13800	7710000011-1-10000000
13900	01000000--000010000000
14000	10000000--000100000000
14100	00000001--000000000001
14200	00000010--000000000010,
14300	00000100--00000000100
14400	00001000--000000001000
14500	77771000111--10000000
14600	00010000--000000100000
14700	00100000--000001000000
14800	100000001---10000000
14900	TOTAL OF 68 gates

00100 EXAMPLE 3 : 2 DIGIT BCD TO BINARY DECODER
00200 8 INPUT VARIABLES
00300 7 OUTPUT FUNCTIONS
00400
00500
00600 THE SORTED PRODUCT TERMS ARE:
00700 00001100111000-
00800 00000100111010-
00900 00011100111100-
01000 00000101000001-
01100 00000101000011-
01200 00000101001000-
01300 00111101001010-
01400 01000101001100-
01500 00000100000001-
01600 00001000001001-
01700 00000100000011-
01800 00011000010100-
01900 00001000011011-
02000 00000100001000-
02100 00011000101001-
02200 00011100001010-
02300 10001000110100-
02400 00001000111011-
02500 00100100001100-
02600 00001001001001-
02700 00010000000100-
02800 00000100010001-
02900 00000100010011-
03000 00111100011000-
03100 00010000111001-
03200 00000100011010-
03300 00010001000100-
03400 01001100011100-
03500 00100000001011-
03600 000001000100001-
03700 00100000100100-
03800 00000100100011-
03900 00000100101000-
04000 01000000011001-
04100 00011100101010-
04200 00000100101100-
04300 01000001001011-
04400 00000100110001-
04500 00000100110011-

04500 0001000011101--
 04700 0011000100100--
 04800 0000100000001--
 04900 0000100001000--
 05000 0001100010001--
 05100 0100000001101--
 05200 0111100011000--
 05300 1000000011001--
 05400 0000100100001--
 05500 0001000000100--
 05600 00010000001001--
 05700 0001000010000--
 05800 10100001000----
 05900 01000000100----
 06000 10000000111----
 06100 10000001001----
 06200 00100000010----
 06300 01100000101----
 06400 0000001-----1
 06500 THE UPPER BOUND IS: 58
 06600
 06700
 06800 THE UPPER BOUND IS NOW : 40
 06900 AN IMPROVED SOLUTION IS:
 07000 77000701001100-
 07100 07007700001100-
 07200 77000001001011-
 07300 0100000000110-1-
 07400 01000000001101--
 07500 00700700-01100-
 07600 00001000-11011-
 07700 7000700011-100-
 07800 0770000010-100-
 07900 0077000001001--
 08000 00100000-01011-
 08100 1000000011-01--
 08200 0007100-001001-
 08300 0001000-000100-
 08400 000100001--001-
 08500 100000000111----
 08600 001000000010----
 08700 07100000101----
 08800 070100001-000--
 08900 7010000100-0-0-
 09000 01000000010----
 09100 00000010-0000-1-
 09200 0000100-00-010-
 09300 00001000-1--00-
 09400 0000001-----1
 09500 00071000-01001-
 09600 000100000-0100-

09700	7001000011101--
09800	0701700010-010-
09900	70100001000-----
10000	1000000100-----
10100	7010000100-00--
10200	00000100--00-1-
10300	0000100-00001--
10400	00177700011000-
10500	00107000-1000--
10600	00000100--10-0-
10700	70077100111100-
10800	0007010-0010-0-
10900	0701700010001--

00100 EXAMPLE 4 : 3 BIT BINARY MULTIPLIER
00200 6 INPUT VARIABLES
00300 6 OUTPUT FUNCTIONS
00400
00500
00600 THE SORTED PRODUCT TERMS ARE :
00700 110001111111
00800 000001001001
00900 000010001010
01000 000011001011
01100 000100001100
01200 000101001101
01300 000110001110
01400 000111001111
01500 000010010001
01600 000100010010
01700 000110010011
01800 001000010100
01900 001100010110
02000 001100010110
02100 001110010111
02200 000011011001
02300 000110011010
02400 001001011011
02500 001100011100
02600 001111011101
02700 010010011110
02800 010101011111
02900 000100100001
03000 001000100010
03100 001100100011
03200 010000100100
03300 010100100101
03400 011000100110
03500 011100100111
03600 000101101001
03700 001010101010
03800 001111101011
03900 010100101100
04000 011001101101
04100 011110101110
04200 100011101111
04300 000110110001
04400 001100110010
04500 010010110011
04600 011000110100
04700 011110110101
04800 100100110110
04900 101010110111
05000 000111111101
05100 0011101111010
05200 0101011111011
05300 011100111100
05400 1000111111101
05500 1010101111110

05800 THE UPPER BOUND IS NOW : 33
05900 AN IMPROVED SOLUTION IS:
06000 000001--1--1
06100 000100--1100
06200 000010-1--01
06300 000100-1-010
06400 001000-1-100
06500 001007011011
06600 010007-11111
06700 0010001--010
06800 0100001--100
06900 1000071-1111
07000 01000011-011
07100 10000011-11-
07200 1000071111-1
07300 000010-01-1-
07400 0001070-11-1
07500 000010-10--1
07600 000100-10-10
07700 0100001-010-
07800 00100010-01-
07900 01000010-1-0
08000 000010--1-10
08100 001070-101-1
08200 01000001111-
08300 0001071-10-1
08400 000100010-1-
08500 0001001-0-01
08600 017007101101
08700 07100010011-
08800 000100-011-0
08900 00100001-10-
09000 00100001-1-10
09100 0010000101--
09200 000100100--1

00100 EXAMPLE 5 : HOLLERITH CODE TO ASCII (NO PARITY BIT)
00200 12 INPUT VARIABLES
00300 7 OUTPUT FUNCTIONS
00400
00500
00600 THE SORTED PRODUCT TERMS ARE:
00700 1011111001000010010
00800 1111011101000000000
00900 1111101011000000000
01000 0100000000000000000
01100 01000011000000000110
01200 01000100000000000110
01300 01000110000001000010
01400 0100100010001000010
01500 0100101001000100010
01600 0100110100000000000
01700 01001110000000010010
01800 01010001000000010010
01900 01010010100000010010
02000 0101010010000100010
02100 01010111000000001010
02200 0101100001001000010
02300 0101101010000000000
02400 0101110100001000010
02500 0101111001100000000
02600 0110000001000000000
02700 0110001000100000000
02800 0110010000010000000
02900 0110011000001000000
03000 0110100000000100000
03100 01101010000000010000
03200 01101100000000001000
03300 01101110000000000100
03400 0111000000000000010
03500 0111001000000000001
03600 01110100000010000010
03700 0111011010000001010
03800 01111001000000100010
03900 0111101000000001010
04000 0111110001000000110
04100 0111111001000000110
04200 1000000000000100010
04300 1000001100100000000
04400 1000010100010000000
04500 1000011100001000000
04600 1000100100000100000
04700 1000101100000010000
04800 1000110100000001000
04900 1000111100000000100
05000 1001000100000000010
05100 1001001100000000001
05200 1001010010100000000
05300 1001011101001000000
05400 1001100010001000000

05500 1001101010000100000
 05600 1001110010000010000
 05700 1001111010000001000
 05800 1010000010000000100
 05900 1010001010000000010
 06000 1010010010000000001
 06100 1010011001010000000
 06200 1010100001001000000
 06300 1010101001000100000
 06400 1010110001000010000
 06500 1010111001000001000
 06600 1011000001000000100
 06700 1011001001000000010
 06800 1011010001000000001
 06900 10110111000100000010
 07000 10111000010100000010
 07100 101110100100000010
 07200 10111100100000000110
 07300 THE UPPER BOUND IS: 66
 07400 THE LIST OBTAINED AT THE END OF PHASE1
 07500 70717700100000000110
 07600 1000700100000100000
 07700 1000707100000010000
 07800 10007701000000001000
 07900 10007771000000000100
 08000 0710007000100000000
 08100 1007007100000000001
 08200 10070700101000000000
 08300 17770771010000000000
 08400 10077000100010000000
 08500 10077070100001000000
 08600 10077700100000100000
 08700 1007777010000001000
 08800 0717700100000100010
 08900 0701777001100000000
 09000 1070070010000000001
 09100 1000000000000100010
 09200 1070700001001000000
 09300 1070707001000100000
 09400 10000071001000000000
 09500 1070777001000001000
 09600 1077000001000000100
 09700 17777070110000000000
 09800 10770700010000000001
 09900 10000771000010000000
 10000 7077100001010000010
 10100 7077107010010000010
 10200 07017000010030000010
 10300 07770170100000001030
 10400 07000011000000000130
 10500 1000070100010000020
 10600 1007000100020000010
 10700 1007077010010000020

10800	1070000010000000120
10900	0701770100003000010
11000	1070077001010000020
11100	1070770001000010020
11200	0700100010001000030
11300	7017077300010000010
11400	0701000100000030010
11500	0710077002001000000
11600	071070002000100000
11700	0710707002000010000
11800	0701007010000010030
11900	0701070010000100030
12000	0700107001000100030
12100	0701077300000003010
12200	0717007022000000001
12300	0771777001000000330
12400	1070007010020000210
12500	1077007001020020010
12600	0700017200001000030
12700	0700177002000010030
12800	0710070002010000020
12900	0710770002000001020
13000	0710777022000000100
13100	0700010022000000130
13200	0700170100000222200
13300	0717000022020002010
13400	070170701222222000
13500	0710000221022222222
13600	0100000222222222222
13700	THE LOWER BOUND IS : 62

00100 EXAMPLE 6 : FAST SHIFT/ROTATE DECODER
00200 14 INPUT VARIABLES
00300 7 OUTPUT FUNCTIONS
00400
00500
00600 THE SORTED PRODUCT TERMS ARE:
00700 0010000011101110000000
00800 0000001001001010000000
00900 0000001011111110000000
01000 000001000-001110000000
01100 000100000-111100001000
01200 000100000-111000000100
01300 000100000-110100000010
01400 000100000-110000000001
01500 000100000-010110000000
01600 000100000-011001000000
01700 000100000-011100100000
01800 000001000-010001000000
01900 000001000-010100100000
02000 000001000-011000010000
02100 000001000-011100001000
02200 000000100-001101000000
02300 000000100-010000100000
02400 000000100-010100010000
02500 000000100-011000001000
02600 001000000-111100001000
02700 001000000-111000000100
02800 001000000-110100000100
02900 001000000-110000000010
03000 001000000-101100000001
03100 001000000-011101000000
03200 001000000-0111010100000
03300 000000100-0111000000100
03400 000000010-0011001000000
03500 000000010-0011001000000
03600 000000010-0100000100000
03700 000010001111-110000000
03800 000010000-1111000000100
03900 000010000-111000000010
04000 000010000-110100000001
04100 000010000-010010000000
04200 010000000-111100100000
04300 010000000-111000010000
04400 010000000-110100001000
04500 010000000-1100000000100
04600 010000000-1011000000010
04700 010000000-1010000000001
04800 010000000-0111100000000
04900 000010000-0101010000000
05000 000010000-011000100000
05100 000010000-011100010000
05200 000000010-010100001000
05300 000000010-011000000100
05400 000000010-011100000010

05500	000000010-000110000000
05600	000000100-111100000001
05700	0000110011111-10000000
05800	100000000-111101000000
05900	100000000-111000100000
06000	100000000-110100010000
06100	100000000-110000001000
06200	100000000-101100000100
06300	100000000-101000000010
06400	100000000-100100000001
06500	000001000-111100000001
06600	000001000-111000000001
06700	00000010--110000100000
06800	00000010--101100010000
06900	00000010--101000001000
07000	00000010--100100000100
07100	00000001--111001000000
07200	00000010--000100000001
07300	000000100--110110000000
07400	000000100--110001000000
07500	000000100--101100100000
07600	000000100--101000010000
07700	000000100--100100001000
07800	00000001--110100100000
07900	000000100--000100000001
08000	000000100--001000000001
08100	00001000--110010000000
08200	00001000--101101000000
08300	00001000--101000100000
08400	00001000--100100010000
08500	00000001--110000001000
08600	00001000--000100000100
08700	00001000--001100000001
08800	00001000--001000000010
08900	00010000--101110000000
09000	00010000--101001000000
09100	00010000--100100100000
09200	00000001--101100001000
09300	00010000--000100001000
09400	00010000--001000000100
09500	00010000--001100000010
09600	00010000--010000000001
09700	011100001111--10000000
09800	00100000--101010000000
09900	00100000--100101000000
10000	00000001--101000000100
10100	00100000--000100010000
10200	00100000--001000001000
10300	00100000--001100000100
10400	00100000--010000000010
10500	00100000--010100000001
10600	01000000--100110000000
10700	00000001--100100000010

10800	01000000--000100100000
10900	01000000--001000010000
11000	01000000--001100001000
11100	01000000--010000000100
11200	01000000--010100000010
11300	01000000--011000000001
11400	01000000111-1-10000000
11500	00000001--111110000000
11600	10000000--000101000000
11700	10000000--001000100000
11800	10000000--001100010000
11900	10000000--010000001000
12000	10000000--010100000010
12100	10000000--011000000001
12200	10000000--011100000001
12300	00000010--111010000000
12400	00000010--110101000000
12500	01000000---000010000000
12600	10000000---000100000000
12700	00000001---000000000001
12800	00000010---000000000010
12900	00000100---000000000100
13000	00001000---000000001000
13100	00010000---000000010000
13200	00100000---000001000000
13300	1000000011---10000000
13400	THE UPPER BOUND IS: 127
13500	
13600	
13700	THE UPPER BOUND IS NOW: 124
13800	AN IMPROVED SOLUTION IS:
13900	000000100100101010000000
14000	000100000-1101000000010
14100	000100000-0101100000000
14200	000100000-0110010000000
14300	000100000-0111001000000
14400	0000001000-0111000001000
14500	0000000100-0011010000000
14600	0000000100-0101000010000
14700	0000000100-0110000001000
14800	0000000100-0111000000100
14900	0000000010-0011001000000
15000	0000000010-0101000001000
15100	0000000010-0110000001000
15200	0000000010-011100000010
15300	001000000-1111000010000
15400	001000000-1110000010000
15500	001000000-1101000001000
15600	001000000-1011000000001
15700	001000000-0110100000000
15800	001000000-0111010000000
15900	0000000010-0001100000000
16000	000010000-1111000000100
16100	000010000-1110000000010

16200	000010000-110100000001
16300	000010000-010101000000
16400	000010000-011000100000
16500	000010000-011100010000
16600	000000010-001001000000
16700	010000000-111100100000
16800	010000000-1111000010000
16900	010000000-110100001000
17000	010000000-101100000010
17100	010000000-101000000001
17200	010000000-011110000000
17300	777771011111-10000000
17400	000000100-111100000001
17500	000001000-111100000010
17600	000001000-111000000001
17700	000001000-001110000000
17800	000001000-010100100000
17900	000001000-011000010000
18000	000100000-111100001000
18100	000100000-111000000100
18200	100000000-111101000000
18300	100000000-111000100000
18400	100000000-110100010000
18500	100000000-101100000100
18600	100000000-101000000010
18700	100000000-100100000001
18800	10000000--011100000001
18900	00000100--110110000000
19000	00000001--101100001000
19100	00000100--101100100000
19200	00000100--101000010000
19300	00000100--100100001000
19400	00000001--101000000100
19500	00000100--000100000010
19600	00000100--001000000001
19700	00000001--100100000010
19800	00001000--101101000000
19900	00001000--101000100000
20000	00001000--100100010000
20100	00000001--111001000000
20200	00001000--0001000000100
20300	00001000--001100000001
20400	00001000--0010000000010
20500	777710001111-10000000
20600	00010000--101110000000
20700	00010000--101001000000

20800	00010000--100100100000
20900	00000010--111010000000
21000	00010000--000100001000
21100	00010000--001000000100
21200	00010000--001100000010
21300	00000010--110101000000
21400	00100000--101010000000
21500	00100000--100101000000
21600	00000001--110100100000
21700	00100000--000100010000
21800	00100000--001000001000
21900	00100000--001100000100
22000	00000010--101100010000
22100	00100000--010100000001
22200	77100000111-1-10000000
22300	01000000--100110000000
22400	00000010--101000001000
22500	01000000--000100100000
22600	01000000--001000010000
22700	01000000--001100001000
22800	00000010--100100000100
22900	01000000--010100000010
23000	01000000--011000000001
23100	00000001--111110000000
23200	10000000--000101000000
23300	10000000--001000100000
23400	10000000--001100010000
23500	00000010--000100000001
23600	10000000--010100000100
23700	10000000--011000000010
23800	00000010--000000000010
23900	00000100--110001000000
24000	00000100--000000001000
24100	00001000--110010000000
24200	00001000--000000001000
24300	00010000--000000010000
24400	00010000--010000000001
24500	00100000--000001000000
24600	00100000--010000000010
24700	01000000--000010000000
24800	01000000--010000000100
24900	10000000--000100000000
25000	10000000--010000001000
25100	00000001--110000010000
25200	00000001--000000000001
25300	00000010--110000100000
25400	1000000011---10000000
25500	000001000--10001000000
25600	000010000--10010000000
25700	000100000--10000000001
25800	001000000--10000000010
25900	010000000--10000000100
26000	100000000--10000001000
26100	0000000100--10000010000
26200	000000100--10000100000

00100 EXAMPLE 7 : SPECIAL COUNTER
 00200 5 INPUT VARIABLES
 00300 5 OUTPUT FUNCTIONS
 00400
 00500 THE SORTED PRODUCT TERMS ARE:
 00600 111111110
 00700 0000100000
 00800 0001000001
 00900 0001100010
 01000 0010000011
 01100 0010100100
 01200 0011000101
 01300 0011100110
 01400 0100000111
 01500 1000001000
 01600 1000110000
 01700 0100110001
 01800 0101001001
 01900 1001001010
 02000 1001110010
 02100 0101110011
 02200 0110001011
 02300 1010001100
 02400 1010110100
 02500 0110110101
 02600 0111001101
 02700 1011001110
 02800 1011110110
 02900 0111110111
 03000 1100001111
 03100 1100111000
 03200 1101011001
 03300 1101111010
 03400 1110011011
 03500 1110111100
 03600 1111011101
 03700 THE UPPER BOUND IS: 31
 03800
 03900 THE UPPER BOUND IS NOW: 18
 04000 AN IMPROVED SOLUTION IS:
 04100 07100-1011
 04200 100000111-
 04300 001000-011
 04400 000100--01
 04500 0001710-1-
 04600 01070-1-01
 04700 7100711--0
 04800 00010---10
 04900 00001-0---0
 05000 10000-1---0
 05100 700071---0
 05200 00100--1-0
 05300 010000-111
 05400 1700011-0-
 05500 0700110--1
 05600 00100--10-
 05700 00107101--
 05800 17000110--

00100 EXAMPLE 8 : $F(W,X,Y,Z) = (W'X'Y'Z' + WXYZ)$
00200 4 INPUT VARIABLES
00300 1 OUTPUT FUNCTION
00400
00500 THE SORTED PRODUCT TERMS ARE:
00600 11110
00700 10001
00800 10010
00900 10011
01000 10100
01100 10101
01200 10110
01300 10111
01400 11000
01500 11001
01600 11010
01700 11011
01800 11100
01900 11101
02000 THE UPPER BOUND IS: 14
02100 THE OPTIMAL REALIZATION IS:
02200 11--0
02300 1--01
02400 1-01-
02500 101--

00100 EXAMPLE 9 : SPECIAL DECODER
00200 8 INPUT VARIABLES
00300 1 OUTPUT FUNCTION
00400
00500
00600 THE SORTED PRODUCT TERMS ARE:
00700 110010101
00800 100001000
00900 100001001
01000 100010000
01100 100010001
01200 100010010
01300 100010011
01400 100010100
01500 100010101
01600 100100100
01700 100100101
01800 100100110
01900 100100111
02000 100101000
02100 100101001
02200 100110000
02300 100110001
02400 101000000
02500 101000001
02600 101000010
02700 101000011
02800 101000100
02900 101000101
03000 101000110
03100 101000111
03200 101010110
03300 101010111
03400 101011000
03500 101011001
03600 101100000
03700 101100001
03800 101100010
03900 101100011
04000 101110010
04100 101110011
04200 101110100
04300 101110101
04400 101110110
04500 101110111
04600 101111000
04700 101111001
04800 110001000
04900 110001001
05000 110010000
05100 110010001
05200 110010010
05300 110010011
05400 110010100
05500 THE UPPER BOUND IS: 48

05600
05700
05800 THE UPPER BOUND IS NOW: 12
05900 AN IMPROVED SOLUTION IS:
06000 1011101--
06100 101-1100-
06200 1001001--
06300 1011-001-
06400 1-000100-
06500 101-1011-
06600 101-000--
06700 1-0010-0-
06800 100-0100-
06900 101000---
07000 100-1000-
07100 1-00100--


```
00100 EXAMPLE 10 : SPECIAL FUNCTION FUN
00200                         5 INPUT VARIABLES
00300                         1 OUTPUT FUNCTION
00400
00500
00600 THE SORTED PRODUCT TERMS ARE:
00700 111011
00800 100000
00900 100001
01000 100010
01100 100011
01200 100100
01300 100101
01400 101100
01500 101000
01600 110011
01700 110101
01800 110111
01900 111100
02000 111101
02100 111111
02200 111110
02300 THE UPPER BOUND IS: 16
02400
02500
02600
02700 THE OPTIMAL REALIZATION IS:
02800 1-0101
02900 10--00
03000 1111--
03100 11--11
03200 1000--
```

Appendix C
Detailed listing of output
from "MINI" for test problem 1


AD-A043 361 ILLINOIS UNIV AT URBANA-CHAMPAIGN COORD SCIENCE LAB F/G 9/2
AN ALGORITHM FOR MINIMIZING PROGRAM LOGIC ARRAY REAL--ETC(U)
APR 77 A.G. SOONG DAAB07-72-C-0259
R-766 NI

UNCLASSIFIED

2 OF 2
AD
A043361



END
DATE
FILED
4-78
DDC



NATIONAL BUREAU OF STANDARDS
MICROCOPY RESOLUTION TEST CHART

18123 2271772221= 17877272110 727707102= 18777070101 17707770001 0010002701=1 180707707022
 18222 BACK+TRACKING
 18322 BACK+TRACKING
 18422 STACK 3 151
 18522 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 18622 BACK+TRACKING
 18722 BACK+TRACKING
 18822 STACK 2 151
 18922 227177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 19022 STACK 3 151
 19122 227177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 19222 BACK+TRACKING
 19322 BACK+TRACKING
 19422 BACK+TRACKING
 19522 STACK 1 151
 19622 227177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 19722 STACK 2 151
 19822 227177221= 182722721=2 727707102= 18777070101 177077720010 00100770111 188707707022
 19922 STACK 3 151
 20022 227177221= 182722721=2 727707102= 18777070101 177077720010 00100770111 188707707022
 20122 STACK 4 151
 20222 227177221= 182722721=2 727707102= 18777070101 177077720010 00100770111 188707707022
 20322 BACK+RACING
 20422 BACK+RACING
 20522 BACK+RACING
 20622 BACK+RACING
 20722 BACK+RACING
 20822 BACK+RACING
 20922 BACK+RACING
 21022 BACK+RACING
 21122 BACK+RACING
 21222 BACK+RACING
 21322 BACK+RACING
 21422 BACK+RACING
 21522 BACK+RACING
 21622 BACK+RACING
 21722 BACK+RACING
 21822 BACK+RACING
 21922 BACK+RACING
 22022 BACK+RACING
 22122 BACK+RACING
 22222 BACK+RACING
 22322 BACK+RACING
 22422 BACK+RACING
 22522 STACK 1 151
 22622 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 22722 STACK 2 151
 22822 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 22922 STACK 3 151
 23022 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 23122 BACK+RACING
 23222 STACK 3 151
 23322 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 23422 BACK+RACING
 23522 BACK+RACING
 23622 BACK+RACING
 23722 STACK 1 151
 23822 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022
 23922 STACK 2 151
 24022 021177221= 17877272110 727707102= 18777070101 177077720010 00100770111 188707707022

REFERENCES

1. E. J. McCluskey, *Introduction to the Theory of Switching Circuits*. New York : McGraw Hill Book Company, 1965.
2. E. S. Davidson, "An algorithm for NAND decomposition of combinational systems," Ph.D dissertation, Department of Electrical Engineering and Coordinated Science Laboratory, University of Illinois, 1968.
3. S. Muroga and T. Nakagawa, "Exposition of Davidson's Thesis 'An algorithm for NAND decomposition of combinational Switching systems'," Department of Computer Science, University of Illinois.
4. T. Nakagawa, "A branch-and-bound algorithm for optimal AND-OR networks (the algorithm description)," Report No. 462, Department of Computer Science, University of Illinois, June 1971.
5. H. C. Lai, S. Muroga and T. Nakagawa, "Pruning and branching methods for designing optimal networks by the branch-and-bound method," Report No. 471, Department of Computer Science, University of Illinois, 1971.
6. T. Nakagawa, "Reference manual of FORTRAN program ILLOD-(AND-OR-B) for optimal AND-OR networks," Report No. 488, Department of Computer Science, University of Illinois, December 1971.