

AD-A043 361

ILLINOIS UNIV AT URBANA-CHAMPAIGN COORD- SCIENCE LAB
AN ALGORITHM FOR MINIMIZING PROGRAM LOGIC ARRAY REAL--ETC(U)
APR 77 A.G. SOONG

F/G 9/2


UNCLASSIFIED

R-766

DAAB07-72-C-0259

NI

1 OF 2
AD
A043361



S I T I L D


1

OF

2

AD

A043361



U.S. DEPARTMENT OF COMMERCE
National Technical Information Service

AD-A043 361

AN ALGORITHM FOR MINIMIZING PROGRAMMABLE
LOGIC ARRAY REALIZATIONS

Alphonso Gar-Yau Soong

University of Illinois at Urbana-Champaign
Urbana, Illinois

April 1977

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

ADA043361

REPORT DOCUMENTATION PAGE		INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 16	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER 2
4. TITLE (and Subtitle) AN ALGORITHM FOR MINIMIZING PROGRAMMABLE LOGIC ARRAY REALIZATIONS.		5. TYPE OF REPORT & PERIOD COVERED Technical Report
7. AUTHOR(s) 10 Alphonse Gar-Yau Soong		6. PERFORMING ORG. REPORT NUMBER R-766 UIIU-ENG-77-2213 8. CONTRACT OR GRANT NUMBER(s) DAAB-07-72-C-0259 MCS-72-03488 AD1
9. PERFORMING ORGANIZATION NAME AND ADDRESS Coordinated Science Laboratory University of Illinois at Urbana-Champaign Urbana, Illinois 61801		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS Joint Services Electronics Program		12. REPORT DATE 11 APR 1977 13. NUMBER OF PAGES 92
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report) UNCLASSIFIED
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) PIA Minimizations		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Due to the increasing use of PIAs (Programmable Logic Arrays) in logic design, an efficient algorithm which performs multiple-output AND-OR logic minimization is desired. Quine-McCluskey (AM) logic minimization has been known for sometime.[1] It can provide AND-OR structures with a minimum number of gates, and secondarily, gate inputs. Unfortunately, the QM method is generally practical only for small numbers of inputs (under 10) and outputs (under 6). The enormous size		

AD No. **DDC** FILE COPY

20. ABSTRACT (continued)

of the multiple output prime implicant covering table used in this method for large problems makes it too expensive to be implemented.

Other known algorithms either have similar complexity or provide only "good", but not necessarily optimum solutions. Therefore, a new AND-OR minimization algorithm for logic problems with up to 16 inputs and 8 outputs (standard limitations of PIAs available at present) is needed. The algorithm should be particularly effective for problems which require no more than 40 to 50 product terms in an optimum realization.

In this report, such an algorithm is formulated which strives to achieve an AND-OR realization with the smallest number of AND gates, without regard to the number of input connections per AND gate or the number of input connections per OR gate. This goal derives directly from the fact that only the number of product terms (AND gates) per PIA is limited by the PIA structure. The basic structure of this algorithm was originally suggested to the author by E. S. Davidson.

NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM THE BEST COPY FURNISHED US BY THE SPONSORING AGENCY. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE.

UILLU-ENG 77-2213

AN ALGORITHM FOR MINIMIZING
PROGRAMMABLE LOGIC ARRAY REALIZATIONS

by

Alphonso Gar-Yau Soong

This work was supported in part by the Joint Services Electronics Program (U. S. Army, U. S. Navy and U. S. Air Force) under Contract DAAB-07-72-C-0259 and in part by the National Science Foundation under Grant MCS 73-03488 A01.

Reproduction in whole or in part is permitted for any purpose of the United States Government.

Approved for public release. Distribution unlimited.

AN ALGORITHM FOR MINIMIZING
PROGRAMMABLE LOGIC ARRAY REALIZATIONS

BY

ALPHONSO GAR-YAU SOONG

B.S., University of Illinois, 1975

THESIS

Submitted in partial fulfillment of the requirements
for the degree of Master of Science in Electrical Engineering
in the Graduate College of the
University of Illinois at Urbana-Champaign, 1977

Thesis Adviser: Professor E. S. Davidson

Urbana, Illinois

ACKNOWLEDGEMENT

I wish to express my gratitude to my advisors, Professor Edward S. Davidson and Professor Jacob A. Abraham, for suggesting this thesis topic and for their invaluable guidance and friendship. Their continued patience and support in supervising this work are much appreciated.

I would also like to thank my wife, Tina, for her encouragement and help to put this report into its final form.

TABLE OF CONTENTS

	Page
1.. INTRODUCTION.....	1
2.. DESCRIPTION OF THE ALGORITHM.....	3
2.1 Preliminary Definitions.....	4
2.2 Basic process of the algorithm.....	9
2.2.1 Phase 1 of the algorithm.....	9
2.2.2 Phase 2 of the algorithm.....	17
3.. HEURISTICS AND SPECIAL TECHNIQUES USED IN THE ALGORITHM.....	26
3.1 Selecting Criterion of a Minterm in a Product Term (SCMPT).....	26
3.2 Selection of the branching priority with respect to the arbitrarily chosen ()-variable.....	27
3.3 Special technique for the "covering" problem.....	28
4.. DESCRIPTION OF THE PROGRAM THAT FINDS AN OPTIMUM SUM OF PRODUCTS NETWORK.....	33
4.1 Scope of the program.....	33
4.2 Set-up of input data to the program.....	34
4.3 Interpretation of program output strings.....	36
4.4 Subroutines of the program.....	37
5.. TEST PROBLEMS AND ANALYSIS OF RESULTS.....	41
5.1 Results of test problems.....	41
5.2 Analysis of results.....	43
6.. CONCLUSIONS.....	46
6.1 Use of the algorithm.....	46
6.2 Possible improvements of the algorithm.....	47
APPENDICES.....	49
A.. Listing of the program "MINI".....	49
B.. Test problem specifications and solutions.....	63
C.. Detailed listing of output from "MINI" for Test Problem #1.....	86
REFERENCES.....	92

LIST OF FIGURES AND TABLES

	Page
FIGURES :	
1. FLOW CHART OF PHASE 1 OF ALGORITHM.....	10
2. FLOW CHART OF PHASE 2 OF ALGORITHM.....	18
3. EXAMPLE "TEST TAUTOLOGY".....	32
TABLES :	
1. CROSS-REFERENCE TABLE OF SUBROUTINES.....	40
2. RESULTS OF TEST PROBLEMS.....	42

1. Introduction

Due to the increasing use of PLAs (Programmable Logic Arrays) in logic design, an efficient algorithm which performs multiple-output AND-OR logic minimization is desired.

Quine-McCluskey (QM) logic minimization has been known for some time. [1] It can provide AND-OR structures with a minimum number of gates, and secondarily, gate inputs. Unfortunately, the QM method is generally practical only for small numbers of inputs (under 10) and outputs (under 6). The enormous size of the multiple output prime implicant covering table used in this method for large problems makes it too expensive to be implemented.

Other known algorithms either have similar complexity or provide only "good", but not necessarily optimum solutions. Therefore, a new AND-OR minimization algorithm for logic problems with up to 16 inputs and 8 outputs (standard limitations of PLAs available at present) is needed. The algorithm should be particularly effective for problems which require no more than 40 to 50 product terms in an optimum realization.

In this report, such an algorithm is formulated which strives to achieve an AND-OR realization with the smallest number of AND gates, without regard to the number of input connections per AND gate or the number of input connections

per OR gate. This goal derives directly from the fact that only the number of product terms (AND gates) per PLA is limited by the PLA structure. The basic structure of this algorithm was originally suggested to the author by E. S. Davidson.

2. Description of the algorithm

The AND-OR minimization algorithm discussed here is a branch-and-bound algorithm which makes a series of locally optimum decisions using the concepts of switching theory to derive a first solution. After finding the first solution, it backtracks to consider alternative decisions, modifying gate inputs and successively improving the solution. If run to completion, the algorithm finds a minimum gate solution. At each point the maximum improvement obtainable from continuing to run the algorithm is known.

The algorithm starts by choosing, heuristically, one minterm (1-cell) from one function of the given set of output functions. The smallest cube is found which covers this minterm and all its neighbour minterms in the selected function. Note that this cube may cover some 0-cells of that function. All the minterms inside this cube are said to be covered or potentially covered. This cube is also potentially useful for other functions in the set which contains the selected minterm. Minterms of such functions which are inside the cube are also said to be potentially covered. The cube is then entered into an (initially empty) list called LISTA. Then another minterm which is not covered or potentially covered by cubes in LISTA is chosen and the process is repeated until each minterm of each output function is covered or potentially covered by some cube in LISTA. The resulting set of cubes in LISTA can be

transformed into feasible realizations of the output functions by shrinking the cubes, adding minterm variables to their corresponding product expressions, and adding further cubes when minterms become uncovered, until all 1-cells of the given set of output functions are covered and all the 0-cells in the set of cubes in LISTA are eliminated. Different choices of variables for shrinking cubes correspond to different possible realizations of the output functions. A branch-and-bound method is used so that all possible realizations can be examined implicitly. That is, instead of finding all feasible realizations, the algorithm only continues to develop a class of solutions if some solution in the class has a chance of improving the best solution yet found. The last solution found before the algorithm halts is an optimum realization.

A formal description of the algorithm is presented in the following sections.

2.1 Preliminary Definitions

Definition (Term)

A term is a logical product of one or more variables some of which may be complemented and some of which may be enclosed in parentheses, ().

Definition (Maximum and Minimum Cube of a Term)

The maximum cube of a term is the set of all cells covered by the term if all parenthesized variables were deleted from the term. The minimum cube of a term is the set of all cells covered by the term if all parenthesized variables are replaced by the same variables without parentheses.

Definition (Partial Solution)

A partial solution is a set of terms each of which is assigned to a single function in the given set of functions to be realized. The minimum cube of each term must include only 1-cells of its assigned functions. For each term, if any (single) parenthesized variable was deleted from the term, the minimum cube of the resulting term would include only 1-cells of its assigned function.

For example, consider the function

$$f(w,x,y,z) = \sum (0,1,4,6,7,13,15)$$

The term $w'(x')y'(z')$ could be assigned to f in a partial solution since its minimum cube, (0) , and the minimum cubes of $w'(x')y'$, $(0,1)$, and $w'y'(z')$, $(0,4)$, contain only 1-cells of f . Note that it is not required that the maximum cube of the term, $(0,1,4,5)$ corresponding to $w'y'$, contain only 1-cells of f and in fact in this case, (5) is a 0-cell of f . For this term assigned to f , w' and y' may not be parenthesized since (8) and (2) are not 1-cells of f .

Definition (Cover and Potentially Cover)

A term covers its minimum cube. A term potentially covers its maximum cube. For example: $w'(x')y'(z')$ covers $w'x'y'z'$ and potentially covers $w'y'$.

Definition (Useful and Potentially Useful)

A term is useful for a function if the cells covered by its maximum cube are all 1-cells of the function. A term is potentially useful for a function if the cells covered by its minimum cube are 1-cells of the function.

In the previous example, we might wish to know what terms are useful for function f and cover cell (0) . Of course $w'x'y'z'$ is such a term. From the restrictions on parenthesized variables in terms assigned to f , we know that $w'x'y'$ and $w'y'z'$ are such terms as well. These terms result from deleting a single parenthesized variable and deleting all other parentheses. Terms resulting from deleting two or more parenthesized variables are such terms if they may be assigned to f in a partial solution. In this example, $w'y'$ is not such a term since (5) is not a 1-cell of f .

In the algorithm to follow, terms are created for the purpose of covering a 1-cell of a function, the minterm representing the selected 1-cell is constructed and all variables in the minterm which may be parenthesized, while preserving assignability to f , are written in parentheses.

As the algorithm proceeds, parenthesized variables and parentheses are deleted from terms. When a parenthesized variable is deleted from a term, thereby expanding its minimum cube, parentheses around other variables may have to be deleted from the term, thereby shrinking its maximum cube. In our example, if either parenthesized variable in $w'(x')y'(z')$ is deleted, the remaining pair of parentheses must be deleted as well, to preserve the assignment of the term to f .

Useful terms remain useful no matter which parentheses or parenthesized variables are deleted. Potentially useful terms which are not useful become useful if certain parentheses are deleted. They may become not potentially useful and not useful if certain parenthesized variables are deleted. Note that there is no difference between useful and potentially useful if the term does not have any parenthesized variables. In that case, the maximum cube of the term is the same as the minimum cube of the term.

Definition (Uncovered Cell)

A 1-cell of a function is said to be uncovered in a partial solution if it is neither covered nor potentially covered by any term in the partial solution that is potentially useful for that function.

Definition (Transformation of a Term)

A term, T_1 , is a transformation of a term, T_2 , if T_1 can be obtained from T_2 by deleting some pairs of parentheses and some set of parenthesized variables from T_2 .

Definition (Intermediate Solution)

An intermediate solution is a partial solution in which no 1-cell of any function is uncovered.

Definition (Feasible Solution)

An intermediate solution is a feasible solution if no term in the intermediate solution contains any parenthesized variables.

Definition (Potentially Redundant)

A term in an intermediate solution is said to be potentially redundant if the deletion of the term from the intermediate solution would not generate any uncovered cells for any output functions.

Definition (Table of Usefulness)

The table of usefulness is a table for partial solution which shows for each function the terms which are useful and those which are potentially useful.

2.2 Basic process of the algorithm

All output functions to be realized are input to the algorithm as sum of products expressions. The number of distinct product terms in these expressions is an upper bound, UPBOUND, on the number of product terms in the optimum solution. Any other feasible solutions with the same or higher number of product terms are no better than the original input and therefore are of no interest.

The algorithm for finding an optimum AND-OR realization of a multiple output function consists of two phases. In the description below, ()'s is used to denote "parentheses" and ()-variable is used to denote "parenthesized variable."

2.2.1 Phase 1 of the algorithm

Phase 1 begins with a partial solution containing no terms and produces an intermediate solution by adding terms to the partial solution. A flow chart of Phase 1 is shown in Figure 1.




FIGURE 1 : FLOW CHART OF PHASE 1 OF ALGORITHM

It begins by choosing a product term from the input expression for some function and selects an uncovered minterm (1-cell) in this product term using the Selection Criterion for a Minterm in a Product Term (SCMPT), which will be discussed later. For our purposes, SCMPT may be assumed to select an arbitrary uncovered cell. Then the directions in which this minterm can be expanded (to cover two minterms of the function) are determined. Variables of the minterm corresponding to these expandable directions become ()-variables in the term and the term is added to the set of terms of the partial solution. By repeating this process until no minterms of any function are uncovered, the original set of terms is augmented to an intermediate solution with the characteristics outlined above. Just before the exit of Phase 1 to Phase 2 the intermediate solution may be modified by expanding some terms. A term is expanded if and only if for each function for which the term is potentially useful or useful, its maximum cube contains only 1-cells of that function. Then its entry in the table of usefulness is not changed by deleting all ()-variables. In this case, all ()-variables are deleted so that the term may cover all the cells of its maximum cube. This step allows the cube to grow to its maximum extent without precluding consideration of any optimum solution and simply makes the algorithm more efficient.

It is important to note that the maximum cubes of the terms might contain some \emptyset -cells.

For example, consider the function

$$f(w,x,y) = w'y + w'xy' = \sum (1,2,3)$$

Let the minterm chosen from the first input term be $w'xy$, i.e. cell (3), then the term obtained is $w'(x)(y)$, which covers (3) but potentially covers $(\emptyset,1,2,3)$. Note that minterm (\emptyset) is not in f . The significance of the term $w'(x)(y)$ is that every sum of products form for f must cover minterm (3) with a term which is a transformation of $w'(x)(y)$. However, not all transformations of $w'(x)(y)$ need be allowed. Each time a $(\)$ -variable is deleted, the other $(\)$ -variables must be re-evaluated to see if their $(\)$'s must be removed. In this case the allowable transformations of $w'(x)(y)$ with no $(\)$ -variables are $w'x$, $w'y$ and $w'xy$. The remaining possible transformation, w' , is not allowed. Since there are no uncovered cells of f once the term $w'(x)(y)$ is in the list, $w'(x)(y)$ is an intermediate solution and no further minterms are selected.

Theorem 1 states an important property of the intermediate solution produced by Phase 1. In order to prove it, however, we need some definitions and preliminary results.

Definition (Implicant)

An implicant of a function f is a product term (with no $()$ -variables) which covers only 1-cells of the function.

Definition (Proper Transform)

For a LISTA term, T , generated for minterm M of function f (i.e. generated just after minterm M of function f is selected), the proper transforms of T are those transforms of T which are implicants of f .

Note that the proper transforms of T , generated for M of f , all cover the minimum cube of T . After Phase 1, i.e. before Phase 2, the minimum cube of T is M (unless T is expanded by the last step of Phase 1). If expansion of T occurs, let T represent the term before expansion and LISTA represent the set of terms in the intermediate solution before expansion. The expansion step will be justified at the end of the discussion of Phase 2.

Lemma 1:

If T is a LISTA term generated for M of f during Phase 1, every implicant of f which covers M is a proper transform of T .

Proof:

Let I be an implicant of f which covers M . Any variable which appears complemented or uncomplemented in I must appear complemented or uncomplemented, respectively, in M and hence likewise in T , otherwise I would not cover M . For any variable which does not appear in I at all, the cell adjacent to M found by complementing that variable in the expression for M must be a 1-cell of f , since it is covered by I . Hence T must contain that variable as a $()$ -variable.

Thus there is a transformation of T which equals I , namely that transformation of T which deletes all $()$ -variables which do not appear in I and deletes all other $()$'s. This transformation is a proper transformation since it is an implicant of f and contains no $()$ -variables. Q.E.D.

Lemma 2:

If T is a LISTA term generated for M of f during Phase 1, no implicant of f which covers M is a proper transformation of any LISTA term except T .

Proof:

Suppose T_1 is a LISTA term generated for M_1 of g and some implicant, I , of f which covers M is a transformation, t_1 , of T_1 . We will show that t_1 is not a proper transformation of T_1 .

Since all transformations of T_1 cover M_1 and t_1 equals I , then I must cover M_1 . Thus M_1 must be a 1-cell of f . Therefore T_1 , whose minimum cube is M_1 , is potentially useful for f . Furthermore, since t_1 covers M , T_1 potentially covers M . Now M of f could not have been selected in Phase 1 if M_1 of g had been selected first, since T_1 in LISTA would not leave M of f uncovered. Thus M_1 of g must have been selected after M of f . However, since I must be a proper transform of T , T potentially covers M_1 . Now T must not be potentially useful for g , otherwise M_1 of g could not be selected after T is in LISTA. Therefore M , the minimum cube of T , must be a \emptyset -cell of g . Since t_1 covers M , t_1 is not a proper transformation of T_1 . Q.E.D.

Theorem 1 :

Given LISTA produced by Phase 1 for a set of functions and an arbitrary sum of products expression for each function in the set, there is some proper transformation of each LISTA term which appears in the sum of products expressions and these terms are distinct.

Proof:

Each term in LISTA is generated for some minterm of some function. Let T in LISTA be generated for M of f . In any sum of products expression for f , there must be at least one term which covers M . Let I be an arbitrary one of these terms. By Lemma 1, I is a proper transformation of T . By Lemma 2, I is not a proper transformation of any other LISTA term. Similarly there is some proper transformation of each LISTA term which equals some expression term and each of these expression terms is logically distinct from the others. Q.E.D.

By Theorem 1, the terms of every set of sum of products expressions for a set of functions can be constructed as an appropriate transformation for each LISTA term produced by Phase 1 and possibly some added terms.

Corollary 1 :

The cardinality of LISTA after Phase 1 is less than or equal to the number of terms in any set of sum of products expressions for the set of functions input to Phase 1.

Proof:

Follows immediately from Theorem 1. Q.E.D.

Therefore, at the end of Phase 1 a lower bound, LBOUND = cardinality of LISTA, and an upper bound, UPBOUND = number of distinct terms in the input expressions, are established for the number of terms in an optimum solution.

2.2.2 Phase 2 of the algorithm

Phase 2 examines the intermediate solution obtained from Phase 1 and proceeds to find a succession of feasible solutions, each with fewer terms than the previous feasible solution. Phase 2 will halt and upon halting, the last feasible solution found has the minimum number of terms among all feasible solutions of the problem. The flow chart of Phase 2 is presented in Figure 2.




FIGURE 2 : FLOW CHART OF PHASE 2 OF ALGORITHM

A ()-variable is arbitrarily chosen from a term in the intermediate solution and a 2-way branch is performed. One of the branches corresponds to removing the ()-variable from the term. This is equivalent to retaining the maximum cube of the term but doubling the size of the minimum cube with respect to the ()-variable. The other branch corresponds to removing the ()'s from the variable. This is equivalent to reducing the maximum cube of the term by a half with respect to the ()-variable while the minimum cube remains the same.

Both branches have the effect of reducing the number of ()-variables in the term, a procedure which will eventually transform the chosen term into a legitimate product term of the given output functions. Since both branches (transformations) may uncover some 1-cells, subroutines of Phase 1 must be called to check :

(1) If the rest of the ()-variables in the term are still valid. If not, ()'s may have to be removed from some ()-variables of the term.

(2) If all 1-cells of the given set of output functions are still potentially covered by the terms in each of the two transformed lists of LISTA. If not, appropriate terms must be added to the two lists respectively to cover the uncovered 1-cells.

Step (1) arises when the minimum cube of a term is expanded, i.e. when a ()-variable is deleted. In order to insure that any ()-variable of this term may be deleted without making the transformation of the term cover any 0-cells of the function, ()'s must be removed from those ()-variables which do not correspond to an expandable direction of the new minimum cube (even though they did correspond to an expandable direction for the previous minimum cube).

Step (2) arises when a ()-variable is deleted since the minimum cube becomes larger and the term may become potentially useful for a smaller set of functions. Cells which the term potentially covers in functions for which the term is no longer potentially useful may become uncovered. Step (2) also arises when ()'s are deleted since the maximum cube becomes smaller and cells which are no longer potentially covered by this term in functions for which this term is potentially useful may become uncovered.

After this checking process, two new intermediate solutions are formed. Only one of these two intermediate solutions (the one with the ()-variable deleted) is selected to be used as the new input to Phase 2. The other one is stored in a stack called STACK for later backtracking. Then the whole process is repeated with Phase 2 focusing on the new intermediate solution.

Phase 2 thus contains a routine which is repeated iteratively until the intermediate solution under consideration has no more $()$ -variables in it, that is, until a feasible solution is found. All redundant terms in this feasible solution are deleted. Then the feasible solution is stored as the current "optimal" solution and replaces the old "optimal" solution. (The realization used in the input to the algorithm is the initial "optimal" solution.) The number of distinct product terms in this feasible solution becomes the new upper bound, UPBOUND.

If at any time in this process the number of terms in the intermediate solution under consideration is greater than or equal to the current upper bound, UPBOUND, that intermediate solution is discarded and the algorithm backtracks. A new intermediate solution is obtained from STACK to be used as the input to the iterative routine of Phase 2.

The algorithm stops when either a feasible solution consisting of only LBOUND distinct product terms is found or when all the intermediate solutions in STACK have been processed by Phase 2. The last "optimal" solution recorded is an optimum realization for the given set of output functions.

We now prove the optimality of the final solution produced by Phase 2 before halting.

Definition (Reachable from LISTA)

A solution is called reachable from LISTA if it contains a set of $|LISTA|$ distinct terms each of which is a proper transformation of a distinct LISTA term (and possibly some other added terms).

Note that by Theorem 1, all solutions are reachable from the LISTA produced by Phase 1 (before expansion of selected T terms).

Lemma 3 :

All solutions reachable from the LISTA input to the iterative routine of Phase 2 are reachable from at least one of the two LISTA's output from the iterative routine of Phase 2.

Proof :

Consider the term and the ()-variable selected by the iterative routine. All solutions reachable from the input LISTA contain a term which is a proper transformation of that term. Furthermore this solution term is distinct from those corresponding to other LISTA terms. Hence that proper transformation must be a proper transformation of the selected term with the selected ()-variable either missing

or appearing without ()'s. The proper transformation must thus be a proper transformation of the term which replaces the selected term in one of the two output LISTA's. This statement is valid whether or not other ()'s are deleted from the term since other ()'s are deleted only to remove improper transformations. They remove no proper transformations.

No other terms in LISTA are modified by the iterative routine. Hence their correspondence to solution terms is unchanged.

Further terms may be added to LISTA by the iterative routine. However, these are added in a manner similar to Phase 1 only to cover uncovered cells of functions. It can be shown by an argument similar to that of Lemmas 1 and 2 and Theorem 1 that the added terms are necessary and do not affect reachability of solutions. Q.E.D.

Corrolary 2 :

The number of terms in the LISTA output from the iterative routine of Phase 2 is a lower bound on the number of terms in any feasible solution reachable from that LISTA.

Proof :

Follows immediately from Theorem 1 and the proof of Lemma 3 by finite induction. Q.E.D.

Theorem 2 :

The last solution produced by Phase 2 before halting is an optimum (minimum number of terms) solution.

Proof :

All solution are reachable from the LISTA produced by Phase 1, by Theorem 1. By Lemma 3, no reachable solutions are eliminated by the branching in Phase 2. By Corrolary 2 and the structure of the backtracking in Phase 2, all feasible solutions are fully developed except those with UPBOUND or more terms. UPBOUND is monotonically decreased during the run of Phase 2, but a solution is produced with UPBOUND terms for each value of UPBOUND. Thus the only solutions not produced by the algorithm have the same number of terms or more terms than some feasible solution produced by the algorithm. Furthermore, the last solution produced by the algorithm before halting has the fewest terms of any feasible solution produced by the algorithm. Thus any other solution to the problem has the same number of gates or more gates than the last feasible solution produced by the algorithm. Q.E.D.

There are two steps, the term expansion step at the end of Phase 1 and the casting out redundancy step when a feasible solution is found in Phase 2, which might require further explanation. Since expanded terms contain only 1-cells of functions for which the terms are useful or potentially useful, the expansion does not eliminate any solutions with fewer terms than the minimum-term solution reachable from the modified LISTA. This property follows from the prime implicant theorem of switching theory. Casting out redundant terms in Phase 2 serves only to reduce UPBOUND when possible and does not preclude reaching any solutions with fewer gates than UPBOUND. These steps thus only make the algorithm more efficient without jeopardizing finding an optimum solution.

3. Heuristics and special techniques used in the algorithm

In this minimization algorithm, heuristics are introduced in :

- (i) the Selecting Criterion of a Minterm in a Product Term
- (ii) selecting the branching priority with respect to the arbitrarily chosen ()-variable.

Also a special technique is used to solve the problem of deciding if a specific product term is covered by a given set of product terms.

3.1 Selecting Criterion of a Minterm in a Product Term (SCMPT)

When examining the input product terms in Phase 1, a minterm must be chosen from some input product terms to be the nucleus of a product term. Then the direction in which this minterm can be expanded is examined to determine the ()-variables in this minterm. Heuristically, the minterm which is covered by the least number of distinct prime implicants of the output functions should have the highest priority. This is because the maximum cubes formed by these minterms would be very 'tight', that is they will cover very few 0-cells. This will reduce the work required to be done in Phase 2 and will tend to make Phase 2 converge to the optimum solution faster. Yet this process requires knowing how many '0' neighbours a minterm has. A tedious and

time-consuming procedure has to be used to obtain this information and this process is impractical. A less efficient but very simple selecting criterion is chosen in this minimization algorithm.

In the program, terms in the problem description are scanned in order. For each term which contains one or more minterms uncovered by LISTA, one uncovered minterm is selected. Some minterm which is covered by only one input product term is chosen with highest priority because the maximum cube of this minterm would tend not to include too many 0-cells. If such a minterm cannot be found in the input product term, then a minterm is chosen arbitrarily from the input product term to serve as the nucleus of that product term. As a result the lower bound obtained at the end of Phase 1 is fairly tight.

3.2 Selection of the branching priority with respect to the arbitrarily chosen ()-variable

In Phase 2, a two-way branch may be performed on any ()-variable in LISTA until no ()-variables remain, i.e. a feasible solution is reached. Heuristically, the branch corresponding to deleting the ()-variable from the term is a better choice because this directly implies a reduction in the input load of the term and also an increase in the covering power of the minimum cube of the term. In the case when there is more than one optimum solution, this selection would tend to find the one with a smaller number of input

connections to the AND gates.

3.3 Special technique for the "covering" problem

The problem to be solved here is to determine if a product term P is covered by a set of N product terms namely, $X_1, X_2, X_3, \dots, X_N$. This problem can be transformed into a simpler problem.

Theorem 3 :

A product term P is covered by a set of N product terms X_i ($i=1, \dots, N$) iff the union of the product terms Y_i ($i=1, \dots, N$) is equal to '1', where Y_i is the product term resulting from removing all the literals of P from the product term $P.X_i$.

Proof:

By the inclusion property: $P \subseteq X_1 + X_2 + X_3 + \dots + X_N$
 iff $P = P.(X_1 + X_2 + \dots + X_N)$

By the distributive law:

$$P.(X_1 + X_2 + \dots + X_N) = P.X_1 + P.X_2 + \dots + P.X_N$$

Since $P.X_i \subseteq P$ for all i , therefore there exists a Y_i such that Y_i and P are literal-disjoint and $P.X_i = P.Y_i$ for all $i=1, \dots, N$. Then

$$P.X1 + P.X2 + \dots + P.XN = P.Y1 + P.Y2 + \dots + P.YN$$

By the transitive law:

$$P \subseteq X1 + X2 + \dots + XN \text{ iff } P = P.(Y1 + Y2 + \dots + YN)$$

But since Y_i ($i=1, \dots, N$) and P are literal-disjoint,

$$P = P.(Y1 + Y2 + \dots + YN) \text{ iff}$$

$$Y1 + Y2 + \dots + YN = '1' .$$

Again by applying the transitive law,

$$P \subseteq X1 + X2 + \dots + XN \text{ iff } Y1 + Y2 + \dots + YN = '1' .$$

Q.E.D.

The reduced problem can be easily solved by the tree method described below.

Each node of the tree represents a product term. The node at the top level is the product term 1. Each node is branched out to form two new nodes. One branch corresponds to adding (ANDing) one more literal in the uncomplemented form to the product term; the other to adding the same literal in the complemented form. A complete tree is formed when no more literals are available for branching from any node. For example, the complete tree of literals (A,B) is as shown below:



A node N_1 is defined as a successor of node N_2 if N_1 can be obtained from N_2 by adding literals to N_2 . In other words, N_1 can be reached by branching out from N_2 . A node of the tree is said to be covered if it is covered by some product term Y_i , $i=1, \dots, N$. If all successors of a node are covered, then the node is also said to be covered.

Theorem 4 :

Let the product terms Y_i , $i=1, \dots, N$ be product terms among which appear M variables namely, A_j , $j=1, \dots, M$.

$Y_1 + Y_2 + \dots + Y_N = '1'$ iff each node of the tree of variables $(A_j, j=1, \dots, M)$ is covered.

Proof:

It is obvious that $Y_1 + Y_2 + \dots + Y_N = '1'$ iff all possible product terms of variables (A_1, A_2, \dots, A_M) are covered by $Y_1 + Y_2 + \dots + Y_N$. Since the tree of variables (A_1, A_2, \dots, A_M) explicitly represents all possible product terms formed by variables (A_1, A_2, \dots, A_M) the theorem is proved. Q.E.D.

It is important to note that it may not be necessary to examine all nodes of the tree explicitly, since once a node is covered by a product term all its successors are also covered by the same product term.

The problem of testing if a node N (a product term) is covered by another product term Y_j can be easily solved because it is equivalent to testing if the set of literals appearing in the product term Y_j is a subset of the set of literals appearing in N .


Example "TEST TAUTOLOGY", as shown in Figure 3, illustrates this tree method of solving the "tautology" problem.

Example "Test Tautology" :

$$\text{Test : } C'D' + A'B + A'B'D + B'CD' + AD + ABCD' = 1 ?$$

The tree of variables (A,B,C,D) is constructed as

shown below :



Any node enclosed in implies that that node is covered.

Since all the nodes of the tree are covered (either covered by some product term or have all successors covered by product terms), therefore the sum of the product terms :

$$C'D' + A'B + A'B'D + B'CD' + AD + ABCD'$$

is indeed equal to 1.

FIGURE 3 : EXAMPLE "TEST TAUTOLOGY"

4. Description of the program that finds an optimum sum of products network

4.1 Scope of the program

The program 'MINI' has been coded for the DEC-10 computer in SAIL (Stanford Artificial Intelligence Language). It derives an optimum combinational AND-OR (sum of products) realization of a set of output functions. The algorithm is based on the branch-and-bound method discussed in the previous sections. Because of the nature of the branch-and-bound method, the first feasible solution found is not necessarily an optimum realization of the functions. After generating the first feasible solution, the program searches for better feasible solutions by backtracking. Each time the program finds a feasible solution whose total number of product terms is not greater than the previous "optimal" feasible solution, the program prints out the feasible solution and the number of product terms in the feasible solution. Eventually the program enumerates all feasible solutions (implicitly) and the last feasible solution found is an optimum solution for the output functions.

The user may specify the initial upper bound on the number of product terms to a value he thinks is reasonably low, in order to prune off some non-optimum networks, which would otherwise be generated by the program. This may reduce the computation time. If this number is not

specified the program will take the number of distinct product terms in the input as the initial upper bound.

The source code of the entire program occupies 53 blocks of storage on the DEC-10. The object code occupies 60 blocks of storage. The compilation time of the program is approximately 8 seconds. A listing of the program can be found in Appendix A.

4.2 Set-up of input data to the program

The input data is stored in an input file called 'DATA0'.

'DATA0' contains three types of lines.

- (i) <problem-parameter>
- (ii) <function-specifications>
- (iii) <input-terminator>

<Problem-parameter>

The first line of DATA0 specifies NV, the number of variables in the functions.

The second line of DATA0 specifies NF, the number of output functions.

<Function-specification>

The set of functions is entered in some sum of products form. Each line corresponds to a product term in the input expressions. Each line is coded as a character string of '0', '1' and '-'. The character strings are each of length equal to the sum of NV and NF.

The first NF characters specify which output functions contain the product term associated with this line in their expressions. This part of the string constitutes an entry in a Table of Usefulness for the input terms. A '0' in the i -th position, where $1 \leq i \leq NF$, denotes that the product term is not in the expression for the i -th output function, and a '1' denotes that the product term is in the expressions. This part of each line contains a single '1' and $NF-1$ '0's.

The last NV characters specify a product term. A '0' in the j -th position, where $1+NF \leq j \leq NF+NV$, implies that the $(j - NF)$ -th variable in the complemented form appears in the product term and a '1' implies that the variable appears in the uncomplemented form in the product term. A '-' in the j -th position implies that the $(j - NF)$ -th variable does not appear in the product term.

<Input-terminator>

The last line of DATA0 is the character string '999'. This tells the program that the end of function specification and input has been reached.

Example 'INPUT' illustrates a DATA0 input file.

Example 'INPUT':

Consider two output functions of three variables.

$$F1(W,X,Y) = WXY' + W'Y$$

$$F2(W,X,Y) = W'Y + X'Y' + WX$$

Then DATA0 is set up as follows:

LINE	INPUT	COMMENTS
1.	3	NV
2.	2	NF
3.	10110	WXY' of F1
4.	100-1	W'Y of F1
5.	010-1	W'Y of F2
6.	01-00	X'Y' of F2
7.	0111-	WX of F2
8.	999	Input
		Terminator

4.3 Interpretation of program output strings

The output of the program is essentially the same as the input except that more characters are involved in the strings. The first NF characters display an entry in the Table of Usefulness for the solution found. typically only feasible solutions need be printed, but the output format applies as well to intermediate or partial solutions which are also printed in the present version. The last NV characters represent the corresponding product term in LISTA. For the first NF characters, a '7' in the i-th position means that the term, specified by the last NV characters of the string, is potentially useful for the i-th

output function. The meanings of '0' and '1' are that the term is not useful or is useful, respectively, for the function. The meanings of '0', '1' and '-' in the last NV characters of the string are the same as in the input. A '2' in the j -th position, where $1+NF < j < NF+NV$, means that the $(j - NF)$ -th variable is in the complemented form and is also a ()-variable. A '3' is the same as a '2' except that the variable is in the uncomplemented form.

Example 'OUTPUT' illustrates the interpretation of an output string.

Example 'OUTPUT':

Consider a problem of three output functions of five variables, namely V,W,X,Y,Z. Let the output functions be F1,F2 and F3. An output string 01712-30 is interpreted as: term V(W')(Y)Z' is useful for F2 and potentially useful for F3. Note that if the last NV characters in an output string do not contain characters '2' or '3', then any '7' in the first NF characters is equivalent to a '1'. To reduce term output loading, a minimum set of '7' terms should be selected to cover each function. Each term must be a '1' term for at least one function.

4.4 Subroutines of the program

The program 'MINI' consists of a main procedure PROGRAM, which is the outer-most block, and twelve subroutines, CHOX, COMPARE, INLIST, INTERB, INTERF, PAREN,

REDUN, SORT, TAUTOLOGY, UNION, UPTAB, UPTAB2, and I/O subroutines which are provided with SAIL compiler. Major functions of the subroutines are listed below.

CHOX: Choose a cell in a product term to be the nucleus of the product term using the SCMPT.

COMPARE: Compare the product terms of two input character strings to see if they are equal.

INLIST: Check if all the cells of an input product term are covered by the existing terms in the current partial solution. If not, create one and check for proper ()'s around variables.

INTERB: Find the intersection of a product term with all the product terms in the partial solution that are potentially useful to the same set of functions for which the product term is useful or potentially useful.

INTERF: Find the intersection of a product term with the sum of all the input product terms of a function for which the product term is useful.

PAREN: To determine which variables of a minimum cube can be ()-variables.

REDUN: Find any product terms or terms in the intermediate solution which are redundant.

SORT: Sort the input product terms in the order of

increasing number of '-'s in the product term.

TAUTOLOGY: To check if the union of a set of product terms is equal to logical '1' .

UNION: Check if a product term is covered by a given list of product terms.

UPTAB: Update the Table of Usefulness when an input product term is useful for more than one output function.

UPTAB2: Update the Table of Usefulness for any product term. This includes updating the usefulness and potential usefulness of a term or product term for any output functions.

A cross-reference table of the subroutines is presented in Table 1.

TABLE 1 : CROSS-REFERENCE TABLE OF SUBROUTINES

Procedure	Procedures it calls	Procedures calling it
CHOX	INTERF, UNION	INLIST, MAIN PROGRAM
COMPARE	-	MAIN PROGRAM
INLIST	CHOX, PAREN, UPTAB2 INTERB, UNION	MAIN PROGRAM
INTERB	-	INLIST, REDUN, MAIN PROGRAM
INTERF	-	CHOX, PAREN, UPTAB2, MAIN PROGRAM
PAREN	INTERF, UNION	INLIST, MAIN PROGRAM
REDUN	INTERB, UNION	MAIN PROGRAM
SORT	-	MAIN PROGRAM
TAUTOLOGY	-	UNION
UNION	TAUTOLOGY	INLIST, CHOX, REDUN, PAREN, UPTAB2, MAIN PROGRAM
UPTAB	-	MAIN PROGRAM
UPTAB2	INTERF, UNION	INLIST, MAIN PROGRAM

5. Test Problems and analysis of results

The program "MINI" was used to find realizations of several test single and multiple output switching problems. Results are recorded in Table 2. For test problems, detailed function specifications and the corresponding solutions found are listed in Appendix B. A detailed listing of the program output for test problem 1, the 7-segment decoder, is included in Appendix C for reference as a sample output of the program "MINI".

5.1 Results of test problems

As indicated in Table 2, optimal realizations were found for some of the test problems and the program halted. However, the other test problems were stopped from executing further because either the solutions obtained were good enough (the number of gates in the best solutions obtained thus far was close to the corresponding lower bound), or heuristically, it seemed that the program would require a large execution time to improve the best solution found for a problem at the point it was stopped. However, it must be noted that if all these test problems that were stopped are allowed to run to completion, optimal solutions would be found.

TABLE 2 : RESULTS OF TEST PROBLEMS

TEST PROBLEM	NUMBER OF INPUT QUANTITIES ASSIGNED	NUMBER OF DISTINCT QUANTITIES OBTAINED IN PHASE 1	NUMBER OF LOWER BOUNDS OBTAINED AT THE END OF PHASE 1	NUMBER OF ITERATIONS AT THE END OF PHASE 1	TIME TAKEN TO FINISH PHASE 1	NUMBER OF ITERATIONS STOPPED	NUMBER OF ITERATIONS TAKEN TO OBTAIN SOLUTION	NUMBER OF ITERATIONS TAKEN TO OBTAIN OPTIMAL SOLUTION	TOTAL SOLUTION TIME
1. SPECTRA DECODER	4	15	7	3	7 SEC	0	3	3	1 MIN 30 SEC
2. SPECTRA DECODER	12	34	68	5	1 MIN 45 SEC	0	5	5	2 MIN 40 SEC
3. SPECTRA DECODER	3	56	26	52	3 MIN 2 SEC	0	53	53	5 MIN 10 SEC
4. SPECTRA DECODER	5	93	16	37	21 SEC	0	55	55	1 MIN 10 SEC
5. SPECTRA DECODER	12	7	66	62	11 MIN 4 SEC	0	66	66	5 MIN 5 SEC
6. SPECTRA DECODER	14	3	127	116	3 MIN 12 SEC	126	63	63	2 MIN 30 SEC
7. SPECTRA DECODER	9	31	14	22	97 SEC	0	21	21	3 MIN 30 SEC
8. SPECTRA DECODER	4	14	4	12	1 SEC	0	12	12	30 MIN
9. SPECTRA DECODER	5	1	43	10	7 SEC	12	10	10	20 SEC
10. SPECTRA DECODER	5	1	10	13	1.5 SEC	5	8	8	5 MIN 30 SEC

5.2 Analysis of results

It is obvious that the efficiency of the algorithm is highly problem dependent. The total execution time required to solve a switching problem depends on the number of input variables in the problem, the number of output functions, and most important, the structure of the prime implicants of the problem.

As the number of input variables and the number of output functions in a problem increase, the problem space becomes larger and therefore the execution time required to solve the problem is generally increased. However, due to the nature of the branch-and-bound method, the most important factor governing the amount of execution time required to solve a problem is the structure of the prime implicants in the set of output functions in the problem. If the prime implicants are densely gathered, that is, 1-cells typically are members of many prime implicants, then a large number of ()-variables in the intermediate solution may remain at the end of Phase 1 of the algorithm and there are many seemingly good alternative ways of removing them. In order to find an optimum realization, the algorithm must then do many forward branching and backtracking steps which consume much execution time. This fact can be observed from results of test problems 3, 4, and 5. Therefore, if the test problem has a large number of ()-variables at the end of Phase 1 of the algorithm, the execution time that the

program takes to solve the problem tends to be large.

However, if there is a big difference in size between two problems, the program may take less time to solve the "smaller" problem even if the number of ()-variables at the end of Phase 1 for the "smaller" problem is larger than that of the "larger" problem. For example, consider the results of the test problems 8 and 10 vs those of test problems 1 and 2.

Also note that although test problem 7 is a much "smaller" problem than test problem 2, yet the time needed to solve test problem 2 is much shorter than that needed to solve test problem 7. This is because the prime implicants of problem 2 are scattered and there is very little sharing of terms between output functions. Therefore the last step of Phase 1 is able to cut the number of ()-variables in LISTA from 81 down to 5. So very little branching and backtracking needs to be done to solve the problem. On the other hand, the prime implicants of test problem 7 is densely gathered. There is a lot of sharing of 1-cells between the output functions. This results in a lot of branching and backtracking in Phase 2. Therefore when the program "MINI" was used to solve test problem 7, it ran for 20 minutes and still did not halt and had to be stopped. This illustrates that the structure of the prime implicants of a problem is a dominating factor on the performance of the algorithm.

Another important fact is that if the initial input specification of a test problem is very good, i.e. near optimum, and the prime implicants of the problem are densely gathered, as in the case of test problem 5, the program may run for an extremely long time and still not be able to find any better solution than the original input. This is because the input may already be an optimum realization. Yet, the program would still have to try branching on all those intermediate solutions with a fewer number of gates than the initial expression while searching for an optimum solution, or verify that the input is an optimum solution. This procedure results in a large amount of execution time especially when the number of ()-variables at the end of Phase 1 for the problem is large. This property is illustrated by the results of test problem 5.

Finally, the entry under the heading : "Depth of Tree of Solution" may require further explanation. The entry in this column for each test problem indicates that if starting from the intermediate solution LISTA, obtained from Phase 1, all branchings (either deleting parentheses from ()-variables or deleting ()-variables) have been selected correctly, the solution can be reached from the initial LISTA in exactly the recorded number of branchings.

6. Conclusions

The algorithm discussed above is an entirely new approach to solving the problem of minimizing two level AND-OR multi-output switching function realizations.

The efficiency of the algorithm is highly problem dependent. The algorithm works particularly well for problems with scattered prime implicants. Thus it is hard to derive any specific correlation between the execution time needed to solve a problem and the size of the problem.

6.1 Use of the algorithm

An attractive point about this algorithm is that after a brief execution time it can find a reasonably tight lower bound on the number of gates required to realize a given set of output functions. Therefore, whenever a satisfactory solution (not necessarily optimum) is found with a number of gates close to the lower bound, the program may be stopped if optimality is not the main objective of using this algorithm. In particular, if the objective of using this algorithm is to minimize the number of PLAs required to realize a given set of output functions, the following criterion can be used to stop the program.

Criterion for stopping the program :

Let the number of AND gates available per PLA be P.

Let the lower bound found at the end of Phase 1 of the algorithm be LBOUND.

Let the number of gates in a feasible solution found by the algorithm be N.

IF $\left[\frac{\text{LBOUND}}{P} \right] = \left[\frac{N}{P} \right]$ then STOP PROGRAM
 else CONTINUE.

6.2 Possible improvements of the algorithm

It is unfortunate that there have not been many programs written for minimizing multi-output functions. Therefore not enough data can be obtained to measure the relative performance of the program "MINI". However, improvement in execution time can definitely be obtained if the program is coded in assembly language and run on some large computer.

Further improvement of the algorithm may be made if some better heuristics can be found to be added in the SCMPT or better and quicker methods to solve the "covering" problem are found.

In the present version, the program scans lexicographically in each intermediate solution and selects the first ()-variable found and branching is done with respect to this selected variable. Thus loading of variables will tend to be higher for variables that are lexicographically near the end. Also for other reasons, some good heuristics for ()-variable selection should be added.

Also in the optimum solutions found, 1-cells of an output function may be covered by more than one product term. A small cover problem could be solved to get a minimum set of '7' terms for each function to reduce redundancy.

Finally, the algorithm was designed with the prime objective of minimizing totally specified multi-output switching functions. However, modifications can be made such that the algorithm may be used to solve problems with "DON'T CARES" in inputs. This modification would treat "DON'T CARES" as 1-cells except that "DON'T CARE" minterms are never treated as uncovered cells and would never be selected as the nucleus of any LISTA term in Phase 1 of the algorithm. Then the problem can be solved in the usual manner.

APPENDICES

Appendix A

Listing of the program "MINI"


```

20100 BEGIN 'MINI'
20101 COMMENT PHRASES TO PRODUCE A LIST OF DISTINCT PRODUCT TERMS
20102     SUCH THAT THE ORDER IS IN DECREASING NUMBER
20103     OF LITERALS ;
20104
20105 INTEGER NV, NF, NPT, NPTX;
20106 COMMENT NV = NUMBER OF VARIABLES
20107     NF = NUMBER OF FUNCTIONS
20108     NPT = NUMBER OF PRODUCT TERMS ;
20109
20110 STRING ARRAY INPT(1:250);
20111 COMMENT FIRST NF CHARACTERS REPRESENT WHICH FUNCTION DOES
20112     BELONG TO THE PRODUCT TERM BELONGS, THE FOLLOWING NV CHARACTERS REPRESENT
20113     THE PRODUCT TERM ;
20114
20115 COMMENT DEFINITION OF THE SYMBOLS USED ;
20116     1 = X
20117     2 = Y
20118     3 = LITERAL ABSENT
20119     4 = LITERAL PRESENT
20120     5 = 1
20121     6 = -1
20122     7 = (X^Y)
20123     8 = (X^Y) ;
20124
20125 COMMENT START OF PROGRAM ***** ;
20126 INTEGER CHAR, I, CHAR, LINE, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z ;
20127 STRING AUF, TERM ;
20128 INTEGER ARRAY NMULT(1:250);
20129 BOOLEAN FLAG, FLAG2, FLAG3, EXIST ;
20130 INTEGER PTR, PTR2, I1, J1, LB, UB ;
20131
20132
20133
20134
20135
20136
20137
20138
20139
20140
20141
20142
20143
20144
20145
20146
20147
20148
20149
20150
20151
20152
20153
20154
20155
20156
20157
20158
20159
20160
20161
20162
20163
20164
20165
20166
20167
20168
20169
20170
20171
20172
20173
20174
20175
20176
20177
20178
20179
20180
20181
20182
20183
20184
20185
20186
20187
20188
20189
20190
20191
20192
20193
20194
20195
20196
20197
20198
20199
20200
20201
20202
20203
20204
20205
20206
20207
20208
20209
20210
20211
20212
20213
20214
20215
20216
20217
20218
20219
20220
20221
20222
20223
20224
20225
20226
20227
20228
20229
20230
20231
20232
20233
20234
20235
20236
20237
20238
20239
20240
20241
20242
20243
20244
20245
20246
20247
20248
20249
20250
20251
20252
20253
20254
20255
20256
20257
20258
20259
20260
20261
20262
20263
20264
20265
20266
20267
20268
20269
20270
20271
20272
20273
20274
20275
20276
20277
20278
20279
20280
20281
20282
20283
20284
20285
20286
20287
20288
20289
20290
20291
20292
20293
20294
20295
20296
20297
20298
20299
20300
20301
20302
20303
20304
20305
20306
20307
20308
20309
20310
20311
20312
20313
20314
20315
20316
20317
20318
20319
20320
20321
20322
20323
20324
20325
20326
20327
20328
20329
20330
20331
20332
20333
20334
20335
20336
20337
20338
20339
20340
20341
20342
20343
20344
20345
20346
20347
20348
20349
20350
20351
20352
20353
20354
20355
20356
20357
20358
20359
20360
20361
20362
20363
20364
20365
20366
20367
20368
20369
20370
20371
20372
20373
20374
20375
20376
20377
20378
20379
20380
20381
20382
20383
20384
20385
20386
20387
20388
20389
20390
20391
20392
20393
20394
20395
20396
20397
20398
20399
20400
20401
20402
20403
20404
20405
20406
20407
20408
20409
20410
20411
20412
20413
20414
20415
20416
20417
20418
20419
20420
20421
20422
20423
20424
20425
20426
20427
20428
20429
20430
20431
20432
20433
20434
20435
20436
20437
20438
20439
20440
20441
20442
20443
20444
20445
20446
20447
20448
20449
20450
20451
20452
20453
20454
20455
20456
20457
20458
20459
20460
20461
20462
20463
20464
20465
20466
20467
20468
20469
20470
20471
20472
20473
20474
20475
20476
20477
20478
20479
20480
20481
20482
20483
20484
20485
20486
20487
20488
20489
20490
20491
20492
20493
20494
20495
20496
20497
20498
20499
20500
20501
20502
20503
20504
20505
20506
20507
20508
20509
20510
20511
20512
20513
20514
20515
20516
20517
20518
20519
20520
20521
20522
20523
20524
20525
20526
20527
20528
20529
20530
20531
20532
20533
20534
20535
20536
20537
20538
20539
20540
20541
20542
20543
20544
20545
20546
20547
20548
20549
20550
20551
20552
20553
20554
20555
20556
20557
20558
20559
20560
20561
20562
20563
20564
20565
20566
20567
20568
20569
20570
20571
20572
20573
20574
20575
20576
20577
20578
20579
20580
20581
20582
20583
20584
20585
20586
20587
20588
20589
20590
20591
20592
20593
20594
20595
20596
20597
20598
20599
20600
20601
20602
20603
20604
20605
20606
20607
20608
20609
20610
20611
20612
20613
20614
20615
20616
20617
20618
20619
20620
20621
20622
20623
20624
20625
20626
20627
20628
20629
20630
20631
20632
20633
20634
20635
20636
20637
20638
20639
20640
20641
20642
20643
20644
20645
20646
20647
20648
20649
20650
20651
20652
20653
20654
20655
20656
20657
20658
20659
20660
20661
20662
20663
20664
20665
20666
20667
20668
20669
20670
20671
20672
20673
20674
20675
20676
20677
20678
20679
20680
20681
20682
20683
20684
20685
20686
20687
20688
20689
20690
20691
20692
20693
20694
20695
20696
20697
20698
20699
20700
20701
20702
20703
20704
20705
20706
20707
20708
20709
20710
20711
20712
20713
20714
20715
20716
20717
20718
20719
20720
20721
20722
20723
20724
20725
20726
20727
20728
20729
20730
20731
20732
20733
20734
20735
20736
20737
20738
20739
20740
20741
20742
20743
20744
20745
20746
20747
20748
20749
20750
20751
20752
20753
20754
20755
20756
20757
20758
20759
20760
20761
20762
20763
20764
20765
20766
20767
20768
20769
20770
20771
20772
20773
20774
20775
20776
20777
20778
20779
20780
20781
20782
20783
20784
20785
20786
20787
20788
20789
20790
20791
20792
20793
20794
20795
20796
20797
20798
20799
20800
20801
20802
20803
20804
20805
20806
20807
20808
20809
20810
20811
20812
20813
20814
20815
20816
20817
20818
20819
20820
20821
20822
20823
20824
20825
20826
20827
20828
20829
20830
20831
20832
20833
20834
20835
20836
20837
20838
20839
20840
20841
20842
20843
20844
20845
20846
20847
20848
20849
20850
20851
20852
20853
20854
20855
20856
20857
20858
20859
20860
20861
20862
20863
20864
20865
20866
20867
20868
20869
20870
20871
20872
20873
20874
20875
20876
20877
20878
20879
20880
20881
20882
20883
20884
20885
20886
20887
20888
20889
20890
20891
20892
20893
20894
20895
20896
20897
20898
20899
20900
20901
20902
20903
20904
20905
20906
20907
20908
20909
20910
20911
20912
20913
20914
20915
20916
20917
20918
20919
20920
20921
20922
20923
20924
20925
20926
20927
20928
20929
20930
20931
20932
20933
20934
20935
20936
20937
20938
20939
20940
20941
20942
20943
20944
20945
20946
20947
20948
20949
20950
20951
20952
20953
20954
20955
20956
20957
20958
20959
20960
20961
20962
20963
20964
20965
20966
20967
20968
20969
20970
20971
20972
20973
20974
20975
20976
20977
20978
20979
20980
20981
20982
20983
20984
20985
20986
20987
20988
20989
20990
20991
20992
20993
20994
20995
20996
20997
20998
20999
21000

```



```

12128      CHOKI
12228      STEP=L1STB(COUNT)
12328      PAREN=
12428      LISTB(COUNT)_BTERM+
12528      UPTAB2)
12628
12728      END
12828      FOR K=1 STEP 1 UNTIL COUNT DO
12928        BEGIN NMULT(K)=0
13028        BEGIN NMULT(K)=0
13128        FOR J=NFI STEP 1 UNTIL L DO
13228          IF (BUF(J) FOR I) M="2") OR (BUF(J) FOR I) M="1")
13328            THEN NMULT(K)=NMULT(K)+1
13428        END
13528      FOR I=1 STEP 1 UNTIL COUNT=1 DO
13628        BEGIN J=I
13728        WHILE (J LEQ COUNT=1) DO
13828          BEGIN IF (NMULT(J) LEQ NMULT(J+1)) THEN
13928            BEGIN LISTB(J) SWAP LISTB(J+1)
14028            END
14128            NMULT(J) SWAP NMULT(J+1)
14228          END
14328          J=J+1
14428        END
14528      END
14628      END "INLIST"
14728
14828      PROCEDURE CHECK
14928      COMMENT ***** TO DETERMINE IF X OR X' SHOULD BE TAKEN *****
15028      BEGIN "X"
15128      INTEGER I
15228      NMULT=0
15328      BUF=L1STB(COUNT)
15428      PH1(K)=0
15528      FOR M=2 STEP 1 UNTIL L DO
15628        PH1(K)=PH1(K)+M
15728      FOR M=NFI STEP 1 UNTIL L DO
15828        BEGIN IF (BUF(M) FOR I) M="2") THEN
15928          BEGIN NMULT=0
16028          TEMP=BUF(I)
16128          INTERM=
16228          UNION
16328          IF (NOT COVER) THEN
16428            LISTB(COUNT)=LISTB(COUNT)+1 FOR M1=1:M2*
16528            +LISTB(COUNT)+M1+1 FOR L=M1
16628          ELSE LISTB(COUNT)=LISTB(COUNT)+1 FOR M1=1:M3*
16728            +LISTB(COUNT)+M1+1 FOR L=M1)
16828        END
16928      END
17028      PH1(K)=BUF2)
17128      END "CHECK"
17228
17328      PROCEDURE PAREN
17428      COMMENT ***** TO DETERMINE WHICH VARIABLE CAN BE PARENTHESIZED *****
17528      BEGIN "PAREN"
17628      INTEGER J
17728      STEP=BTERM+
17828      UPTAB2)
17928      FOR J=NFI STEP 1 UNTIL L DO
18028        IF (BTERM(J) FOR I) M="2") THEN
18128          STEP_BTERM(I) FOR J=1:M2)+BTERM(J+1) FOR L=J)
18228        END

```



```

24120 TEMPX(TEMP)
24220 NFIN(0)
24320 FOR J1 STEP 1 UNTIL COUNT DO
24420   BEGIN TEMP(TEMP)
24520   FOR J11 STEP 1 UNTIL NF DO
24620     IF (TEMP(J1) FOR I1 = '1') AND (LISTR1(J1) FOR I1 NEG '0') THEN
24720       BEGIN FLAG=TRUE
24820         FOR J2-NF+1 STEP 1 UNTIL L DO
24920           BEGIN IF (LISTR1(J1) FOR I1 = TEMP(J2) FOR I1)
25020             OR (LISTR1(J1) FOR I1 = '0')
25120             OR (LISTR1(J1) FOR I1 = '2')
25220             OR (LISTR1(J1) FOR I1 = '3') THEN CONTINUE
25320           ELSE IF (TEMP(J2) FOR I1 = '0')
25420             THEN TEMP(TEMP) FOR J2=LISTR1(J1) FOR I1
25520             ELSE BEGIN FLAG=FALSE
25620             J2=L+1
25720           END
25820         END
25920       IF FLAG THEN BEGIN NFIN=NFIN+1
26020       INTERB=I
26120     END
26220   END
26320 END
26420 NUNION=NFIN
26520 END "INTERB"
26620
26720
26820
26920
27020
27120
27220
27320
27420
27520
27620
27720
27820
27920
28020
28120
28220
28320
28420
28520
28620
28720
28820
28920
29020
29120
29220
29320
29420
29520
29620
29720
29820
29920
30020

```

```

36100 PROCEDURE TAUTOLOGY;
36101 COMMENT *** DECIDE IF A LIST OF PRODUCT TERMS HAVE A SUM OF LOGICAL 1 ***;
36102 BEGIN "TAUTOLOGY";
36103 INTEGER LASTP,I,J,M;
36104 STRING TESTC;
36105 BOOLEAN F1;
36106 TESTC:="";
36107 F1:=F;
36108 FOR J:=2 STEP 1 UNTIL NPTR2 DO
36109   TESTC:=TESTC&"*";
36110   I:=J;
36111   LASTP:=I;
36112   BEGIN LABEL LOOP2,LOOP3;
36113   LOOP2: J:=J+1;
36114   LOOP3: IF (UTEM(I)(J) FOR I) = "*"
36115     OR (UTEM(I)(I) FOR I) = "*"
36116     OR (UTEM(I)(J) FOR I) = "*"
36117     OR (TESTC(I) FOR I) = UTEM(I)(J) THEN
36118     BEGIN COVER:=TRUE;
36119     J:=J+1;
36120     IF (J) LEQ NPTR2 THEN GO TO LOOP3;
36121   ELSE BEGIN COVER:=FALSE;
36122     I:=I+1;
36123     IF (I) LEQ NPTR2 THEN GO TO LOOP2;
36124     ELSE IF (LASTP=NPTR2) THEN
36125     BEGIN LASTP:=LASTP+1;
36126     TESTC:=TESTC(I) FOR LASTP-1;
36127     TESTC:=TESTC(I) FOR NPTR2-LASTP;
36128     I:=I;
36129     GO TO LOOP2;
36130   END;
36131 END;
36132 IF COVER THEN
36133 BEGIN IF (TESTC(LASTP FOR I) NEQ "1") THEN
36134   BEGIN TESTC:=TESTC(I) FOR LASTP-1;
36135   I:=I;
36136   GO TO LOOP2;
36137 END;
36138 ELSE WHILE F1 DO BEGIN IF (LASTP = 1) THEN F1:=FALSE;
36139   TESTC:=TESTC(I) FOR LASTP-1;
36140   LASTP:=LASTP-1;
36141   IF (TESTC(LASTP FOR I) = "0") THEN
36142   BEGIN TESTC:=TESTC(I) FOR LASTP-1;
36143   TESTC:=TESTC(LASTP+1 FOR NPTR2-LASTP);
36144   I:=I;
36145   GO TO LOOP2;
36146 END;
36147 END;
36148 END;
36149 ELSE BEGIN FOR I:=1 STEP 1 UNTIL NPTR2 DO
36150   BEGIN M:=PTR2(I);
36151   TEMPR:=TEMPX(I) FOR M-1;
36152   STEPR:=TEMPX(M) FOR L-M;
36153 END;
36154 END;
36155 END;
36156 END "TAUTOLOGY";
36157
36158
36159
36160

```

```

36128 PROCEDURE UPTAB2;
36129 COMMENT *** UPDATE THE TABLE OF USEFULNESS ***;
36130 BEGIN UPTAB;
36131 INTEGER K2,K3,K4,K5;
36132 BOOLEAN F1,F1F2;
36133 BUF1,L1STBCOUNT;
36134 FOR K2 NEXT STEP 1 UNTIL L DO
36135   IF (M1[K2] FOR 1) = "2") THEN
36136     M1[K2] FOR K2=11&"RUF1(K2+1 FOR L=K2)
36137   ELSE IF (BUF1[K2] FOR 1) = "3") THEN
36138     BUF1[K2] FOR K2=11&"RUF1(K2+1 FOR L=K2);
36139   FOR K3 NEXT STEP 1 UNTIL NPT DO
36140     BEGIN IF (BUF1[K3] FOR 1) NEG "1") THEN
36141       BEGIN F1:=FALSE;
36142         FOR K4 NEXT STEP 1 UNTIL L DO
36143           IF (BUF1[K4] FOR 1) = "2") THEN
36144             BEGIN F1:=TRUE;
36145               END;
36146           END;
36147         END;
36148       END;
36149     END;
36150   END;
36151   COMMENT *** IF THERE ARE "" IN THE TEMP, USE INTERF ***
36152   ZERO ALL THE OTHER OUTPUT FUNCTIONS EXCEPT THE ONE
36153   THAT IS TO BE TESTED ;
36154   IF (F1) THEN
36155     BEGIN TEMP_BUF1;
36156     FOR K2 NEXT STEP 1 UNTIL NPT DO
36157       IF (K2 NEG K3) THEN TEMP_BUF1 FOR K2=11&"R"
36158         &TEMP_BUF1[K2+1 FOR L=K2];
36159       ELSE TEMP_BUF1 FOR K2=11&"1"
36160         &TEMP_BUF1[K2+1 FOR L=K2];
36161     END;
36162   INTERF;
36163   UNION;
36164   IF (COVER) THEN LISTBCOUNT:=LISTBCOUNT;L FOR K3=11&"7"
36165     &LISTBCOUNT;[K3+1 FOR L=K3];
36166   END;
36167 ELSE BEGIN F1:=FALSE;
36168   FOR K4 NEXT STEP 1 UNTIL NPT DO
36169     IF (PHI[K4] FOR 1) = "1") THEN
36170       BEGIN F1:=TRUE;
36171         END;
36172     END;
36173   FOR K5 NEXT STEP 1 UNTIL L DO
36174     IF (BUF1[K5] FOR 1) NEG "1") THEN BEGIN F1:=FALSE;
36175       AND (PHI[K5] FOR 1) NEG "1") THEN BEGIN F1:=FALSE;
36176         K5:=L+1;
36177       END;
36178     END;
36179   IF F1 THEN BEGIN K3:=NPT+1;
36180     LISTBCOUNT:=LISTBCOUNT;L FOR K3=11&"7"
36181     &LISTBCOUNT;[K3+1 FOR L=K3];
36182   END;
36183 END;
36184 END UPTAB;
36185
36186 PROCEDURE RECU;
36187 COMMENT *** DELETE ALL THE GATES THAT ARE REDUNDANT *** ;
36188

```



```

43120 BEGIN "REDUN"
43122 INTEGER I,J,K
43124 REDNF:=FALSE
43126 FOR I:=COUNT STEP -1 UNTIL 1 DO
43128 BEGIN
43130 BUFFER:=LISTH(I);
43132 LISTB(I):="";
43134 FOR K:=1 STEP 1 UNTIL NPT DO
43136 FOR J:=1 STEP 1 UNTIL NP DO
43138 IF (BUFFER(I) FOR 11 NEG "B") AND (PHI(K)(J) FOR 11 "1") THEN
43140 BEGIN TEMP:=PHI(K);
43142 INTER:=
43144 UNION;
43146 IF (NOT COVER) THEN BEGIN K:=NPT+1;
43148 LISTB(I):=BUFFER;
43150 END;
43152 J:=J+1;
43154 END;
43156 IF (COVER) THEN BEGIN FOR J:=1 STEP 1 UNTIL COUNT:=1 DO
43158 LISTB(J):=LISTB(J+1);
43160 COUNT:=COUNT-1;
43162 REDNF:=TRUE;
43164 END;
43166 END;
43168 END "REDUN";
43170
43172
43174
43176
43178
43180
43182
43184
43186
43188
43190
43192
43194
43196
43198
43200
43202
43204
43206
43208
43210
43212
43214
43216
43218
43220
43222
43224
43226
43228
43230
43232
43234
43236
43238
43240
43242
43244
43246
43248
43250
43252
43254
43256
43258
43260
43262
43264
43266
43268
43270
43272
43274
43276
43278
43280
43282
43284
43286
43288
43290
43292
43294
43296
43298
43300
43302
43304
43306
43308
43310
43312
43314
43316
43318
43320
43322
43324
43326
43328
43330
43332
43334
43336
43338
43340
43342
43344
43346
43348
43350
43352
43354
43356
43358
43360
43362
43364
43366
43368
43370
43372
43374
43376
43378
43380
43382
43384
43386
43388
43390
43392
43394
43396
43398
43400
43402
43404
43406
43408
43410
43412
43414
43416
43418
43420
43422
43424
43426
43428
43430
43432
43434
43436
43438
43440
43442
43444
43446
43448
43450
43452
43454
43456
43458
43460
43462
43464
43466
43468
43470
43472
43474
43476
43478
43480
43482
43484
43486
43488
43490
43492
43494
43496
43498
43500
43502
43504
43506
43508
43510
43512
43514
43516
43518
43520
43522
43524
43526
43528
43530
43532
43534
43536
43538
43540
43542
43544
43546
43548
43550
43552
43554
43556
43558
43560
43562
43564
43566
43568
43570
43572
43574
43576
43578
43580
43582
43584
43586
43588
43590
43592
43594
43596
43598
43600
43602
43604
43606
43608
43610
43612
43614
43616
43618
43620
43622
43624
43626
43628
43630
43632
43634
43636
43638
43640
43642
43644
43646
43648
43650
43652
43654
43656
43658
43660
43662
43664
43666
43668
43670
43672
43674
43676
43678
43680
43682
43684
43686
43688
43690
43692
43694
43696
43698
43700
43702
43704
43706
43708
43710
43712
43714
43716
43718
43720
43722
43724
43726
43728
43730
43732
43734
43736
43738
43740
43742
43744
43746
43748
43750
43752
43754
43756
43758
43760
43762
43764
43766
43768
43770
43772
43774
43776
43778
43780
43782
43784
43786
43788
43790
43792
43794
43796
43798
43800

```

```

5122 BEGIN UPX(INPT(I),BUF)
5123 INPT(I) INPT(I) FOR J=1 TO N*INPT(I) (J+1 FOR L=3)
5124 I INPTX(I)
5125 END
5126 IF NOT FLAG THEN BEGIN NPTX(NPTX+1)
5127 INPT(NPTX),BUF
5128 END
5129 ELSE FLAG,TRUE)
5130 END
5131 COMMENT END OF INPUT, BEGIN SORTING *** I
5132 SORT
5133 COMMENT OUTPUT THE SORTED PRODUCT TERMS)
5134 PUT THE SORTED PRODUCT TERMS ARE)
5135 CUTCH=24) * N*(15*12))
5136 FOR J=1 STEP 1 UNTIL NPTX DO
5137 CUTCH=24) * INPT(I)*12)
5138 PUT CUTCH)
5139 CUTCH=24) * (PRR BOUND IS) *80UF*(15*12)
5140 CUTCH=24) * (UPPER BOUND IS) *80UF*(15*12)
5141 CLOSE(CUTCH)
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500

```

```

54122 FOR J=1 STEP 1 UNTIL NF DO
54123   IF (RUF1(J) FOR I) NEQ "0" AND (BUFFER(J) FOR I) NEQ "*"
54124   THEN BEGIN FLAG:=TRUE;
54125     J:=J+1;
54126   END;
54127   IF (FLAG) THEN LISTR(I),RUF1
54128   ELSE LISTR(I),BUFFER;
54129 END;
54302
54303 B K L ** THE LIST OBTAINED AT THE END OF PHASE I **
54304 CUTS ** (THE LIST OBTAINED AT THE END OF PHASE I IS I * 156 * 12) **
54305 OUT(CH,12,B,K,L,156,12);
54306 FOR K=1 STEP 1 UNTIL COUNT DO
54307   BEGIN OUTSTR(LISTR(K),156,12);
54308   OUT(CH,1,LISTR(K),156,12);
54309   END;
54310 UROUND COUNT;
54311 FOR I=COUNT DOWN TO 1
54312   DO I:=I-1;
54313   OUT(CH,1,THE LOWER BOUND IS I * RUF1,156,12);
54314   OUTSTR(1,THE LOWER BOUND IS I * BUFFER,156,12);
54315 COMMENT *** END OF PHASE I ***;
54316
54317 COMMENT *** BEGIN BRANCH-AND-BOUND SEARCH OF OPTIMAL SOLUTION ***;
54318 GATCON:=COUNT;
54319 L:=0;
54320 FOR I=1 STEP 1 UNTIL COUNT DO
54321   STACK:=LISTR(I);
54322   ALONE:=FALSE;
54323   BACK:=FALSE;
54324   UROUND COUNT;
54325   TRAGE:=1;
54326   BEGIN
54327     IF (NOT BACK) THEN
54328       BEGIN
54329         FOR I=1 STEP 1 UNTIL GATCON(STAGE) DO
54330           BEGIN FOR J=1 STEP 1 UNTIL L DO
54331             IF (STACK(STAGE),I) FOR I) NEQ "0"
54332             OR (STACK(STAGE),I) FOR I) NEQ "*"
54333             THEN BEGIN
54334               STACK(STAGE+1),STACK(STAGE),I) FOR J=1) NEQ "*"
54335               ASTACK(STAGE),I) (J+1) FOR L=J);
54336             IF (STACK(STAGE),I) (J+1) FOR L=J);
54337             THEN STACK(STAGE),I) STACK(STAGE),I) FOR J=1) NEQ "*"
54338             ASTACK(STAGE),I) (J+1) FOR L=J);
54339             ELSE STACK(STAGE),I) STACK(STAGE),I) (J) FOR J=1) NEQ "*"
54340             ASTACK(STAGE),I) (J+1) FOR L=J);
54341           END;
54342         FOR K=1 STEP 1 UNTIL GATCON(STAGE) DO
54343           IF (K NEQ I) THEN STACK(STAGE+1),K) STACK(STAGE),K);
54344         NN:=I;
54345         I:=GATCON(STAGE)+1;
54346         J:=I+1;
54347         ALONE:=FALSE;
54348       END;
54349     END;
54350
54351
54352
54353
54354
54355
54356
54357
54358
54359
54360
54361
54362
54363
54364
54365
54366
54367
54368
54369
54370
54371
54372
54373
54374
54375
54376
54377
54378
54379
54380
54381
54382
54383
54384
54385
54386
54387
54388
54389
54390
54391
54392
54393
54394
54395
54396
54397
54398
54399
54400
54401
54402
54403
54404
54405
54406
54407
54408
54409
54410
54411
54412
54413
54414
54415
54416
54417
54418
54419
54420
54421
54422
54423
54424
54425
54426
54427
54428
54429
54430
54431
54432
54433
54434
54435
54436
54437
54438
54439
54440
54441
54442
54443
54444
54445
54446
54447
54448
54449
54450
54451
54452
54453
54454
54455
54456
54457
54458
54459
54460
54461
54462
54463
54464
54465
54466
54467
54468
54469
54470
54471
54472
54473
54474
54475
54476
54477
54478
54479
54480
54481
54482
54483
54484
54485
54486
54487
54488
54489
54490
54491
54492
54493
54494
54495
54496
54497
54498
54499
54500
54501
54502
54503
54504
54505
54506
54507
54508
54509
54510
54511
54512
54513
54514
54515
54516
54517
54518
54519
54520
54521
54522
54523
54524
54525
54526
54527
54528
54529
54530
54531
54532
54533
54534
54535
54536
54537
54538
54539
54540
54541
54542
54543
54544
54545
54546
54547
54548
54549
54550
54551
54552
54553
54554
54555
54556
54557
54558
54559
54560
54561
54562
54563
54564
54565
54566
54567
54568
54569
54570
54571
54572
54573
54574
54575
54576
54577
54578
54579
54580
54581
54582
54583
54584
54585
54586
54587
54588
54589
54590
54591
54592
54593
54594
54595
54596
54597
54598
54599
54600
54601
54602
54603
54604
54605
54606
54607
54608
54609
54610
54611
54612
54613
54614
54615
54616
54617
54618
54619
54620
54621
54622
54623
54624
54625
54626
54627
54628
54629
54630
54631
54632
54633
54634
54635
54636
54637
54638
54639
54640
54641
54642
54643
54644
54645
54646
54647
54648
54649
54650
54651
54652
54653
54654
54655
54656
54657
54658
54659
54660
54661
54662
54663
54664
54665
54666
54667
54668
54669
54670
54671
54672
54673
54674
54675
54676
54677
54678
54679
54680
54681
54682
54683
54684
54685
54686
54687
54688
54689
54690
54691
54692
54693
54694
54695
54696
54697
54698
54699
54700
54701
54702
54703
54704
54705
54706
54707
54708
54709
54710
54711
54712
54713
54714
54715
54716
54717
54718
54719
54720
54721
54722
54723
54724
54725
54726
54727
54728
54729
54730
54731
54732
54733
54734
54735
54736
54737
54738
54739
54740
54741
54742
54743
54744
54745
54746
54747
54748
54749
54750
54751
54752
54753
54754
54755
54756
54757
54758
54759
54760
54761
54762
54763
54764
54765
54766
54767
54768
54769
54770
54771
54772
54773
54774
54775
54776
54777
54778
54779
54780
54781
54782
54783
54784
54785
54786
54787
54788
54789
54790
54791
54792
54793
54794
54795
54796
54797
54798
54799
54800
54801
54802
54803
54804
54805
54806
54807
54808
54809
54810
54811
54812
54813
54814
54815
54816
54817
54818
54819
54820
54821
54822
54823
54824
54825
54826
54827
54828
54829
54830
54831
54832
54833
54834
54835
54836
54837
54838
54839
54840
54841
54842
54843
54844
54845
54846
54847
54848
54849
54850
54851
54852
54853
54854
54855
54856
54857
54858
54859
54860
54861
54862
54863
54864
54865
54866
54867
54868
54869
54870
54871
54872
54873
54874
54875
54876
54877
54878
54879
54880
54881
54882
54883
54884
54885
54886
54887
54888
54889
54890
54891
54892
54893
54894
54895
54896
54897
54898
54899
54900
54901
54902
54903
54904
54905
54906
54907
54908
54909
54910
54911
54912
54913
54914
54915
54916
54917
54918
54919
54920
54921
54922
54923
54924
54925
54926
54927
54928
54929
54930
54931
54932
54933
54934
54935
54936
54937
54938
54939
54940
54941
54942
54943
54944
54945
54946
54947
54948
54949
54950
54951
54952
54953
54954
54955
54956
54957
54958
54959
54960
54961
54962
54963
54964
54965
54966
54967
54968
54969
54970
54971
54972
54973
54974
54975
54976
54977
54978
54979
54980
54981
54982
54983
54984
54985
54986
54987
54988
54989
54990
54991
54992
54993
54994
54995
54996
54997
54998
54999
55000

```

```

6100 ELSE ALDONE,TRUE)
6110 END)
6120 IF (ALDONE) THEN GO TO FINANSI
6130 GATCON(STAGE+1),GATCON(STAGE)
6140 BUFFER,CV5(STAGE)
6150 OUT (CHAN2,"STACK "BUFFERS" ISITR"ISM"12)
6160 OUTSTR ("STACK "BUFFERS" ISITR"ISM"12)
6170 J,0)
6180 MMS,GATCON(STAGE)
6190 WHILE (J.LEG.MMS) DO
6200 BEGIN FOR K=1 STEP 1 UNTIL 10 DO
6210 BEGIN J,J+1)
6220 IF (J.LEG.MMS) THEN OUT (CHAN2,STACK(STAGE,J)R" ")
6230 ELSE K,1)
6240 END)
6250 OUT (CHAN2,"ISE"12)
6260 END)
6270 STAGE,STAGE+1)
6280 COUNT,GATCON(STAGE)
6290 FOR I=1 STEP 1 UNTIL COUNT DO
6300 LISTB(I),STACK(STAGE,I)
6310
6320 COMMENT *** CHECK FOR THE CORRECTNESS OF THE (I)-VARIABLES OF THE
6330 TRANSFORMED TERM *** I
6340
6350 FOR I,NF+1 STEP 1 UNTIL L DO
6360 BEGIN TEMP,LISTB(IN)
6370 IF (TEMP(I) FOR I = "2") OR (TEMP(I) FOR I = "3")
6380 THEN BEGIN
6390 TEMP,TEMP(I) FOR I=1:1,"TEMP(I+1) FOR L=I)
6400 FOR J,NF+1 STEP 1 UNTIL L DO
6410 IF (J.NEG I) AND (TEMP(J) FOR I = "2")
6420 THEN TEMP,TEMP(I) FOR J=1:1,"TEMP(J+1) FOR L=J)
6430 ELSE IF (J.NEG I) AND (TEMP(J) FOR I = "3")
6440 THEN TEMP,TEMP(I) FOR J=1:1,"TEMP(J+1) FOR L=J)
6450
6460 INTERFI
6470 UNION)
6480 IF (NOT COVER) THEN
6490 BEGIN IF (LISTB(IN) I FOR I="2")
6500 THEN LISTB(IN),LISTB(IN) I FOR I=1:1,"LISTB(IN) I+1 FOR L=I)
6510 ELSE IF (LISTB(IN) I FOR I = "3")
6520 THEN LISTB(IN),LISTB(IN) I FOR I=1:1,"LISTB(IN) I+1 FOR L=I)
6530 END)
6540 END)
6550
6560 COMMENT *** UPDATE THE TABLE OF USEFULNESS FOR THE TRANSFORMED TERM *** I
6570 BUF3,LISTB(IN)
6580 FOR I=1 STEP 1 UNTIL NF DO
6590 IF (LISTB(IN) I FOR I = "1")
6600 THEN LISTB(IN),LISTB(IN) I FOR I=1:1,"LISTB(IN) I+1 FOR L=I)
6610 COUNT,INI
6620 UPTRAB)
6630 COUNT,ANI)
6640
6650 COMMENT *** IF THE TRANSFORMED TERM IS USEFUL FOR ONLY ONE OUTPUT FUNCTION
6660 THEN LET IT COVER AS MANY INTERMS AS POSSIBLE *** I

```

```

66128 NUMB2/
66129 FOR I=1 STEP 1 UNTIL NF DO
66130 IF (LISTB(INN)) FOR I NEG "8") THEN NUMB_NUMB*1/
66131 IF (NUMB * 1) THEN
66132 BEGIN BUF*LISTB(INN)/
66133 FOR K,NF-1 STEP 1 UNTIL L DO
66134 IF (BUFFER[K FOR I] = "3") OR (BUFFER[K FOR I] = "5")
66135 THEN BUFFER_BUFFER[I FOR K+1] := "4" BUFFER[K+1 FOR L+1]
66136 TEMP_BUFFER/
66137 INTERF/
66138 UNION/
66139 END/
66140 IF (COVER) THEN LISTB(INN)_BUFFER/
66141 END/
66142 END "NOT BACK=TRACK"
66143
66144 COMMENT *** BACK=TRACKING *** /
66145 ELSE BEGIN STAGE_STAGE=1/
66146 OUT (CH=2,"BACK=TRACKING"&158,"12")/
66147 OUT STR ("BACK=TRACKING"&158,"12")/
66148 IF (STAGE LEQ 0) OR (LBOUND = UBOUND) THEN BEGIN ANSGOOD_TRUE/
66149 GO TO FINANS/
66150 END/
66151
66152 WHILE (GATCON(STAGE) GEQ UBOUND) DO
66153 BEGIN OUT (CH=2,"BACK=TRACKING: GATCON(STAGE) GEQ UBOUND"&158,"12")/
66154 OUT STR ("BACK=TRACKING: GATCON(STAGE) GEQ UBOUND"&158,"12")/
66155 IF (STAGE LEQ 1) THEN BEGIN ANSGOOD_TRUE/
66156 GO TO FINANS/
66157 END/
66158
66159 STAGE_STAGE=1/
66160 END/
66161
66162 COUNT_GATCON(STAGE)/
66163 FOR I=1 STEP 1 UNTIL COUNT DO
66164 BEGIN FOR J,NF-1 STEP 1 UNTIL L DO
66165 IF (STACK(STAGE,I) FOR I) = "X"/
66166 OR (STACK(STAGE,I) FOR I) = "Y"/
66167 THEN BEGIN IF (STACK(STAGE,I) FOR I) = "X"/
66168 THEN STACK(STAGE,I)_STACK(STAGE,I) (I FOR J-1) & "2"
66169 ELSE STACK(STAGE,I)_STACK(STAGE,I) (I FOR J-1) & "1"
66170 ANI/
66171 BUF*_LISTB(INN)/
66172 J+1/
66173 I_COUNT+1/
66174 END/
66175 END/
66176 FOR I=1 STEP 1 UNTIL COUNT DO
66177 LISTB(I)_STACK(STAGE,I)/
66178 END/
66179
66180 COMMENT *** FIND NEW GATES AND CHECK REDUNDANCY *** /
66181 COMMENT *** CHECK FOR BOTH FORWARD BRANCHING AND BACK=TRACKING *** /
66182 FOR K,1 STEP 1 UNTIL NPT DO
66183 FOR I,1 STEP 1 UNTIL NF DO
66184 IF (GAT(I) FOR I) NEG "0") AND (PHI(K) (I FOR I) = "1") THEN
66185 BEGIN TEMP_PHI(K)/

```

```

72100 INTERP/
72101 UNCN/
72102 IF (NOT COVER) THEN BEGIN COUNT_COUNT+1/
72103 LISTB(COUNT)_NEWGAT/
72104 CHOK/
72105 BTERM_LISTB(COUNT)/
72106 PARENT/
72107 LISTB(COUNT)_BTERMS/
72108 UPTAB2/
72109 END/
72110 I_NF+1/
72111 END/
72112 IF (COUNT_GEQ_UPPERBOUND) THEN BACKT_TRUE/
72113 ELSE BEGIN BACKT_FALSE/
72114 GATCON(STAGE)_COUNT/
72115 FOR I=1 STEP 1 UNTIL COUNT DO
72116 STACK(STAGE,I)_LISTB(I)/
72117 END/
72118 END "BRANCHING"/
72119 F1HANSI IF (ANSGOOD) THEN BEGIN OUT (CHAN2,"THE OPTIMAL REALIZATION IS:"&I5&"12)/
72120 FOR I=1 STEP 1 UNTIL UPPERBOUND DO
72121 OUT(CHAN2,ANS(I)&"15&"12)/
72122 ELSE BEGIN PDUNT/
72123 END
72124 BEGIN IF (COUNT_LEQ_UPPERBOUND) THEN
72125 BEGIN UPPERBOUND_COUNT/
72126 BUFFER_CVS(UPPERBOUND)/
72127 OUT (CHAN2,"THE UPPER BOUND IS NOW: "&BUFFER_C15&"12)/
72128 OUTSTR ("THE UPPER BOUND IS NOW: "&BUFFER_C15&"12)/
72129 OUT (CHAN2,"AN IMPROVED SOLUTION IS:"&I5&"12)/
72130 OUTSTR ("AN IMPROVED SOLUTION IS:"&I5&"12)/
72131 FOR I=1 STEP 1 UNTIL COUNT DO
72132 BEGIN OUT (CHAN2,_LISTB(I)&"15&"12)/
72133 OUTSTR (_LISTB(I)&"15&"12)/
72134 ANS(I)=_LISTB(I)/
72135 END/
72136 END/
72137 BACKT_TRUE/
72138 ALDONE_FALSE/
72139 GO TO TRYAG/
72140 END/
72141 CLOSE (CHAN2)/
72142 END "MINI"/

```

Appendix B

Test problem specifications

and solutions


```

00100  EXAMPLE 1 : 7 SEGMENT DECODER
00200                4 INPUT VARIABLES
00300                7 OUTPUT VARIABLES
00400
00500
00600  THE SORTED PRODUCT TERMS ARE :
00700  00000100100
00800  00001000101
00900  00000100111
01000  001000001-1
01100  0011100001-
01200  10000000-00
01300  1011000100-
01400  1001000010-
01500  100000001-0
01600  0110100-000
01700  01011000-10
01800  00000010--1
01900  000000101--
02000  000001000--
02100  0000011-00-
02200  THE UPPER BOUND IS: 15
02300
02400
02500  THE OPTIMAL REALIZATION IS:
02600  0071770001-
02700  100700701-0
02800  7077077100-
02900  1770777-000
03000  01077000-10
03100  00100770-11
03200  70771070101
03300  70000170-00
03400  0000017-00-

```

00100 EXAMPLE 2 : FAST SHIFTER
 00200 13 input variables
 00300 8 output variables
 00400
 00500

00600 THE SORTED PRODUCT TERMS ARE:
 00700 001000001101110000000
 00800 00000010111110000000
 00900 00000010-101000001000
 01000 00000010-100100000100
 01100 00000001-111001000000
 01200 00000010-000100000001
 01300 00000100-110110000000
 01400 00000100-110001000000
 01500 00000100-101100100000
 01600 00000100-101000010000
 01700 00000100-100100001000
 01800 00000001-110100100000
 01900 00000100-000100000010
 02000 00000100-001000000001
 02100 000011001111-10000000
 02200 00001000-110010000000
 02300 00001000-101101000000
 02400 00001000-101000100000
 02500 00001000-100100010000
 02600 00000001-110000010000
 02700 00001000-000100000100
 02800 00001000-001000000010
 02900 00001000-001100000001
 03000 00001000111-110000000
 03100 00010000-101110000000
 03200 00010000-101001000000
 03300 00010000-100100100000
 03400 00000001-101100001000
 03500 00010000-000100001000
 03600 00010000-001000000100
 03700 00010000-001100000010
 03800 00010000-010000000001
 03900 00000001-101000000100
 04000 00100000-101010000000
 04100 00100000-100101000000
 04200 00000001-100100000010
 04300 00100000-000100010000
 04400 00100000-001000001000
 04500 00100000-001100000100
 04600 00100000-010000000010
 04700 00100000-010100000001
 04800 01000000-100110000000
 04900 00000001-111110000000
 05000 01000000-000100100000
 05100 01000000-001000010000
 05200 01000000-001100001000
 05300 01000000-010000000100
 05400 01000000-010100000010

```

05500 01000000-011000000001
05600 00000010-111010000000
05700 00000010-110101000000
05800 10000000-000101000000
05900 10000000-001000100000
06000 10000000-001100010000
06100 10000000-010000001000
06200 10000000-010100000100
06300 10000000-011000000010
06400 10000000-011100000001
06500 00000010-110000100000
06600 00000010-101100010000
06700 00000001--00000000001
06800 00000010--00000000010
06900 00000100--00000000100
07000 00001000--00000001000
07100 00010000--00000010000
07200 01110000111--10000000
07300 00100000--00000100000
07400 01000000--00001000000
07500 0100000011-1-10000000
07600 10000000--00010000000
07700 100000001---10000000
07800 THE UPPER BOUND IS: 71
07900
08000 THE OPTIMAL REALIZATION IS:
08100 00000010-110000100000
08200 00000010-101100010000
08300 00000010-101000001000
08400 00000010-100100000100
08500 00000001-111001000000
08600 00000010-000100000001
08700 777777101111-10000000
08800 00000100-110110000000
08900 00000100-110001000000
09000 00000100-101100100000
09100 00000100-101000010000
09200 00000100-100100001000
09300 00000001-110100100000
09400 00000100-000100000010
09500 00000100-001000000001
09600 00001000-110010000000
09700 00001000-101101000000
09800 00001000-101000100000
09900 00001000-100100010000
10000 00000001-110000010000
10100 00001000-000100000100

```

1020	00001000-001000000010
10300	00001000-001100000001
10400	00000001-101100001000
10500	00010000-101110000000
10600	00010000-101001000000
10700	00010000-100100100000
10800	00000001-101000000100
10900	00010000-000100001000
11000	00010000-001000000100
11100	00010000-001100000010
11200	00010000-010000000001
11300	00100000-101010000000
11400	00100000-100101000000
11500	00000001-100100000010
11600	00100000-000100010000
11700	00100000-001000001000
11800	00100000-001100000100
11900	00100000-010000000010
12000	00100000-010100000001
12100	00000001-111110000000
12200	01000000-100110000000
12300	00000010-111010000000
12400	01000000-000100100000
12500	01000000-001000010000
12600	01000000-001100001000
12700	01000000-010000000100
12800	01000000-010100000010
12900	01000000-011000000001
13000	00000010-110101000000
13100	10000000-000101000000
13200	10000000-001000100000
13300	10000000-001100010000
13400	10000000-010000001000
13500	10000000-010100000100
13600	10000000-011000000010
13700	10000000-011100000001
13800	7710000011-1-10000000
13900	01000000--000010000000
14000	10000000--000100000000
14100	00000001--000000000001
14200	00000010--000000000100
14300	00000100--000000001000
14400	00001000--000000001000
14500	77771000111--10000000
14600	00010000--000000010000
14700	00100000--000000100000
14800	100000001----10000000
14900	TOTAL OF 68 gates

00100 EXAMPLE 3 : 2 DIGIT BCD TO BINARY DECODER
 00200 8 INPUT VARIABLES
 00300 7 OUTPUT FUNCTIONS
 00400
 00500

00600 THE SORTED PRODUCT TERMS ARE:

00700 00001100111000-
 00800 00000100111010-
 00900 00011100111100-
 01000 00000101000001-
 01100 00000101000011-
 01200 00000101001000-
 01300 00111101001010-
 01400 01000101001100-
 01500 00000100000001-
 01600 00001000001001-
 01700 00000100000011-
 01800 00011000010100-
 01900 00001000011011-
 02000 00000100001000-
 02100 000110000101001-
 02200 00011100001010-
 02300 10001000110100-
 02400 00001000111011-
 02500 00100100001100-
 02600 00001001001001-
 02700 00010000000100-
 02800 00000100010001-
 02900 00000100010011-
 03000 00111100011000-
 03100 00010000111001-
 03200 00000100011010-
 03300 00010001000100-
 03400 01001100011100-
 03500 00100000001011-
 03600 00000100100001-
 03700 00100000100100-
 03800 00000100100011-
 03900 00000100101000-
 04000 01000000011001-
 04100 00011100101010-
 04200 00000100101100-
 04300 01000001001011-
 04400 00000100110001-
 04500 00000100110011-

```

04600 0001000011101--
04700 0011000100100--
04800 0000100000001--
04900 0000100001000--
05000 0001100010001--
05100 0100000001101--
05200 0111100011000--
05300 1000000011001--
05400 0000100100001--
05500 0001000000100--
05600 0001000001001--
05700 0001000010000--
05800 10100001000----
05900 01000000100----
06000 10000000111----
06100 10000001001----
06200 00100000010----
06300 01100000101----
06400 0000001-----1
06500 THE UPPER BOUND IS: 58
06600
06700
06800 THE UPPER BOUND IS NOW : 40
06900 AN IMPROVED SOLUTION IS:
07000 77000701001100-
07100 07007700011100-
07200 77000001001011-
07300 010000000110-1-
07400 0100000001101--
07500 00700700-01100-
07600 00001000-11011-
07700 7000700011-100-
07800 0770000010-100-
07900 0077000001001--
08000 00100000-01011-
08100 1000000011-01--
08200 0007100-001001-
08300 0001000-000100-
08400 000100001--001-
08500 10000000111----
08600 00100000010----
08700 07100000101----
08800 070100001-000--
08900 7010000100-0-0-
09000 0100000010-----
09100 0000010-0000-1-
09200 0000100-00-010-
09300 00001000-1--00-
09400 0000001-----1
09500 00071000-01001-
09600 000100000-0100-

```

09700	7001000011101--
09800	0701700010-010-
09900	70100001000----
10000	1000000100-----
10100	7010000100-00--
10200	00000100--00-1-
10300	0000100-00001--
10400	00177700011000-
10500	00107000-1000--
10600	00000100--10-0-
10700	70077100111100-
10800	0007010-0010-0-
10900	0701700010001--

00100 EXAMPLE 4 : 3 BIT BINARY MULTIPLIER
00200 6 INPUT VARIABLES
00300 6 OUTPUT FUNCTIONS
00400
00500

00600 THE SORTED PRODUCT TERMS ARE :
00700 110001111111
00800 000001001001
00900 000010001010
01000 000011001011
01100 000100001100
01200 000101001101
01300 000110001110
01400 000111001111
01500 000010010001
01600 000100010010
01700 000110010011
01800 001000010100
01900 001100010110
02000 001100010110
02100 001110010111
02200 000011011001
02300 000110011010
02400 001001011011
02500 001100011100
02600 001111011101
02700 010010011110
02800 010101011111
02900 000100100001
03000 001000100010
03100 001100100011
03200 010000100100
03300 010100100101
03400 011000100110
03500 011100100111
03600 000101101001
03700 001010101010
03800 001111101011
03900 010100101100
04000 011001101101
04100 011110101110
04200 100011101111
04300 000110110001
04400 001100110010
04500 010010110011
04600 011000110100
04700 011110110101
04800 100100110110
04900 101010110111
05000 000111111001
05100 001110111010
05200 010101111011
05300 011100111100
05400 100011111101
05500 101010111110

05800 THE UPPER BOUND IS NOW : 33
05900 AN IMPROVED SOLUTION IS:
06000 000001--1--1
06100 000100--1100
06200 000010-1--01
06300 000100-1-010
06400 001000-1-100
06500 001007011011
06600 010007-11111
06700 0010001--010
06800 0100001--100
06900 1000071-1111
07000 01000011-011
07100 10000011-11-
07200 1000071111-1
07300 000010-01-1-
07400 0001070-11-1
07500 000010-10--1
07600 000100-10-10
07700 0100001-010-
07800 00100010-01-
07900 01000010-1-0
08000 000010--1-10
08100 001070-101-1
08200 01000001111-
08300 0001071-10-1
08400 000100010-1-
08500 0001001-0-01
08600 017007101101
08700 07100010011-
08800 000100-011-0
08900 00100001-10-
09000 0010701-1-10
09100 0010000101--
09200 000100100--1

00100 EXAMPLE 5 : HOLLERITH CODE TO ASCII (NO PARITY BIT)
 00200 12 INPUT VARIABLES
 00300 7 OUTPUT FUNCTIONS
 00400
 00500

00600 THE SORTED PRODUCT TERMS ARE:

00700 1011111001000010010
 00800 1111011101000000000
 00900 1111101011000000000
 01000 0100000000000000000
 01100 0100001100000000110
 01200 0100010000000000110
 01300 0100011000001000010
 01400 0100100010001000010
 01500 0100101001000100010
 01600 0100110100000000000
 01700 0100111000000010010
 01800 0101000100000010010
 01900 0101001010000010010
 02000 0101010010000100010
 02100 0101011100000001010
 02200 0101100001001000010
 02300 0101101010000000000
 02400 0101110100001000010
 02500 0101111001100000000
 02600 0110000001000000000
 02700 0110001000100000000
 02800 0110010000010000000
 02900 0110011000001000000
 03000 0110100000000100000
 03100 0110101000000010000
 03200 0110110000000001000
 03300 0110111000000000100
 03400 0111000000000000010
 03500 0111001000000000001
 03600 0111010000010000010
 03700 0111011010000001010
 03800 011100100000100010
 03900 0111101000000001010
 04000 0111110001000001010
 04100 0111111001000000110
 04200 1000000000000100010
 04300 1000001100100000000
 04400 1000010100010000000
 04500 1000011100001000000
 04600 1000100100000100000
 04700 1000101100000010000
 04800 1000110100000001000
 04900 1000111100000000100
 05000 1001000100000000010
 05100 1001001100000000001
 05200 1001010010100000000
 05300 1001011010010000000
 05400 1001100010001000000

```

05500 1001101010000100000
05600 1001110010000010000
05700 1001111010000001000
05800 1010000010000000100
05900 1010001010000000010
06000 1010010010000000001
06100 1010011001010000000
06200 1010100001001000000
06300 1010101001000100000
06400 1010110001000010000
06500 1010111001000001000
06600 1011000001000000100
06700 1011001001000000010
06800 1011010001000000001
06900 1011011100010000010
07000 1011100001010000010
07100 1011101010010000010
07200 1011110010000000110
07300 THE UPPER BOUND IS: 66
07400 THE LIST OBTAINED AT THE END OF PHASE1
07500 7071770010000000110
07600 1000700100000100000
07700 1000707100000010000
07800 1000770100000001000
07900 1000777100000000100
08000 0710007000100000000
08100 1007007100000000001
08200 1007070010100000000
08300 1777077101000000000
08400 1007700010001000000
08500 1007707010000100000
08600 1007770010000010000
08700 1007777010000001000
08800 0717700100000100010
08900 0701777001100000000
09000 1070070010000000001
09100 10000000000000100010
09200 1070700001001000000
09300 1070707001000100000
09400 1000007100100000000
09500 1070777001000001000
09600 1077000001000000100
09700 1777707011000000000
09800 1077070001000000001
09900 1000077100001000000
10000 7077100001010000010
10100 7077107010010000010
10200 0701700001003000010
10300 0777017010000001030
10400 0700001100000000130
10500 1000070100010000020
10600 1007000100020000010
10700 1007077010010000020

```

10800	10700000010000000120
10900	0701770100003000010
11000	1070077001010000020
11100	1070770001000010020
11200	0700100010001000030
11300	7017077300010000010
11400	0701000100000030010
11500	0710077002001000000
11600	0710700002000100000
11700	0710707002000010000
11800	0701007010000010030
11900	0701070010000100030
12000	0700107001000100030
12100	0701077300000003010
12200	0717007022000000001
12300	0771777001000000330
12400	1070007010020000210
12500	1077007001020020010
12600	0700017200001000030
12700	0700177002000010030
12800	0710070002010000020
12900	0710770002000001020
13000	0710777022000000100
13100	0700010022000000130
13200	0700170100000222200
13300	0717000022020002010
13400	070170701222222000
13500	071000022102222222
13600	010000022222222222
13700	THE LOWER BOUND IS : 62

00100 EXAMPLE 6 : FAST SHIFT/ROTATE DECODER
 00200 14 INPUT VARIABLES
 00300 7 OUTPUT FUNCTIONS
 00400
 00500

00600 THE SORTED PRODUCT TERMS ARE:

00700 0010000011101110000000
 00800 0000001001001010000000
 00900 0000001011111110000000
 01000 000001000-001110000000
 01100 000100000-111100001000
 01200 000100000-111000000100
 01300 000100000-110100000010
 01400 000100000-110000000001
 01500 000100000-010110000000
 01600 000100000-011001000000
 01700 000100000-011100100000
 01800 000001000-010001000000
 01900 000001000-010100100000
 02000 000001000-011000010000
 02100 000001000-011100001000
 02200 000000100-001101000000
 02300 000000100-010000100000
 02400 000000100-010100010000
 02500 000000100-011000001000
 02600 001000000-111100010000
 02700 001000000-111000001000
 02800 001000000-110100000100
 02900 001000000-110000000010
 03000 001000000-101100000001
 03100 001000000-011010000000
 03200 001000000-011101000000
 03300 000000100-011100000010
 03400 000000010-001001000000
 03500 000000010-001100100000
 03600 000000010-010000010000
 03700 000010001111-1100000000
 03800 000010000-111100000100
 03900 000010000-111000000010
 04000 000010000-110100000001
 04100 000010000-010010000000
 04200 010000000-111100100000
 04300 010000000-111000010000
 04400 010000000-110100001000
 04500 010000000-110000000100
 04600 010000000-101100000010
 04700 010000000-101000000001
 04800 010000000-011110000000
 04900 000010000-010101000000
 05000 000010000-011000100000
 05100 000010000-011100010000
 05200 000000010-010100001000
 05300 000000010-011000000100
 05400 000000010-011100000010

05500 000000010-000110000000
 05600 000000100-111100000001
 05700 0000110011111-10000000
 05800 100000000-111101000000
 05900 100000000-111000100000
 06000 100000000-110100010000
 06100 100000000-110000001000
 06200 100000000-101100000100
 06300 100000000-101000000010
 06400 100000000-100100000001
 06500 000001000-111100000010
 06600 000001000-111000000001
 06700 00000010--110000100000
 06800 00000010--101100010000
 06900 00000010--101000001000
 07000 00000010--100100000100
 07100 00000001--111001000000
 07200 00000010--000100000001
 07300 00000100--110110000000
 07400 00000100--110001000000
 07500 00000100--101100100000
 07600 00000100--101000010000
 07700 00000100--100100001000
 07800 00000001--110100100000
 07900 00000100--000100000010
 08000 00000100--001000000001
 08100 00001000--110010000000
 08200 00001000--101101000000
 08300 00001000--101000100000
 08400 00001000--100100010000
 08500 00000001--110000010000
 08600 00001000--000100000100
 08700 00001000--001100000001
 08800 00001000--001000000010
 08900 00010000--101110000000
 09000 00010000--101001000000
 09100 00010000--100100100000
 09200 00000001--101100001000
 09300 00010000--000100001000
 09400 00010000--001000000100
 09500 00010000--001100000010
 09600 00010000--010000000001
 09700 011100001111--10000000
 09800 00100000--101010000000
 09900 00100000--100101000000
 10000 00000001--101000000100
 10100 00100000--000100010000
 10200 00100000--001000001000
 10300 00100000--001100000100
 10400 00100000--010000000010
 10500 00100000--010100000001
 10600 01000000--100110000000
 10700 00000001--100100000010


```

10800 01000000--000100100000
10900 01000000--001000010000
11000 01000000--001100001000
11100 01000000--010000000100
11200 01000000--010100000010
11300 01000000--011000000001
11400 01000000111-1-10000000
11500 00000001--111110000000
11600 10000000--000101000000
11700 10000000--001000100000
11800 10000000--001100010000
11900 10000000--010000001000
12000 10000000--010100000100
12100 10000000--011000000010
12200 10000000--011100000001
12300 00000010--111010000000
12400 00000010--110101000000
12500 01000000---000010000000
12600 10000000---000100000000
12700 00000001---000000000001
12800 00000010---000000000100
12900 00000100---000000001000
13000 00001000---000000010000
13100 00010000---000000100000
13200 00100000---000001000000
13300 1000000011---10000000
13400 THE UPPER BOUND IS: 127
13500
13600
13700 THE UPPER BOUND IS NOW: 124
13800 AN IMPROVED SOLUTION IS:
13900 0000001001001010000000
14000 000100000-110100000010
14100 000100000-010110000000
14200 000100000-011001000000
14300 000100000-011100100000
14400 000001000-011100001000
14500 000000100-001101000000
14600 000000100-010100010000
14700 000000100-011000001000
14800 000000100-011100000100
14900 000000010-001100100000
15000 000000010-010100001000
15100 000000010-011000000100
15200 000000010-011100000010
15300 001000000-111100010000
15400 001000000-111000001000
15500 001000000-110100000100
15600 001000000-101100000001
15700 001000000-011010000000
15800 001000000-011101000000
15900 000000010-000110000000
16000 000010000-111100000100
16100 000010000-111000000010

```

16200	000010000-110100000001
16300	000010000-010101000000
16400	000010000-011000100000
16500	000010000-011100010000
16600	000000010-001001000000
16700	010000000-111100100000
16800	010000000-111000010000
16900	010000000-110100001000
17000	010000000-101100000010
17100	010000000-101000000001
17200	010000000-011110000000
17300	7777771011111-10000000
17400	000000100-111100000001
17500	000001000-111100000010
17600	000001000-111000000001
17700	000001000-001110000000
17800	000001000-010100100000
17900	000001000-011000010000
18000	000100000-111100001000
18100	000100000-111000000100
18200	100000000-111101000000
18300	100000000-111000100000
18400	100000000-110100010000
18500	100000000-101100000100
18600	100000000-101000000010
18700	100000000-100100000001
18800	10000000--011100000001
18900	00000100--110110000000
19000	00000001--101100001000
19100	00000100--101100100000
19200	00000100--101000010000
19300	00000100--100100001000
19400	00000001--101000000100
19500	00000100--000100000010
19600	00000100--001000000001
19700	00000001--100100000010
19800	00001000--101101000000
19900	00001000--101000100000
20000	00001000--100100010000
20100	00000001--111001000000
20200	00001000--000100000100
20300	00001000--001100000001
20400	00001000--001000000010
20500	777710001111--10000000
20600	00010000--101110000000
20700	00010000--101001000000

20800 00010000--100100100000
 20900 00000010--111010000000
 21000 00010000--000100001000
 21100 00010000--001000000100
 21200 00010000--001100000010
 21300 00000010--110101000000
 21400 00100000--101010000000
 21500 00100000--100101000000
 21600 00000001--110100100000
 21700 00100000--000100010000
 21800 00100000--001000001000
 21900 00100000--001100000100
 22000 00000010--101100010000
 22100 00100000--010100000001
 22200 77100000111-1-10000000
 22300 01000000--100110000000
 22400 00000010--101000001000
 22500 01000000--000100100000
 22600 01000000--001000010000
 22700 01000000--001100001000
 22800 00000010--100100000100
 22900 01000000--010100000010
 23000 01000000--011000000001
 23100 00000001--111110000000
 23200 10000000--000101000000
 23300 10000000--001000100000
 23400 10000000--001100010000
 23500 00000010--000100000001
 23600 10000000--010100000100
 23700 10000000--011000000010
 23800 00000010--00000000010
 23900 00000100--110001000000
 24000 00000100--00000000100
 24100 00001000--110010000000
 24200 00001000--00000001000
 24300 00010000--00000010000
 24400 00010000--010000000001
 24500 00100000--00000100000
 24600 00100000--010000000010
 24700 01000000--00001000000
 24800 01000000--010000000100
 24900 10000000--00010000000
 25000 10000000--010000001000
 25100 00000001--110000010000
 25200 00000001--000000000001
 25300 00000010--110000100000
 25400 1000000011---10000000
 25500 000001000--10001000000
 25600 000010000--10010000000
 25700 000100000--10000000001
 25800 001000000--10000000010
 25900 010000000--10000000100
 26000 100000000--10000001000
 26100 000000010--10000010000
 26200 000000100--10000100000

```

00100  EXAMPLE 7 : SPECIAL COUNTER
00200           5 INPUT VARIABLES
00300           5 OUTPUT FUNCTIONS
00400
00500  THE SORTED PRODUCT TERMS ARE:
00600  1111111110
00700  0000100000
00800  0001000001
00900  0001100010
01000  0010000011
01100  0010100100
01200  0011000101
01300  0011100110
01400  0100000111
01500  1000001000
01600  1000110000
01700  0100110001
01800  0101001001
01900  1001001010
02000  1001110010
02100  0101110011
02200  0110001011
02300  1010001100
02400  1010110100
02500  0110110101
02600  0111001101
02700  1011001110
02800  1011110110
02900  0111110111
03000  1100001111
03100  1100111000
03200  1101011001
03300  1101111010
03400  1110011011
03500  1110111100
03600  1111011101
03700  THE UPPER BOUND IS: 31
03800
03900  THE UPPER BOUND IS NOW: 18
04000  AN IMPROVED SOLUTION IS:
04100  07100-1011
04200  100000111-
04300  001000-011
04400  000100--01
04500  0001710-1-
04600  01070-1-01
04700  7100711--0
04800  00010---10
04900  00001-0--0
05000  10000-1--0
05100  700071---0
05200  00100--1-0
05300  010000-111
05400  1700011-0-
05500  0700110--1
05600  00100--10-
05700  00107101--
05800  17000110--

```

```
00100  EXAMPLE 8 : F(W,X,Y,Z) = (W'X'Y'Z' + WXYZ)
00200          4 INPUT VARIABLES
00300          1 OUTPUT FUNCTION
00400
00500  THE SORTED PRODUCT TERMS ARE:
00600  11110
00700  10001
00800  10010
00900  10011
01000  10100
01100  10101
01200  10110
01300  10111
01400  11000
01500  11001
01600  11010
01700  11011
01800  11100
01900  11101
02000  THE UPPER BOUND IS: 14
02100  THE OPTIMAL REALIZATION IS:
02200  11--0
02300  1--01
02400  1-01-
02500  101--
```

00100 EXAMPLE 9 : SPECIAL DECODER
 00200 8 INPUT VARIABLES
 00300 1 OUTPUT FUNCTION
 00400
 00500

00600 THE SORTED PRODUCT TERMS ARE:

00700 110010101
 00800 100001000
 00900 100001001
 01000 100010000
 01100 100010001
 01200 100010010
 01300 100010011
 01400 100010100
 01500 100010101
 01600 100100100
 01700 100100101
 01800 100100110
 01900 100100111
 02000 100101000
 02100 100101001
 02200 100110000
 02300 100110001
 02400 101000000
 02500 101000001
 02600 101000010
 02700 101000011
 02800 101000100
 02900 101000101
 03000 101000110
 03100 101000111
 03200 101010110
 03300 101010111
 03400 101011000
 03500 101011001
 03600 101100000
 03700 101100001
 03800 101100010
 03900 101100011
 04000 101110010
 04100 101110011
 04200 101110100
 04300 101110101
 04400 101110110
 04500 101110111
 04600 101111000
 04700 101111001
 04800 110001000
 04900 110001001
 05000 110010000
 05100 110010001
 05200 110010010
 05300 110010011
 05400 110010100
 05500 THE UPPER BOUND IS: 48

```
05600
05700
05800 THE UPPER BOUND IS NOW: 12
05900 AN IMPROVED SOLUTION IS:
06000 1011101--
06100 101-1100-
06200 1001001--
06300 1011-001-
06400 1-000100-
06500 101-1011-
06600 101-000--
06700 1-0010-0-
06800 100-0100-
06900 101000---
07000 100-1000-
07100 1-00100--
```



```
00100  EXAMPLE 10 : SPECIAL FUNCTION FUN
00200                5 INPUT VARIABLES
00300                1 OUTPUT FUNCTION
00400
00500
00600  THE SORTED PRODUCT TERMS ARE:
00700  111011
00800  100000
00900  100001
01000  100010
01100  100011
01200  100100
01300  100101
01400  101100
01500  101000
01600  110011
01700  110101
01800  110111
01900  111100
02000  111101
02100  111111
02200  111110
02300  THE UPPER BOUND IS: 16
02400
02500
02600
02700  THE OPTIMAL REALIZATION IS:
02800  1-0101
02900  10--00
03000  1111--
03100  11--11
03200  1000--
```

Appendix C


Detailed listing of output
from "MINI" for test problem 1

AD-A043 361 ILLINOIS UNIV AT URBANA-CHAMPAIGN COORD- SCIENCE LAB F/G 9/2
AN ALGORITHM FOR MINIMIZING PROGRAM LOGIC ARRAY REAL--ETC(U)
APR 77 A.G. SOONG DAAB07-72-C-0259
UNCLASSIFIED R-766 NI

2 OF 2
AD
A043361



END
DATE
FILMED
1-78
DOC



NATIONAL BUREAU OF STANDARDS
MICROCOPY RESOLUTION TEST CHART

12122 BACK-TRACKING
 12222 STACK 2 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 12322 STACK 3 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 12422 STACK 4 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 12522 STACK 5 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 12622 BACK-TRACKING
 12722 STACK 4 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 12822 BACK-TRACKING
 12922 BACK-TRACKING
 13022 BACK-TRACKING
 13122 BACK-TRACKING
 13222 BACK-TRACKING
 13322 BACK-TRACKING
 13422 STACK 2 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 13522 STACK 3 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 13622 STACK 4 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 13722 STACK 5 151
 201772010 172772010 177772010 177772010 177772010 177772010 177772010 177772010 177772010
 13822 BACK-TRACKING
 13922 BACK-TRACKING
 14022 BACK-TRACKING
 14122 BACK-TRACKING
 14222 BACK-TRACKING
 14322 BACK-TRACKING
 14422 BACK-TRACKING
 14522 BACK-TRACKING
 14622 BACK-TRACKING
 14722 BACK-TRACKING
 14822 BACK-TRACKING
 14922 BACK-TRACKING
 15022 BACK-TRACKING
 15122 BACK-TRACKING
 15222 BACK-TRACKING
 15322 BACK-TRACKING
 15422 BACK-TRACKING
 15522 BACK-TRACKING
 15622 BACK-TRACKING
 15722 BACK-TRACKING
 15822 BACK-TRACKING
 15922 BACK-TRACKING
 16022 BACK-TRACKING
 16122 BACK-TRACKING
 16222 BACK-TRACKING
 16322 BACK-TRACKING
 16422 BACK-TRACKING
 16522 BACK-TRACKING
 16622 BACK-TRACKING
 16722 BACK-TRACKING
 16822 BACK-TRACKING
 16922 BACK-TRACKING
 17022 BACK-TRACKING
 17122 BACK-TRACKING
 17222 BACK-TRACKING
 17322 BACK-TRACKING
 17422 BACK-TRACKING
 17522 BACK-TRACKING
 17622 BACK-TRACKING
 17722 BACK-TRACKING
 17822 BACK-TRACKING
 17922 BACK-TRACKING
 18022 BACK-TRACKING

24108 BACK-TRACKING
24109 STACK 2 151
24110 021777011 1787707010 787707100= 18777070101 177077-000 017777000Y 00100770331 10070770322
24111 24112 24113 24114 24115 24116 24117 24118 24119 24120 24121 24122 24123 24124 24125 24126 24127 24128 24129 24130 24131 24132 24133 24134 24135 24136 24137 24138 24139 24140 24141 24142 24143 24144 24145 24146 24147 24148 24149 24150 24151 24152 24153 24154 24155 24156 24157 24158 24159 24160 24161 24162 24163 24164 24165 24166 24167 24168 24169 24170 24171 24172 24173 24174 24175 24176 24177 24178 24179 24180 24181 24182 24183 24184 24185 24186 24187 24188 24189 24190 24191 24192 24193 24194 24195 24196 24197 24198 24199 24200 24201 24202 24203 24204 24205 24206 24207 24208 24209 24210 24211 24212 24213 24214 24215 24216 24217 24218 24219 24220 24221 24222 24223 24224 24225 24226 24227 24228 24229 24230 24231 24232 24233 24234 24235 24236 24237 24238 24239 24240 24241 24242 24243 24244 24245 24246 24247 24248 24249 24250 24251 24252 24253 24254 24255 24256 24257 24258 24259 24260 24261 24262 24263 24264 24265 24266 24267 24268 24269 24270 24271 24272 24273 24274 24275 24276 24277 24278 24279 24280 24281 24282 24283 24284 24285 24286 24287 24288 24289 24290 24291 24292 24293 24294 24295 24296 24297 24298 24299 24300 24301 24302 24303 24304 24305 24306 24307 24308 24309 24310 24311 24312 24313 24314 24315 24316 24317 24318 24319 24320 24321 24322 24323 24324 24325 24326 24327 24328 24329 24330 24331 24332 24333 24334 24335 24336 24337 24338 24339 24340 24341 24342 24343 24344 24345 24346 24347 24348 24349 24350 24351 24352 24353 24354 24355 24356 24357 24358 24359 24360 24361 24362 24363 24364 24365 24366 24367 24368 24369 24370 24371 24372 24373 24374 24375 24376 24377 24378 24379 24380 24381 24382 24383 24384 24385 24386 24387 24388 24389 24390 24391 24392 24393 24394 24395 24396 24397 24398 24399 24400 24401 24402 24403 24404 24405 24406 24407 24408 24409 24410 24411 24412 24413 24414 24415 24416 24417 24418 24419 24420 24421 24422 24423 24424 24425 24426 24427 24428 24429 24430 24431 24432 24433 24434 24435 24436 24437 24438 24439 24440 24441 24442 24443 24444 24445 24446 24447 24448 24449 24450 24451 24452 24453 24454 24455 24456 24457 24458 24459 24460 24461 24462 24463 24464 24465 24466 24467 24468 24469 24470 24471 24472 24473 24474 24475 24476 24477 24478 24479 24480 24481 24482 24483 24484 24485 24486 24487 24488 24489 24490 24491 24492 24493 24494 24495 24496 24497 24498 24499 24500 24501 24502 24503 24504 24505 24506 24507 24508 24509 24510 24511 24512 24513 24514 24515 24516 24517 24518 24519 24520 24521 24522 24523 24524 24525 24526 24527 24528 24529 24530 24531 24532 24533 24534 24535 24536 24537 24538 24539 24540 24541 24542 24543 24544 24545 24546 24547 24548 24549 24550 24551 24552 24553 24554 24555 24556 24557 24558 24559 24560 24561 24562 24563 24564 24565 24566 24567 24568 24569 24570 24571 24572 24573 24574 24575 24576 24577 24578 24579 24580 24581 24582 24583 24584 24585 24586 24587 24588 24589 24590 24591 24592 24593 24594 24595 24596 24597 24598 24599 24600 24601 24602 24603 24604 24605 24606 24607 24608 24609 24610 24611 24612 24613 24614 24615 24616 24617 24618 24619 24620 24621 24622 24623 24624 24625 24626 24627 24628 24629 24630 24631 24632 24633 24634 24635 24636 24637 24638 24639 24640 24641 24642 24643 24644 24645 24646 24647 24648 24649 24650 24651 24652 24653 24654 24655 24656 24657 24658 24659 24660 24661 24662 24663 24664 24665 24666 24667 24668 24669 24670 24671 24672 24673 24674 24675 24676 24677 24678 24679 24680 24681 24682 24683 24684 24685 24686 24687 24688 24689 24690 24691 24692 24693 24694 24695 24696 24697 24698 24699 24700 24701 24702 24703 24704 24705 24706 24707 24708 24709 24710 24711 24712 24713 24714 24715 24716 24717 24718 24719 24720 24721 24722 24723 24724 24725 24726 24727 24728 24729 24730 24731 24732 24733 24734 24735 24736 24737 24738 24739 24740 24741 24742 24743 24744 24745 24746 24747 24748 24749 24750 24751 24752 24753 24754 24755 24756 24757 24758 24759 24760 24761 24762 24763 24764 24765 24766 24767 24768 24769 24770 24771 24772 24773 24774 24775 24776 24777 24778 24779 24780 24781 24782 24783 24784 24785 24786 24787 24788 24789 24790 24791 24792 24793 24794 24795 24796 24797 24798 24799 24800 24801 24802 24803 24804 24805 24806 24807 24808 24809 24810 24811 24812 24813 24814 24815 24816 24817 24818 24819 24820 24821 24822 24823 24824 24825 24826 24827 24828 24829 24830 24831 24832 24833 24834 24835 24836 24837 24838 24839 24840 24841 24842 24843 24844 24845 24846 24847 24848 24849 24850 24851 24852 24853 24854 24855 24856 24857 24858 24859 24860 24861 24862 24863 24864 24865 24866 24867 24868 24869 24870 24871 24872 24873 24874 24875 24876 24877 24878 24879 24880 24881 24882 24883 24884 24885 24886 24887 24888 24889 24890 24891 24892 24893 24894 24895 24896 24897 24898 24899 24900 24901 24902 24903 24904 24905 24906 24907 24908 24909 24910 24911 24912 24913 24914 24915 24916 24917 24918 24919 24920 24921 24922 24923 24924 24925 24926 24927 24928 24929 24930 24931 24932 24933 24934 24935 24936 24937 24938 24939 24940 24941 24942 24943 24944 24945 24946 24947 24948 24949 24950 24951 24952 24953 24954 24955 24956 24957 24958 24959 24960 24961 24962 24963 24964 24965 24966 24967 24968 24969 24970 24971 24972 24973 24974 24975 24976 24977 24978 24979 24980 24981 24982 24983 24984 24985 24986 24987 24988 24989 24990 24991 24992 24993 24994 24995 24996 24997 24998 24999 25000
24991 000017000

THE OPTIMAL REALIZATION IS:

REFERENCES

1. E. J. McCluskey, Introduction to the Theory of Switching Circuits. New York : McGraw Hill Book Company, 1965.
2. E. S. Davidson, "An algorithm for NAND decomposition of combinational systems," Ph.D dissertation, Department of Electrical Engineering and Coordinated Science Laboratory, University of Illinois, 1968.
3. S. Muroga and T. Nakagawa, "Exposition of Davidson's Thesis 'An algorithm for NAND decomposition of combinational Switching systems'," Department of Computer Science, University of Illinois.
4. T. Nakagawa, "A branch-and-bound algorithm for optimal AND-OR networks (the algorithm description)," Report No. 462, Department of Computer Science, University of Illinois, June 1971.
5. H. C. Lai, S. Muroga and T. Nakagawa, "Pruning and branching methods for designing optimal networks by the branch-and-bound method," Report No. 471, Department of Computer Science, University of Illinois, 1971.
6. T. Nakagawa, "Reference manual of FORTRAN program ILLOD-(AND-OR-B) for optimal AND-OR networks," Report No. 488, Department of Computer Science, University of Illinois, December 1971.