



**DNA 4130F** 

# SCAN CONVERTER FOR LIQUID WATER CONTENT ANALYZER Raytheon Company Boston Post Road Wayland, Massachusetts 01778

Wayland, Massachusetts 01778

July 1975

Final Report

CONTRACT No. DNA 001-75-C-0050

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

THIS WORK SPONSORED BY THE DEFENSE NUCLEAR AGENCY UNDER RDT&E RMSS CODE X342075469 Q93HAXYX97503 H2590D.

> COPY AVAILABLE TO DOG DOES NOT PERMIT FULLY LEGISLE PROBLECTION

Prepared for Director DEFENSE NUCLEAR AGENCY Washington, D. C. 20305

There was a series of the seri

Destroy this report when it is no longer needed. Do not return to sender.

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

(19) REPORT DOCUMENTATION	PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
DNA 4130F		
4, TITLE (and Subtitle)		5. TYPE OF REPORT & PERIOD COVERED
SCAN CONVERTER FOR LIQUID WA	TER 9	Final Report
CONTENT AMERICA	TI	6. PERFORMING ORG. REPORT NUMBER ER75-4332
7. AUTHOR(s)		B. CONTRACT OR GRANT NUMBER(s)
A. J. Jagodnik L. R. Novick J. H. Turner	0	DNA 001-75-C-0050
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Raytheon Company Boston Post Road		Subtask Q93HAXYX975-03
Wayland, Massachusetts 01778		Subtask Q3311AA1 A373-03
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
Director	(11)	July 1975
Defense Nuclear Agency		13. NUMBER OF PAGES
Washington, D.C. 20305		138
14 MONITORING AGENCY NAME & ADDRESS(if differen	t from Controlling Office)	15. SECURITY CLASS (of this report)
(12)	129 1	UNCLASSIFIED
Q	129p.	15a. DECLASSIFICATION DOWNGRADING
Sarye		SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		
Approved for public release; distrib		m Report) AUG 18 1977
17. DISTRIBUTION STATEMENT (of the abstract entered	in Block 20, if different fro	M Report) (1 AUS
18. SUPPLEMENTARY NOTES		
This work sponsored by the Defense X342075469 Q93HAXYX97503 H2590		under RDT&E RMSS Code
19. KEY WORDS (Continue on reverse side if necessary ar	nd identify by block number)	
Scan Converter	Memory Int	terface Unit
Liquid Water Content Analysis	Cursor	
Coordinate Converter	Trackball	내기 왕내는 것이 내가 되었다면서
Display Data Interface		
Angle Interface Unit		
20. ABSTRACT (Continue on reverse side if necessary an		intenfece between an
This report describes the work Interdata 7/32 used as an analysis to density along a rocket trajectory and memory system developed as a tool hardware description of the scan con	ool for the determ d a digital scan co for radar meteor nverter and contou	ination of liquid water content nverter and contour refresh ological studies. A complete or refresh memory system as
modified for operation with the Inter	rdata 7/32 is provi	ded.

DD FORM 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

298 350

	UNCLASSIFIED	
SECUE	TY CLASSIFICATION OF THIS PAGE(When Data En	tered)
1		

UNCLASSIFIED

SECURITY CLASS FICATION OF THIS PAGE(When Data Entered)

# TABLE OF CONTENTS

Section		Page
1	INT RODUCTION ACCESSION For	1-1-1
2 2.1 2.2 2.3 2.4	GENERAL DESCRIPTION Scan Conversion Processor Memory Interface Units Memories Displays	2-1 2-1 2-3 2-3 2-3
3 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8	OPERATION Display Adjustment Contour Threshold Entry Mode and Range Cell Width Selection Scaling and Location of the Origin Marker Spacing Selection Time Code Crosshatch Liquid Water Content Analysis	3-1 3-1 3-3 3-3 3-4 3-4 3-4 3-4
3.8 4 4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.2.6 4.2.7 4.2.8 4.2.9 4.2.10 4.3 4.3.1 4.3.2 4.4 4.5 4.5.1 4.5.2	Liquid Water Content Analysis  DETAILED CIRCUIT DESCRIPTION  Angle Interface Unit Coordinate Converter Angle Parameters Fixed Constant Multipliers PPI Mode - True 12 x 12 Multipliers Address Accumulators - Cards 2 and 3 Range and Altitude Markers CAPPI Mode Coordinate Converter/Integrator Interface Synchronizer Angle Interface Timing Earth Curvature Correction Display Control Unit Timing and Control Logic Ancillary Data Formatter Video Distribution Unit Memory Interface Units Memory Cycles Parallel-to-Serial Converter	4-1 4-2 4-2 4-2 4-4 4-4 4-5 4-5 4-8 4-13 4-13 4-13 4-13 4-18 4-18 4-18
4.5.3 4.5.4 4.5.5 4.5.6 4.5.7 4.5.8	Color Encoder Modify/Restore Logic, Register and Multiplexers Contour Generator Write Data and Read Data Busses Cursor Interface Full-Screen Operation	4-23 4-23 4-26 4-27 4-27

# TABLE OF CONTENTS (CONTINUED)

Section			Page		
4.6 4.6.1 4.6.2 4.6.3 4.6.4 4.6.5 4.6.6 4.6.7 4.6.8	Display Data Interface and LWCA Control Panel Cursor Position Cursor Generation Full-Screen Enable Address Multiplexer LWCA-DISPLAY Controls Computer Interface Data Transfers Hardware Test Switch				
APPENDIX	A	Scan Converter Photographs	A-1		
APPENDIX	В	Product Information on Sub-System Modules	B-1		
APPENDIX	С	Read-Only-Memory Truth Tables	C-1		
APPENDIX	D	Memoranda	D-1		

# LIST OF ILLUSTRATIONS

Figure		Page
2-1	Scan Converter Block Diagram	2-2
3-1	Scan Conversion Processor Front Panel	3-2
4-1	Coordinate Converter Block Diagram	4-3
4-2	CAPPI Address Selection	4-7
4-3	Timing Interface for Coordinate Converter and Integrator	4-9
4-4	Integrator Coordinate Converter Timing Waveforms	4-10
4-5	Coordinate Converter Memory Buffer Timing Waveforms	4-11
4-6	Earth Curvature Correction Term	4-14
4-7	DCU Block Diagram	4-15
4-8	Display Format and Timing Diagram	4-16
4-9	Memory Interface Block Diagram	4-20
4-10	Memory Interface Timing Diagram	4-21
4-11	Color Encoder Switches and Block Diagram	4-24
4-12	LWCA Control Panel and DDI Block Diagram	4-28
4-13	Write Timing	4-34
4-14	Read Timing	4-36
4-15	Cursor Data Entry Timing	4-38
4-16	Hardware Test Switch	4-40

### SECTION 1. INTRODUCTION

This equipment converts the polar-coordinate outputs of a weather radar and signal processor to cartesian-coordinate form, contours the video, then stores the resulting data in four independent image-oriented memories, each of which refreshes one raster-scan color television monitor.

The most significant advantage of this system over conventional monochrome radar-image-storage devices lies in the ability of the operator to unambiguously recognize sixteen color-coded levels. Stored images of RHI or PPI radar scans can be retained indefinitely, updated, or erased independently of each other. When used with an appropriate radar scanning sequence, the system generates a constant altitude PPI (CAPPI) display for each of four selectable altitudes. Other front-panel controls determine distance scaling, origin location, range and altitude marker spacing and range cell width. Contour threshold colors - 0 (black) thru 15 (red) and levels (0 thru 99) having been set up on an array of thumbwheel switches can be entered into any or all of the displays in the form of a legend or color key.

Memory requirements have been limited to about 328,000 bits per display by performing operations such as coordinate conversion, scaling, translation, introduction of markers, and video contouring prior to storage of the image. Each of the four memories contains a 248 x 255 array with a four-bit code to represent the color and/or intensity of individual points. In addition, the contour threshold colors and levels as well as parameters such as antenna angle, marker spacing, and time are presented within a 248 x 70 ancillary data area along the right edge of each picture.

An interface with an external minicomputer permits manual or automatic transfer of image data between the refresh memories and the computer. A trackball-positioned cursor enhances operator interaction with both the scan converter and the computer.

### SECTION 2. GENERAL DESCRIPTION

The block diagram presented in Figure 2-1 should be referred to while reading the following description of the scan converter.

# 2.1 Scan Conversion Processor

All front panel controls (except for those on the monitors and power control panel) are located on the Scan Conversion Processor or on the LWCA (Liquid Water Content Analyzer) control panel and are connected to various cards within the processor as shown. The Scan Conversion Processor accepts synchro or binary inputs for antenna azimuth and elevation angles as well as video and timing signals from a radar signal processor. The input information is converted in real time from its polar form to a rectangular form suitable for entry into the image-oriented memories. The processor also generates all memory addresses, timing, and control signals needed by the four memory-integration in the sunits, plus alphanumeric data and color patches.

thin the Scan Conversion Processor is a Display Data Interface (DDI) man permits communication between the Scan Converter and a Universal Logic Interface (ULI) of an Interdata 7/32 minicomputer. The minicomputer treats the Scan Converter as a peripheral and can perform data transfers to and from its refresh memories. A cursor can be switched on in any display, its position adjusted, and the data in the refresh memory at that position transmitted to the computer by operator interaction through the LWCA control panel.




Figure 2-1. Scan Converter Block Diagram

# 2.2 Memory Interface Units

Each Memory Interface Unit (MIU) performs parallel to serial and digital to analog conversions on its memory output to generate red, green and blue video signals for the corresponding display. These units also execute code conversion and contouring on the incoming video as a function of color patches and contour levels stored in the associated memory. Intermediate storage and logic in each MIU enables it to alter data in its memory as commanded by the Scan Conversion Processor.

# 2.3 Memories

The image storage media are conventional AMPEX magnetic core memory systems having 8192 40-bit words for each display. They have split cycle times of 750 nanoseconds and self-contained power supplies which also power each associated MIU. Data sheets are included in the Appendix.

## 2.4 Displays

The displays are 19-inch CONRAC delta-gun color monitors of the type used in television studios. Each unit has red, green and blue video inputs driven by its MIU. All of the displays are synchronized by the same H and V drive pulses from the Scan Conversion Processor. A fifth monitor with remote selector can be switched to display the same image as any one of the four independent displays. Data sheets for the monitors have been included in the Appendix.

### SECTION 3. OPERATION

# 3.1 Display Adjustment

Each monitor should have its VIDEO switch in the 0 dB position for normal viewing. The MONO position may be helpful, in certain cases, for distinguishing colors. The OFF position might be useful as a standby mode in lieu of turning the power off.

The BRIGHTNESS control should be used to set the black background level (observe the area around the alphanumerics) to a point near the threshold of visibility. The CONTRAST control can then be used to obtain the desired intensity. The illuminated number at the top of each monitor is red when information is being stored in its memory.

## 3.2 Contour Threshold Entry

The contour threshold switches are arranged in the same pattern on the front panel of the Scan Conversion Processor (see Figure 3-1) as on the actual displays. Any of the 15 color-selectors can be set to any color between 0 (black) and 15 (red).\* The 14 level-switches should be set up in ascending magnitude order from bottom to top. An area of the display will take on a color of a given patch if the corresponding signal processor output is equal to or greater than the level below the patch and less than the level above the patch. Should these levels be set to the same number, the color in the patch between them will never appear.

Having set up the contour threshold switches, the operator need only depress the STORE THRESHOLDS button for each display in which this set of contour thresholds is desired. The previous set of thresholds in that memory is then replaced by the new set without affecting the other display information which had been entered using the previous set of thresholds. (This situation, where the thresholds do not match the displayed information, can be avoided by pushing the appropriate ERASE VIDEO button before entering new contour thresholds.) All subsequent incoming video will be contoured according to the new set of thresholds.

<sup>\*</sup>Color 15, however, is reserved for range and altitude markers and has the property of not allowing itself to be written over. Patterns appearing in this color can only be removed by erasure.




Figure 3-1. Scan Conversion Processor Front Panel

\* The same of the

which the man was to be a second to the second

### 3.3 Mode and Range Cell Width Selection

These controls must be set to correspond with the radar scan sequence and the operating conditions of the radar signal processor. In the RHI (Range Height Indicator) mode, the display will present ground range along the X axis and height along Y. The antenna azimuth angle is shown after AZ, in the lower right corner, to the nearest degree.

The PPI (Plan Position Indicator) mode yields a plan-view display, with the Y-axis running North-South and the X-axis running East-West. The antenna elevation angle appears after EL to the nearest 0.1 degree.

Either RHI or PPI formats can be set up in any display or combination of displays by depressing the desired STORE VIDEO switches, which are active when lit. When a STORE VIDEO switch is on, the large number above the corresponding display is illuminated in red. The CAPPI (constant altitude PPI) mode, also permits use of any of the displays, with the CAPPI ALTITUDE switch settings appearing after AL at the lower right of each display. Each display represents a PPI at the altitude selected.

## 3.4 Scaling and Location of the Origin

The ORIGIN LOCATION switches provide a means of locating the point corresponding to the radar antenna at any position within the display area. The units employed correspond to display elements at (X,Y); (0,0) is in the upper left corner, while  $(\dot{2}49, 247)$  is in the lower right. The center, normally used for PPI formats, is (127, 124).

ALTITUDE (RHI only) and RANGE SCALING switches can be used to vary the scaling as listed in Table 3-1.

Table 3-1. Full Scale Range and Altitude vs Scale Switch Positions (RHI Mode)

SWITCH POS:	1	2	4	8	
ALTITUDE:	128 KM	64 KM	32 KM	16 KM	
RANGE:	256 KM	128 KM	64 KM	32 KM	

## 3.5 Marker Spacing Selection

MARKER switches are provided to select ALTITUDE (RHI only) or RANGE marker spacing. In PPI or CAPPI modes, the selected range marker spacing is indicated in kilometers after RM = at the lower right of the display. When the RHI mode is employed, the selected markers are indicated in the display in the following format: M (altitude marker spacing); (range marker spacing) in kilometers.

## 3.6 Time Code

The lower right corner of each display contains time information in the following format: T (day of the year); (hour of the day); (minute). The time readout of a particular display is updated only while information is being stored in the memory of that display.

### 3.7 Crosshatch

Mode switch position B is provided as a test position in which a cross-hatch is developed for monitor alignment purposes. The crosshatch appears in the color corresponding to full-scale video (the top patch), while the background appears in the color corresponding to zero video (the bottom patch).

## 3.8 Liquid Water Content Analysis

Mode switch position A sets up conditions needed for LWCA operation, covered by AJJ-21 in the Appendix where LWCA control panel operation is also described.

### SECTION 4. DETAILED CIRCUIT DESCRIPTION

The descriptions appearing in these sections generally refer to diagrams included among the text. In some cases; however, it might be helpful to refer to the actual schematics. A complete listing of drawings applicable to the LWCA scan converter can be found in AJJ-26 of Appendix D.

## 4.1 Angle Interface Unit

The Angle Interface Unit, located in the upper-rear position of the coordinate converter drawer, accepts synchro azimuth and elevation data in standard  $R_1$ ,  $R_2$  and  $S_1$ ,  $S_2$ ,  $S_3$  format and converts these data to the following outputs:

Scaled BCD azimuth angle, 1° resolution Scaled BCD elevation angle 0.1° resolution Sine/cosine azimuth 13 bits Sine/cosine elevation 13 bits Elevation greater than 12.65° flag

Azimuth and elevation synchro inputs are converted to 14-bit binary numbers (MSB=180°) in Data Device Corporation synchro to digital converters model ESDC-6\*. (These converters are inhibited during sampling by the S/D inhibit command input.) The 14-bit binary outputs are fed both to rear panel connector J3 through line drivers and to multiplexers A21 through A24 and A7 through A10.\*\* These multiplexers select binary angle data from either a rear panel connector J4 or from the synchro to digital converters. They have been provided should the need arise to drive the system from a digitally generated angle source. If J4 is not connected, the multiplexer select line—is pulled up so that the converter outputs are selected.

Binary angle data is next converted to sine and cosine in Interface Engineering sine/cosine controller model 109 and angle to sine converter model 108.\*

The controller adapts the angle to sine converter to full four quadrant sine and cosine operation. A logic zero on the controller input terminal 23 selects sine.

The sine/cosine converter channel is multiplexed once each PRF interval between azimuth and elevation inputs through multiplexers A16 through A18. This technique was employed to optimize the efficiency of the converters.

<sup>\*</sup>See Appendix for Data Sheets

<sup>\*\*</sup>Actually only 12 bits of Azimuth and Elevation are included in J3 and J4 at the rear panel; the two additional elevation bits, both input and output, are connected to J2 - See 897392.

An Interface Engineering binary angle to scaled BCD converter, model 107,\* provides the drive for the CRT antenna angle display. This converter is switched between azimuth and elevation by multiplexers All through Al4, controlled by the front panel mode switch. Azimuth is displayed in the RHI mode; while elevation is displayed in all other modes.

Multiplexers A3, A4 and A5 line shift the scaled BCD four lines down when displaying elevation to provide the increase in resolution from  $1^{\circ}$  to 0.1°.

The magnitude comparators, A20 and A25, generate a logic one when the antenna elevation angle exceeds 12.65°. This output is used by the coordinate converter in the CAPPI mode to initiate the 2° elevation step.

### 4.2 Coordinate Converter

The Coordinate Converter derives the cartesian memory address from the radar parameters of elevation angle, azimuth angle, radar trigger and the range gate clock. The azimuth angle and elevation angle are sampled once every radar period to form the basis of the coordinate transformation. The block diagram of the Coordinate Converter unit is shown in Figure 4-1.

### 4.2.1 Angle Parameters

In the angle interface unit, there are two synchro-to-digital converters; one dedicated to the azimuth angle,  $\theta$ , and the other dedicated to the elevation angle,  $\phi$ . The outputs of each S/D converter are multiplexed into a  $\sin/\cos$  converter such that by control of the multiplexer and function switch of the  $\sin/\cos$  converter, the following functions can be obtained and stored in a D type register:

sin Ø

cos Ø

 $\sin \, \theta$ 

cos θ

### 4.2.2 Fixed Constant Multipliers

In the RHI display, the altitude is R  $\sin \varphi$ , and the projection of the range is R  $\cos \varphi$  where R is the range expressed in kilometers. Card number 1 has two 12 x 12 fixed constant multipliers which multiply the single function input by a fixed constant such that the output is expressed in kilometers with the binary point 12 bits from the LSB. For a 2  $\mu$ sec unit range cell, the conversion factor (radar distance) built into the multipliers is .2998046. All subsequent calculations following the fixed constant multipliers are done directly in kilometers which is a very useful simplification especially in determining the range markers.

<sup>\*</sup>See Appendix for Data Sheets




Figure 4-1. Coordinate Converter Block Diagram

The fixed constant multipliers are each composed of adders arranged in an array such that the input is multiplied by a constant. Groups of 4-bit adders are pyramided to form a subset of 4-bit numbers with all the carry-outs fed into the carry-inputs of the next higher order 4-bit array. The schematic diagram shows the array in detail and also in block diagram format. The line shifter following each multiplier array is controlled by the front panel switch that selects the range gate. The line shifter, in effect, multiplies the output by 1/4, 1/2 or 1 corresponding to the range gate widths of 1/2  $\mu$ sec, 1  $\mu$ sec or 2  $\mu$ sec. A secondary line shifter operates on the unit range vector R o cos  $\phi$  and is used for scaling in the PPI mode.

# 4.2.3 PPI Mode - True 12 x 12 Multipliers

In the PPI mode, the projected range,  $R_o \cos \theta$ , is broken up into its X (East-West) and Y (North-South) coordinates. The azimuth angle  $\theta$  is measured from the North-South line such that

$$X_{O} = R_{O} \cos \phi \cos \theta$$
and 
$$Y_{O} = R_{O} \cos \phi \sin \theta$$

Since  $R_0 \cos \phi$  had already been established in one of the fixed constant multipliers, two other multipliers are used to establish  $X_0$  and  $Y_0$ , the unit component vectors for the PPI display.

The 12 x 12 true multipliers consists of an array of partial product terms added in a pyramid structure very similar to the fixed constant multiplier. The partial product terms and summation pyramid are detailed in the schematic drawing of the  $12 \times 12$  multipliers.

Card 2 of the coordinate converter thus develops the unit altitude  $R_o$  sin  $\theta$ , the unit range  $R_o$  cos  $\phi$ , and the component vectors of the unit range  $R_o$  cos  $\phi$  cos  $\theta$  and  $R_o$  cos  $\phi$  sin  $\theta$  all evaluated in kilometers.

### 4.2.4 Address Accumulators - Card 2 and Card 3

The unit coordinates have been derived for the first range cell. Coordinates for other range cells can be easily obtained by taking advantage of the fact that the range cell number increases linearly in a radar. Thus, the

coordinates for range cell j + l are the coordinates for range cell j added to the value of the respective coordinates of range cell l. This accumulator type structure is shown in the block diagram and is repeated 6 times in the coordinate converter. The unit vectors are loaded into each accumulator at the beginning of each radar period and at the same time the old data is cleared out. The accumulator is clocked by the range gate clock of the integrator to form the cartesian coordinate addresses.

For the RHI mode of operation, the Y address corresponds to the scaled altitude and the X address is the scaled range. For the PPI or CAPPI mode of operation, the Y address corresponds to the North-South component of the range vector and the X address corresponds to the East-West component of the range vector. The mode switch controls the multiplexer to select the appropriate coordinates as shown in the block diagram. After the multiplexer, constants controlled by thumbwheel switches can be added independently to the X and Y coordinates to affect translation in both directions. A hard limiter circuit is used to prevent overflow and erroneous addresses.

# 4.2.5 Range and Altitude Markers

The outputs of both the range and altitude accumulators are in kilometers (see para. 4.2.2) i.e., the 13th bit is 1 KM, the 14th is 2 KM, etc. Detection of the clock cycle at which time the bit corresponding to a preselected range changes state is used as the marker pulse. The circuitry consists of comparing the selected bit with the same bit delayed one clock period in an exclusive or circuit to form the marker pulse. The marker pulse goes through the synchronizer to produce the range mark enable (RME) signal.

### 4.2.6 CAPPI Mode

In the CAPPI mode, the antenna sweeps  $360^{\circ}$ , or a segment thereof, at a single elevation angle and upon reaching its starting or terminal position (for less than  $360^{\circ}$  sweep) the elevation angle is incremented and the process is repeated. A typical CAPPI will use the following elevation angles, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 16, 18 and  $20^{\circ}$ . This volume scan permits

the operator to crudely establish a map of a prescribed altitude or many altitudes, since, in general, each radar beam will pass through all possible altitudes. By carefully selecting and storing the incoming data, it is possible to develop a constant altitude PPI map at any given altitude. Because the elevation angle of the antenna is incremented in small steps, a map at precisely the desired elevation would provide very few sample points; it is the established procedure to sample the elevation at or near the desired elevation.

Figure 4-2 shows a constant altitude intersecting three different angle vectors or rays. The solid lines represent the CAPPI elevation angles and the dotted lines represent elevation angles between the CAPPI rays. For elevation angle  $\phi$ j, information is recorded when the altitude reached by the altitude vector associated with the ray at  $\phi$ j + 1/2 is equal to the preselected altitude, similarly the data recording is stopped when the altitude reached by the altitude vector associated with the ray at  $\phi$ j - 1/2 equals the preselected altitude. From the diagram, it can be seen that there are no gaps in obtaining all the altitude information for a preselected altitude as the beam increments discretely in elevation angle.

In the coordinate converter, the altitude is developed in the altitude accumulator from the unit altitude vector  $\mathbf{R}_0 \sin \phi$ . A unit high altitude vector  $\mathbf{R}_0 \sin (\phi + 1/2)$  and a unit low altitude vector  $\mathbf{R}_0 \sin (\phi - 1/2)$  are also developed and introduced into their respective accumulators to form the high and low altitude addresses respectively,  $\mathbf{A}_H$  and  $\mathbf{A}_L$ .

For small angles, the approximations

$$\sin (\phi + f) \approx \sin \phi + \sin 1^{\circ}$$

and

$$\sin (\phi - f) \approx \sin \phi - \sin 1^{\circ}$$

were used.

The selection criteria for a preselected altitude A; is the following:

$$A_L \le A_j \le A_H$$
; store data in j<sup>th</sup> memory

For each altitude, two comparators are used and are shown in the diagram of card 2.




Figure 4-2. CAPPI Address Selection

# 4.2.7 Coordinate Converter/Integrator Interface

The Coordinate Converter is slaved to the integrator by using the radar trigger and range gate clock from the integrator. Synchronization between the Coordinate Converter and the integrator is the major reason for slaving the coordinate converter to the integrator. However, synchronization is not sufficient in order to format data rates greater than 0.6 MHz, the fastest data rate the memories can accept. For instance, it would be impossible to accept  $1\,\mu$ sec range gates directly from the integrator, but it is possible to receive alternate  $1\,\mu$ sec range gates from the integrator during one radar period and the previously non-selected  $1\,\mu$ sec range gates during the second radar period. This is possible because the integrator has holding loops already built into its output circuitry and, simply by selecting the starting range gate in a sequence, it is possible to store all of them.

A simple block diagram and timing waveform is shown in Figures 4-3 and 4-4. The radar trigger passes through a modulo 2 and modulo 4 counter. The output of the counter controls a multiplexer, the inputs of which are gate pulses that start on either the first, second, third or fourth pulses. These gate pulses are used to gate the range gate clock that ultimately drives the accumulators. The coordinate addresses are strobed by means of a 2  $\mu$ sec clock into the synchronizer. The 2  $\mu$ sec clock is also derived from the gated range-gate-clock and a modulo n counter where n depends on the range gate width.

### 4.2.8 Synchronizer

The Coordinate Converter and the memory unit run on independent clocking signals and the synchronizer is the means for interfacing these two asynchronizers. The memory can accept data at a rate not to exceed 0.6 MHz, and the synchronizer will work at any input data rate provided the maximum 0.6 MHz rate is not exceeded.

The synchronizer input data consist of 8 bits each of X, Y and video information, RME, and 4-bits of memory select information(the store commands). Since these 29 bits come in parallel, operation of the synchronizer can be understood by considering a single bit. Figure 4-5 is a simplified block




Figure 4-3. Timing Interface for Coordinate Converter and Integrator




Figure 4-4. Integrator Coordinate Converter Timing Waveforms




Figure 4-5. Coordinate Converter Memory Buffer Timing Waveforms

A street with the second secon

diagram of the synchronizer and the timing waveforms showing the operation of the system. Incoming data are stored in one of two D-type registers such that each DATA BIT is stored for 2 clocking cycles. The purpose of the synchronizer is to insure that the data are "good", i.e., there is no chance of a data edge or change during the time that the memory clock strobes out the data. It can be shown that at least one of the data inputs to the multiplexer will not change during the strobe time (pos. edge) of the memory clock. By strobing ( o ) into a D-EDGE register using the negative edge of the memory clock will provide an output signal  $Q_i$  that can control the multiplexer to select the signal that is guaranteed to be "good" by the time that the positive edge of the memory clock comes along. Notice that there can be an ambiguity in Q, itself, i.e., assume  $(\frac{C}{0})$  is changing at the time the negative edge of the memory clock arrives. This ambiguity, however, does not produce an ambiguity at the time the positive edge of the memory clock arrives, for regardless of which register was selected by the multiplexer, the data in either register cannot change for 2  $\mu$ sec (the C clock period) and the data will be strobed out in .8 µsec, hence, the data will be good.

If on the other hand, we look at the situation in which the data are changing in one of the storage registers at the time of a positive going edge of the memory clock, we find that the multiplexer always selects the other register. Data can be clocked out twice as shown in the example (data #2 and #6), but will cause no problems in the system since it implies that the same data will be reentered at the same memory location, causing no change. The synchronizer is on card 3.

# 4.2.9 Angle Interface Timing

On card 1 is the angle interface timing which operates the control lines of the multiplexer and the control line of the  $\sin/\cos$  converter as well as providing an inhibit line for the S/D converters. At the start of each radar period, a gated delay line oscillator is turned on and drives a counter. The counter is decoded to derive the approximate control line code to obtain the desired function of either  $\sin\theta$ ,  $\cos\theta$ ,  $\sin\phi$  or  $\cos\phi$ . When this function is available, it is strobed into the appropriate D-register shown in the block diagram.

This is done only once every radar period. The input to the coordinate accumulators are those unit vectors that have been determined on the previous radar period.

# 4.2.10 Earth Curvature Correction

A correction term is added to the altitude address to correct for earth curvature. This correction term is a positive function that depends on the flat earth range. A ROM is used to obtain the correction factor from the range. A derivation of the correction term is shown in Figure 4-6.


# 4.3 Display Control Unit

# 4.3.1 Timing and Control Logic

Figure 4-7 presents the DCU block diagram, where it can be seen that all timing waveforms are obtained by frequency division of the 11.958041 MHz crystal controlled clock. Discussion of the outputs of the clock generator, except for R, is postponed until the section on the MIU where these signals are used.

The square-wave R, with a period of 1.6725 microseconds, is illustrated along the X axis of Figure 4-8, which shows the display format along with waveforms. Along the X-axis, the display is organized into ten-point blocks designated DXBO through DXB31; each period of R corresponds to one block. Since each point requires four-bits for color/intensity coding, 40 bits are needed to specify each block. A memory with 40-bit words has been chosen so that one word in the memory represents each block, 32 words at consecutive addresses describe a line, and 8192 words contain the entire image.

In order to refresh the display, each memory is sequentially read while the CRT beam scans out a raster; this read cycle is always done while R is high, when the memory address multiplexer (see Figure 4-7) routes DXB and DY from the synchronous scan counters to the 13-bit memory address buss which drives all MIU's in parallel. During the remaining half cycle of R, if a store command is received from the DDI, data is written into the memory at an address IXB IYB. IYB is simply the input Y address from the DDI, IY, clocked into a register by PSL. In the code conversion ROM, IX is converted



Note: R<sub>o</sub> = 3900 smi (6275.1 Km) used in

**ROM** 

 $h = R_o - R_o \cos \alpha = R_o (1 - \cos \alpha)$ where  $R_o$  is radius of the earth.

But for small angles,

$$\cos \alpha = 1 \frac{\alpha^2}{2} \dots \text{ hence, } h = R_0 \left( \frac{\alpha^2}{2} \right)$$

Also for small angles  $\alpha \approx \frac{W}{R_{_{\mbox{\scriptsize O}}}}$ 

$$h = R_o \left(\frac{W}{R_o}\right)^2 \frac{1}{2} = \frac{W^2}{2R_o}$$

But  $W = R \cos \phi$ 

$$h \approx \frac{(R \cos \phi)^2}{2R_0} = K (R \cos \phi)^2$$

Figure 4-6. Earth Curvature Correction Term




Figure 4-7. DCU Block Diagram




Figure 4-8. Display Format and Timing Diagram

into a code consisting of IXB (block select) and XP (point select). As is described in the MIU section, XP determines which one of the ten points within the block is to be changed.

The logic array generates waveforms, shown in Figure 4-8, which are functions of the scan counter outputs, DXB or DY. Waveforms which need to be functions of both DXB and DY are derived from them; for example: PA = PA(X) · PA(Y). The logic array is implemented with two 32 x 8 PROM (Programmable Read Only Memories) and a collection of decoders and gates. A truth table for these PROM, C16 and D20, is tabulated in the appendix, while the addressing and output waveforms are illustrated in Figure 4-8.

Interlaced scanning, possibly useful to fill interline gaps for photographic purposes, can be enabled by removing the jumper-carrier which grounds C27-9. The waveforms which result are shown in Figure 4-8. Timing of the H-drive pulse is adjustable over a range of  $\pm 3$  microseconds by means of the potentiometer in F28. This adjustment can be used to center the image in the raster of the display.

The memory function control logic generates SIC, SOC and RMW signals (to be discussed in the MIU section) which initiate various types of cycles in the memory. The AD GATE enables entry of ancillary data (contour thresholds, color patches and parameters) into the MIU. The memory function control logic also contains a four-state counter which advances once per field. The outputs of this counter, AS, select one of the four CAPPI ALTITUDES from the front panel switches for entry into the parameter area of the corresponding display.

The erase logic generates properly timed ZID signals which cause all zeroes (black) to be written into the memory at all addresses in response to an ED signal from the LWCA control panel, or at all but the legend-area addresses in response to an ER signal. The decimal point required in the elevation angle is located in point two, whereas all other ancillary data falls into points five through nine; hence, it requires a separate signal developed by the DPE generator. The RLS signals, needed by the DDI, are simply the outputs of the STORE THRESHOLDS buttons clocked by DY8 (once per field).

### 4.3.2 Ancillary Data Formatter

In order to minimize wiring complexity of the array of contour threshold switches, encoding diodes are mounted on the switches themselves as indicated

in Figure 4-7. One switch at a time is selected by CPI through CPI5 (CPA decoded, see Figure 4-8) as the display raster is scanned. The color switch outputs are applied to the AD BUSS (a 20-bit buss through which ancillary data can enter points five through nine of any block in memory) when the CRT scan is located in the color patch areas. Similarly stored above each number in the legend and parameter areas is a patch containing a BCD code for that number. The contour generator to be described in the MIU section makes use of these codes which are not visible on the display because a MASK waveform is applied to the MIU. The numbers themselves are generated in a row-select five-by-seven alphanumeric character generator ROM which outputs five bits in parallel to a character color encoder. This encoder generates a jumper-programmable four-bit code, now set up as green (0111) or black (0000) for each of the five points.

The ancillary data (angle, altitude, marker spacing and time) are entered into the character generator at the proper time by an array of multiplexers. The mode lines, from the front panel mode switch via the angle interface unit, drive a mode decoder which controls the multiplexers and applies the proper alphanumeric identifiers; AZ, EL, AL, M, RM, or T which are hard wired. Origin location and range/altitude scaling information is stored only in two unique color patches (See Appendix, AJJ-21, Figure 3) and not as alphanumerics.

Signals appearing on the AD BUSS or on DPE are not displayed directly, even though they are synchronous with the raster scan format. Rather, the data are stored in the memory when appropriate store commands are issued. Only the memory contents themselves are displayed.

### 4.4 Video Distribution Unit

The VDU card consists simply of an array of line drivers which serves to distribute the eight-bit video signal from the coordinate converter to all of the MIU in parallel. The memory control lines SIC, SOC, RMW, RME, and ZID for each MIU are also routed through the VDU, while the memory clock,  $\overline{\mathbb{R}}$ , passes through on its way to the coordinate converter (see Figure 2-1).

### 4.5 Memory Interface Units

The block diagram in Figure 2-1 contains four Memory Interface Units (MIU) which are identical rack-mounted drawers. Address, clock, and gate busses are supplied to the MIU in a daisy-chain configuration where each

unit taps off of a twisted-pair cable which is resistively terminated only at the last MIU (No. 1). A block diagram of one MIU is presented in Figure 4-9; the detailed descriptions of various components within it are contained in paragraphs following a discussion of memory cycles.

### 4.5.1 Memory Cycles

The timing diagram in Figure 4-10 shows all significant waveforms for examples of the four types of memory cycles. Each cycle occupies one-half period of the square wave R (shown in both timing diagrams, Figure 4-8 and 4-10), and is initiated by manual or automatic commands listed in Table 4-1. The state of R determines whether the raster-scan address DXB, DY or the code-converted input address IXB, IYB appears on the memory address buss.

As listed in the table, each of the four types of cycles happens in response to commands when the raster scan address DXB, DY is in certain areas of the display.

Table 4-1. Memory Cycles

	Commands					Type of Memory Cycle When DXB, DY is in each			
R	Video Store	Legend Store	Erase	Para- meter Store	Memory Address Buss				Retrace
1	X	0	X	X	DXB, DY	RR	RR	RR	φ
1	X	1	X	X	11	RR	RW	RR	φ
1	X	X	0	X	11	RR	RR	RR	Φ
1	X	X	1	X	11	RW	RR	RW	Φ
1	X	X	X	0	ti .	RR	RR	RR	Ø
1	X	X	X	1	11	RR	RR	RW	Φ
0	О	X	X	X	IXB, IYB	RR	RR	RR	RR
0	1	X	X	X	IXB, IYB	RMW	RMW	RMW	RMW





Figure 4-9. Memory Interface Block Diagram



大二 国際国 にご

Figure 4-10. Memory Interface Timing Diagram

SEE MEMORY ADDRESS TIMING DIAGRAM FOR DETAILS

NOTE B

Table 4-1 (Cont)

# Listing of Types of Memory Cycles

$\underline{R}$	Cycle	Description
1	RR	READ-RESTORE. Data from memory address DXB, DY
		is transferred to the parallel/serial converter. Unchanged
		data is restored at the same address. This cycle is used
		for providing video information to refresh the raster-scan
		display.
l or O	<b>Ø</b>	IDLE. Do nothing.
1	RW	READ-WRITE. Data from memory address DXB, DY are
		transferred to the parallel/serial converter. New data,
		all zeroes for an erase operation or information from the
		AD (ancillary data) buss for legend or parameter storage,
		are written into the same address.
0	RMW	READ-MODIFY-WRITE. Data from memory address
		IXB, IYB is transferred to the modify/restore register
		and logic, then is partially changed and written back into
		the same address. This cycle is used to enter data into
		DA.

## 4.5.2 Parallel-To-Serial Converter

Parallel data from the memory are loaded into this converter at a positive edge of SCLK during PSL - see the timing diagram in Figure 4-10. The converter is wired as a four-bit-wide, ten-bit shift register having a four-bit output CV which changes at positive transitions of SCLK. The timing diagram describes which point from which memory output appears at each time interval. The D MASK output (see Figure 4-9) is simply MASK, a signal which blacks out the undesired areas of the display, delayed by three SCLK periods so that it changes only at boundaries between points zero and nine.

#### 4.5.3 Color Encoder

The color encoder (see block diagram in Figure 4-11) accepts the fourbit output of the parallel-to-serial converter, and if DMASK is false, outputs three analog voltages to drive the red, green and blue video inputs on the color monitor. The three identical D/A converters only have three bits each, but nevertheless it is possible to generate 512 different color/intensity outputs. Voltages at each output take on eight different levels ranging from zero (black) to one volt (full intensity); the output loading must be 75 ohms through video coaxial cable.

The color encoder is programmable; that is, for each of the sixteen possible states of the input CV, an arbitrary set of analog output voltages can be programmed by means of switches. The switches are arranged in columns by colors, as shown in Figure 4-11, where an example of one possible program is shown. Within each column are three sub-columns which correspond to the bit weight 1, 2 or 4; finally, each switch in each sub-column in numbered from 0 to 15 to denote CPA (Color Patch Address-see Figure 4-8). In the example, the relative video values listed are obtained by simply adding the bit weights for each color at each CPA.

#### 4.5.4 Modify/Restore Logic, Register and Multiplexers

The RMW memory cycle is fundamental in that it provides the means by which new data are entered into the display area. During the time when R is False and IXB, IYB is on the memory address buss, if a store video command occurs, the following sequence of events takes place (refer to Figure 4-9). The 40-bit memory output DO is loaded into the modify/restore register at the positive edge of RMW. In the modify/restore logic, one point (four-bits) as selected by the XP buss, is changed to whatever CIC (Color-Intensity Code) happens to be. The other nine points are unchanged.

If DELAYED RME is true, the selected point is written back as 1111, the code reserved for range markers. If a point is found to contain code 1111 by the COLOR 15 DECODERS, it is written back as 1111. Since these events happen when R is False, the AD and DP multiplexers are switched so that all 40 bits from the modify/restore logic go right back into the memory where they are written, still at the same address, when SIC comes along.




Figure 4-11. Color Encoder Switches and Block Diagram

As is evident from Table 4-1, the intervals when R is False have been reserved for RMW cycles, no matter where the raster scan counters happen to be. Thus, a new input data point can be accepted once every period of R (1.6725 µsec). During the same period, ten adjacent points are output to the color encoder. This ten-to-one difference in data rates results from the memory organization employed and the fact that the input addresses are in random order, while the output addresses are in sequential order.

When ancillary data or zeroes for erase are being written into the memory in RW cycles, points two and five through nine can be changed simultaneously by means of the DP and AD multiplexers. Ancillary data enters through the 20-bit AD multiplexer when AD GATE is true, while DPE causes a 4-bit jumper-programmable code for the color of the decimal point to be applied to point two. ZID zeroes all 40 bits during erase.

#### 4.5.5 Contour Generator

The lower half of Figure 4-9 is the contour generator which accepts one 8-bit video word and RME every period of R and presents a corresponding fourbit CIC (color/intensity code) and delayed RME as its output. Contour thresholds, both colors and levels, are read from the memory when the raster scan is in the appropriate patch (see Figure 4-8) and are stored in register files -- small, fast memories capable of simultaneous reading and writing at different addresses. Data from the register files is used in a successive approximation algorithm to determine which CIC to assign to a given video input.

The incoming digital video is both scaled and converted to BCD in a ROM made up of two 256 x 4 PROM, D9 and D10 for which truth tables are included in the appendix. The ROM output is clocked by PSL into the V register where it remains available to drive the comparator during the remainder of the period of R. The example at the bottom of Figure 4-10 shows a digital video input which has a value such that it should be assigned the color which has been entered into CPA 13. The successive approximation register state RA always begins as seven whereupon the contents of the 1's and 10's register files at read address RA = 7 are compared with V. The decision made in the comparator determines that the next state for RA should be 11 (the other alternative is three), and the process continues to repeat in this manner until four decisions, corresponding to 16 bits, have been made. The final answer of RA = 13 then addresses

the Color Patch Register File which provides a four-bit code to be loaded into the CIC register by CCK. The second contour generator cycle at the lower right of Figure 4-10 shows all possible states of RA for each step.

The time interval after CCK is reserved for writing data into the three register files, as commanded by the three write strobe signals 1 ST, 10 ST and CPST. The write address applied to the register files is CPA, and the appropriate write strobe signal is gated-on when the raster scan is in the proper patch. Although each patch contains a five-by-four array of identically coded points, only one is needed to be written into the register files. Point eight has been arbitrarily chosen and is thus loaded into the D register (Figure 4-9) at PSL so that it can be entered into the proper register file when the corresponding write strobe signal occurs. Four write strobes appear during each field for every write address of the register files.

#### 4.5.6 Write Data and Read Data Busses

The WD and RD four-bit busses, daisy-chained through the MIU as are the other busses (see Figure 2-1), permit direct access to any image point in the memory.

When the MWE control line is active, the multiplexer at the bottom of Figure 4-9 connects the WD buss directly to the CIC inputs of the Modify/Restore Logic. The Range Marker Enable signal is simultaneously rendered inoperative.

When the MDE control line is active, a tri-state driver shown in Figure 4-9 drives the RD buss with a four-bit code corresponding to one of the ten points currently available at the memory output. The DDR multiplexer selects this point as a function of the state of the XP Buss. The RD buss differs from all others in that signals flow away from the MIU; more than one MDE or CDE control line cannot be active simultaneously lest the buss drivers perish.

#### 4.5.7 Cursor Interface

When the CUB (Cursor UnBlank) control signal is active, a cursor color code is applied to the CV inputs of the color encoder instead of the parallel/serial converter output. The color change logic ensures visibility of the cursor by defining its code as zero (black) except when the point being covered by the cursor (hence the background) is any of colors zero through three. In the latter case, the cursor appears as the jumper-programmed color, presently wired as color seven (light green).

The leading edge of the CDE (Cursor Data Enable) control signal enters the current four-bit word at the parallel/serial converter output into the cursor data register. As long as CDE remains active, this word appears on the RD buss. Individual MIUs are protected against simultaneous occurrence of MDE and CDE; CDE has priority.

#### 4.5.8 Full-Screen Operation

When the FSE (Full-Screen Enable) control line is active, the MASK which normally blanks certain areas among the ancillary data is inhibited. This condition permits use of the full screen for display of data written through the WD buss.

### 4.6 Display Data Interface and LWCA Control Panel

The Display Data Interface (DDI) includes a multitude of interfaces necessary so that the LWCA control panel, the Scan Converter (DCU and MIU), and the computer's Universal Logic Interface (ULI) can collectively communicate. These interfaces include A/D conversion of the trackball outputs, code-conversion, generation of precisely-timed control signals, temporary storage of data, routing of data, synchronization, and sequential control of data transfer operations. Reference to the DDI Block Diagram in Figure 4-12, unless otherwise specified, is implied in the following sections.

#### 4.6.1 Cursor Position

Digital binary-coded representation of cursor position (XC,YC) is derived from a mechanical trackball device\* on the LWCA control panel.

<sup>\*</sup>See Appendix for Data Sheet.




Figure 4-12. LWCA Control Panel and Display Data Interface (DDI)

Block Diagram

Bipolar voltages, obtained by zener regulation from the 15-volt supplies, are applied across the 10K trackball potentiometers. The resultant bipolar analog signals--one proportional to X-axis (left-right) displacement, the other to Y-axis displacement--are low-pass filtered and converted to binary-coded digital form in Datel ADC MA-10B modules\*.

The converter modules are set up so that an input voltage of -10 volts gives an all zeroes output, while +9.9951 volts yields all ones. Outside of this range, the converters limit. The Y-channel analog voltage range is +12 volts (the last two volts at either end is not used) and the most significant eight bits of the converter output are clocked into a register to become YC.

The X-channel analog voltage range has been limited by a series resistor to -12 to +3.4 volts, while the most significant <u>nine</u> bits of its converter output are clocked into a register to become XC. Although the X analog voltage is limited, it is possible to exceed XC = 319, which is beyond the right edge of the screen. This condition is discussed from an operational standpoint in AJJ-21, see appendix.

In order to remain compatible with Interdata notation, YC and the least-significant eight bits of XC are numbered with the most significant bit having the least subscript--just opposite to all other scan-converter documentation. The MSB of X is handled separately as XCM; for an illustration of display addressing convention, see Figure 2 of AJJ-21 in the Appendix.

The self-clocked, successive-approximation A/D converters begin a conversion once per raster-scan field, at the trailing edge of DY7. Conversion is inhibited when SDG, the send-data gate to be discussed later, is true. This feature prevents (XC, YC) from changing during a data transaction.

<sup>\*</sup>See Appendix for Data Sheet.

#### 4.6.2 Cursor Generation

The cursor, a moveable single point on the screen, is made to appear by the generation of a narrow pulse properly timed with respect to the raster scan. This pulse is applied to the CUB input (described in section 4.5.7) of each MIU having its CURSOR ON/OFF switch in the on (illuminated) state.

Except for the Slow-Read case to be described later, XC and YC pass through the digital multiplexers shown. The code conversion ROM (the same as that in the DCU) develops the special code used in the DCU for generating X addresses, so that a digital comparison can be made directly. The raster scan location is defined to the nearest 10-point block by DY and DXB from the DCU. The state of the mod-10 counter driven by SCLK and reset by PSL defines the location of a point within that block. When the scan location equals the cursor location, the comparator MATCH output becomes true and the logic shown generates a CUB (cursor unblank) for those displays having their cursor switched on. The cursor is made to blink with a 0.5 second period in order to make it easy to find and to see what color it covers. The blinking can be disabled by closing switch 1 on C26 of the DDI. The comparator is disabled when the DXB5 + DY8 signal, corresponding to the vertical and horizontal blanking intervals, is true.

#### 4.6.3 Full-Screen Enable

The flip-flops which are set by the ERASE DISPLAY buttons and reset by signals RLS (from the DCU and the STORE THRESHOLD buttons), simply generate the FSE (full-screen enable) signals. When FSE is true for a given display, the mask which normally surrounds the color patches and alphanumerics is disabled so that the full screen can be used. FSE is inhibited during retrace time intervals.

#### 4.6.4 Address Multiplexer

The multiplexer at the center-left of the DDI block diagram selects whether the DCU inputs are to be driven from the coordinate converter outputs as they normally are, or from the analyzer. It selects the X and Y scan converter outputs for application to the DCU address inputs IX, IY

when any store command is active (MBA = LOGIC ZERO). In this case, the ninth (most significant) X bit is forced to zero and store commands are disabled for X = 255 since radar data must not appear in the ancillary data area which begins at X = 255 (see Figure 4-8). When all store commands are inactive, MBA is true and the DCU address inputs are driven by the outputs of temporary data storage registers YA, XA and XAM.

#### 4.6.5 LWCA-DISPLAY Controls

The logic shown connected to the READ ON/OFF and WRITE ON/OFF switches and indicators is described functionally by Table 1 of AJJ-21 in the Appendix. The WSI and RSI logic signals which drive the indicators also control operation of the synchronizers and appear as status bits at the ULI inputs.

#### 4.6.6 Computer Interface

The Interdata M48-013 Universal Logic Interface, described in their publication number 29-311, is a circuit card located within the computer itself. Line drivers and receivers for the signals indicated as "from ULI" and "to ULI" in the DDI block diagram have been built onto the ULI. The signals reach the DDI through a multiple twisted-pair cable having connectors at the computer's convenience panel.

The ULI is always operated in its Byte Mode. Data arriving at the DDI from the ULI on DOT 0:7 are loaded into one of three registers, according to load commands LD0, LD1 and LD2 from the control logic. Three of the user defineable command bits COT 4:6 and most of the control lines are used to drive the control logic, causing it to change state (as the computer executes I/O instructions with device number X'8B') according to the diagram in Figure 4 of AJJ-21 in the Appendix. The control logic is implemented as a four-bit sequential machine with two field-programmable 32 x 8 ROMs (see Appendix for data patterns) in its feed-back path. These ROMs have been programmed to cause the control logic to behave as characterized in the state diagram. A different section of one ROM can be selected to alter the behavior of the control logic for hardware tests covered in a later section.

The Read and Write synchronizers match the timing of certain control logic outputs to that of the scan converter. Control logic outputs are directed to the proper display channel by the decoders shown driven by the two-bit display select code SA received in one of the registers. Of these outputs, MDE (Memory Data Enable) and MWE (Memory Write Enable) drive the MIU circuitry directly, while the SLORE (Slow Read Enable) signals permit generation of corresponding CDE (Cursor Data Enable) control pulses following a subsequent MATCH occurrence. CDE pulses can also be generated similarly following a manually initiated send-data sequence. The incidence of any CDE results in the following actions: 1) A one-microsecond pulse is sent to the ULI on its SATNO (interrupt input) line, 2) the 4-bit word now on the RD Buss is stored in a register accessible to the ULI, and 3) the control logic state changes. Control logic, synchronizer, and CDE operation will be exemplified when specific types of data transfers are explained.

A multiplexer, driven by DINS (Data Input Select) from the control logic, selects data from various points in the DDI to be sent over DIN 0:7 to the ULI. Five of the eight status lines SIN 3:7 are used to tell the processor what it needs to know about the control logic state, the condition of the LWCA to DISPLAY indicators, whether or not the scan converter mode switch is in position A, and whether or not the memory buss is available. Examination of the status byte is entirely passive and does not affect DDI operation in any way (the SRG control line is not even connected).

#### 4.6.7 Data Transfers

-

The explanations of the various types of data transfers, contained in the following sub-sections and supported by detailed timing diagrams, parallel those appearing in AJJ-21 of the appendix. Because the same examples have been used, correlation between the software-oriented information in AJJ-21 and the hardware-oriented discussions to follow should provide a thorough understanding of this interface.


#### 4.6.7.1 Write Display Memory

The three different types of write operations are each represented in Examples 1, 2 and 3 of Figure 4-13. The leading edge of the first CMG pulse, occurring in response to execution of an OC instruction as indicated in the corresponding software example, coincides with the appearance of the code OOO on ULI outputs COT 4 through 6. The trailing edge of CMG compels the control logic to enter state RWI.

New data (not shown) appear on ULI outputs DOT 0 through 7 at the leading edge of each DAG pulse, while the control logic changes state at each trailing edge. The mutually-exclusive Load commands LD0, LD1 and LD2 occur during each DAG pulse in states RW1, RW2 and RW3, respectively. The trailing edge of each LD pulse loads the then-stable ULI data outputs into the appropriate register. The data do not all reach their final registers, however, until the last transition of LD2. The extra registers were added so that all 17 memory address bits change simultaneously; thus, avoiding possibility of anomolous behavior in certain situations.

As the control logic leaves state RW3, the Write synchronizer springs into action, driven by MWGI. If WSI is true (write indicator lit), the synchronizer generates an MWG (Memory Write Gate) pulse starting at the next positive edge of the PSL clock (from the DCU) at least 200 nanoseconds after the control logic state transition. At this time, all address bits are in their proper registers, the four-bit color/intensity code to be written is in a register driving the WD buss, and the display select code is at the decoder select inputs so it can direct the MWG pulse onto the proper MWE line. The write operation for one point is thus completed during the MWG pulse. Had WSI been false (write indicator not lit), no MWG would have been issued.

The three examples in Figure 4-13 differ only in the path taken through the control logic states, as determined by COT 4:6 (of the command byte). They each involve writing two points which could be accomplished as in example 3, but in examples 1 and 2, advantage has been taken of common information between the points or compact table organization to shorten the total execution time.



.

.

一位の (日) (日)

Figure 4-13. Write Timing

the state of the s


#### 4.6.7.2 Read Display Memory

The write data transfer just described can be executed only if the scan converter memory buss is available. The normal read display memory operation, example 4 in Figure 4-14, also requires the memory buss. A slow read transfer, example 5 in the same figure, does not need the buss but requires an interrupt service routine in the software and may occupy a lengthy time interval.

Through state RW3, the normal read sequence is the same as a write sequence, except that a different command byte is issued. When the control logic goes from state RW3 to R4, the read synchronizer begins its work. Depending on the current phase relationship between the scan converter and the computer, the MDG pulse ends 1.34 to 3 microseconds after the state transition. At this time, the color-intensity code for the addressed point which had been on the RD buss during MDG, is clocked into a register on the DDI. Because DINS = 0, the outputs of this register reach ULI data inputs DIN 4:7. Note that on the DDI schematic, the inputs and outputs are oppositely numbered; this is another case where the Interdata bit-numbering convention conflicts with that established for the scan converter.

Because up to three microseconds can elapse before the data is ready, a delay should be programmed so that the DRG pulse from the MIU does not happen too early. This DRG pulse, the result of execution of a read instruction--see the corresponding software example--transfers the signals at the ULI data inputs to the computer and sends the control logic back to state RW1. Another point can now be read, or as in the example, a CMG pulse with command byte 010X111X issued to force the control logic into state I.

Should the memory buss not be available (MBA = false), the slow-read sequence (example 5 in Figure 4-14) must be employed to obtain data from the image memories. This sequence, through state RW3, is identical to that of a normal read. Command bit COT 6 can be left as a zero since the fact that MBA is false will force the control logic to follow the proper state sequence, or it can be set to a one in which case the slow read will be performed even if MBA is true.



PARTIES NATIONAL PROPERTY AND P

Figure 4-14. Read Timing

The same of the same


After the third DAG pulse, the control logic enters state SR4, and the SLORG (Slow Read Gate) signal goes true. While SLORG is true, the comparator inputs (XA, YA) supplant (XC, YC) from the trackball and one of the four D-flip flops, enabled by the SA-selected SLORE (Slow Read Enable) line, awaits a MATCH pulse. When this event finally happens, a CDE pulse is generated to snare the proper color/intensity code from the RD buss. Concurrently, the control logic goes to state SR5 and a one-microsecond pulse on the ULI/SATNO line awakens the computer, which shortly thereafter obtains the data by issuing a DRG pulse from the ULI as in example 4.

# 4.6.7.3 Cursor Data Entry

This operation is different from read and write in that it is manually initiated and all data flow toward the computer. While acquisition of the color/intensity code at the cursor position (XC, YC) employs the same lengthy wait-for-the-MATCH process as the slow read, the work is done by the DDI before the computer even becomes involved.

button is pushed, SDG is set to a logic one condition, a two-bit code SC is stored in a register to describe which button was pushed, the corresponding SDE (Send Data Enable) signal is energized, and the corresponding SDI (Send Data Indicator) signal is activated to light the button. As did the SLORE in the slow-read case, the SDE enables a flip-flop to wait for a MATCH, which subsequently generates a CDE pulse to get data onto the RD buss and stuff it into the register on the DDI. At about the same time, the control logic is coerced into state Cl and a one-microsecond pulse on the ULI's SATNO input alerts the computer that the data is ready.

An interrupt service routine then executes instructions--see the software example--so that the ULI outputs shown in Figure 4-15 are generated. The control logic threads its way through states not reached in any other operation, while DINS changes to one and two for the first time in any example. The latter event gives the ULI data inputs access (through the multiplexer) to YC and the eight least significant bits of XC which are



THE PROPERTY.

EXAMPLE 6 - CURSOR DATA ENTRY (Same as Cursor Data Entry Example in Table 2 of AJJ-21 in the Appendix) NOTE: Time scale varies along abscissa.

Figure 4-15. Cursor Data Entry Timing

not allowed to change at this time since SDG is still true. When all data have been obtained, the computer terminates the operation by producing a CMG pulse, together with a 010X111X command byte, to force the control logic back to state I while resetting SDG by means of the RSDG signal. The SD indicator persists in its state for an additional half-second so that it can be seen even when the wait for a MATCH is of short duration.

#### 4.6.8 Hardware Test Switch

Located in C26 of the DDI card, this eight-circuit switch permits certain tests to be performed on the DDI without the ULI. The switch and its capabilities are illustrated in Figure 4-16.




Figure 4-16. Hardware Test Switch

A STATE OF THE STA

### APPENDIX A

Scan Converter Photographs

# Preceding Page BLANK - FILMED




Figure A-1. Scan Converter - Front View




Figure A-2. Scan Conversion Processor - Rear View (Bottom)




Figure A-3. Scan Conversion Processor - Rear View (Top)





Figure A-4. Scan Conversion Processor - Top View Showing Angle Interface Unit and Card 1 of the Coordinate Converter



Scan Conversion Processor - Bottom View of Top Drawer Frame Showing Coordinate Converter Cards 2 and 3 Figure A-5.




Figure A-6. Scan Conversion Processor - Top View of Bottom Drawer Frame Showing DCU and DDI




Figure A-7. Memory Interface Unit - Top View




Figure A-8. Liquid Water Content Analyzer and Scan Conversion Processor

# APPENDIX B

Product Information on Sub-System Modules

# Preceding Page BLANK - FILMED

#### INTERFACE ENGINEERING



INCORPORATED STOUGHTON, MASSACHUSETTS

# DIGITAL TRANSLATOR

# DIGITAL TRANSLATOR

**BINARY ANGLE TO** SCALED BCD MODEL DD107

#### DESCRIPTION

The DD107 Digital Translators accept the binary digital representation of angle (MSB = 180°) and develop the angle scaled BCD equivalent. The translation is performed by normalizing the input data with a scale factor and then converting the result into BCD.

The DD107-5 is a fast, high resolution, ripple-thru translator which accepts up to 15 bits of binary angle data and provides an 18 line BCD output with a resolution of .01°

The DD107-4 accepts a 12 bit binary input and delivers a 14 line 4 digit BCD output. This model contains an input storage register and can be operated in either continuous, data freeze, or sampling modes of operation.

Input and output logic levels are DTL/TTL compatible. Accessory 4 and 5 decimal digit panel displays with decoder-drivers are available as optional accessories.

The translators are fully encapsulated in low profile cubes. Pins are arranged in groups of 7 on .100 centers permitting direct plug-in to wirewrap planes or PC boards.



- FAST - 500 Nanoseconds ☐ PRECISE −0.01° Resolution CONVENIENT -Compact and
  - logic compatible.

#### **APPLICATIONS**

- INTERCOMPUTER CODE CONVERSION
- NUMERICAL ANGLE DISPLAYS
- BINARY CONTROL OF BCD SHAFT POSITIONERS

#### **SPECIFICATIONS**

#### ELECTRICAL

DD107-5

DD107-4

RESOLUTION OUT MODEL

IN 15 Bits 0.01° 12 Bits 0.1°

FULL SCALE ACCURACY 359.99° ±.015°

STORAGE External Internal

LOAD COMMAND (DD107-4)..... Positive True, 100 nanosec. min.

LOGIC LEVELS ..... Positive True DTL/TTL compatible

±.055

True = +2.0V to +5.5V

False = 0V to +0.8VLOADING - Input ...... 4 Standard TTL loads max.

Output ...... 4 Standard TTL loads max. POWER REQUIREMENTS ......+5VDC±5% @ 750 MA

359.9°

#### PHYSICAL


OPERATING TEMP. RANGE ...... 0° to +70°C STORAGE TEMP RANGE ..... -54°C to +85°C RELATIVE HUMIDITY...... 100% non-condensing SIZE...... 3"W x 4"L x 0.4"H 0.250" long min.

WEIGHT ..... 5 ounces



INTERFACE ENGINEERING INC. 386 LINDELOF AVENUE BOX 360 STOUGHTON, MASSACHUSETTS Call (617) 344-7383

The state of the s



270828

PRINTED IN U.S.A.

# INTERFACE ENGINEERING INCORPORATED

STOUGHTON, MASSACHUSETTS

# DISITAL TRANSLATOR

# DIGITAL TRANSLATOR

**BINARY ANGLE** TO **BINARY SINE** MODEL DD108

#### DESCRIPTION

The DD108 angle translators are purely digital devices which convert a binary input angle to the corresponding sine of the angle over an input angular range of 90° or, when operated with external quadrant and complementing logic, provide 4 quadrant operation with both sine and cosine digital outputs. (Refer to Bulletin 271007).

The translators employ parallel ripplethru memories and interpolation logic providing a translation speed limited only by propagation delays. The translation speed, faster than equivalent computer operations, permits the translator to be time shared between using hardware providing the inherent precision of digital processing without tying up a general purpose computer on costly repetitive angle translation routines. Alternatively, the translators avoid the costs and accuracy degradation inherent in analog trig function generators. Both models provide a translation precision of 16 bits. The input resolution of the DD108-A is .088° and the input resolution of the DD108-B is .011°.

Input and output logic levels are DTL/TTL compatible. The translators are packaged in compact fully encapsulated low profile cubes. Pins are arranged as in-line groups of 7 on .100 centers permitting direct plug-in to wire-wrap planes or PC boards.



Call (617) 344-7383

#### **FEATURES**

- $\square$  FAST -0.75 and  $1.2~\mu sec.$
- ☐ FINE .088° and .011° steps
- ☐ PRECISE 16 bit output
- ☐ ACCURATE .005° arctan

#### **APPLICATIONS**

- SYNCHRO CONVERSION
- COORDINATE TRANSLATION
- SIGNAL PROCESSING
- RESOLVER COMPUTATION
- PATTERN GENERATORS

#### **SPECIFICATIONS**


#### ELECTRICAL

- 10 bit binary angle, MSB = 45° LSB = 088° DD 108-A INPUT DD 108-B INPUT. 13 bit binary angle, MSB = 45 LSB = .011 DIGITAL OUTPUT. 16 bit binary magnitude Sine or Cosine ANGULAR RANGE 90° (Refer to bulletin 271007 for Sine and Cosine
- operation over 360 range) TRANSLATION ACCURACY... ± .015% of full scale
- 1.005° arc (Sin/Cos) PROPAGATION DELAY. 0.75 microseconds..... DD 108-A 1.20 microseconds ... ... DD 108-B
- LOGIC .. Positive true, DTL/TTL compatible True = + 2.0V to + 5.5V False = OV to 0.8V
- LOADING Input .. 8 TTI loads max 2 TTL loads max Quiput... DD 108-A..... POWER ... + 5 VDC ± 5% @ 600 ma DD 108-B.... + 5 VDC ± 5% @ 800 ma

#### PHYSICAL

OPERATING TEMP. RANGE ... 0 to 70° C - 54 to + 125° C STORAGE TEMP. RANGE. SIZE AND WEIGHT — DD 108 A, .... 3"W x 4"L x 0.4"H, 5 ounces DD 108-B ..... 3"W x 4"L x 0.8"H, 10 ounces

..... .020" round, gold plated, .250" L min.



INTERFACE ENGINEERING INC. 386 LINDELOF AVENUE BOX 360 STOUGHTON, MASSACHUSETTS

270928

PRINTED IN USA

## INTERFACE ENGINEERING



INCORPORATED STOUGHTON, MASSACHUSETTS

# DIGITAL TRANSLATOR

BINARY ANGLE TO SIN/COS CONTROLLER MODEL DD 109


#### DESCRIPTION

The DD109 Binary Angle to Sine and Cosine Controllers adapt the Model DD108 Binary Angle to Binary Sine translators to full four quadrant sine and cosine operation.

The controllers are purely digital devices which determine the quadrant in which the angle lies, determine the polarity of the sine and cosine outputs from the DD108, and route either the input angle or it's two's complement to the input of the DD108. Inhibit logic is provided for forbidden two's complement codes,

A single control line selects the sine or cosine output function. When the line is Low the combined output 17 bit code represents the sign and magnitude of the Sine of the input angle. When the line is Highthe output 17 bits represent sign and magnitude of the Cosine of the input angle.

The DD109 will accept up to 15 bits in binary angle and can be used with either the DD108A (.088 $^{\circ}$  LSB) or DD108B (.011 $^{\circ}$  LSB).



☐ BOTH SINE AND COSINE OUTPUTS

**FEATURES** 

- ☐ 12 OR 15 BIT ANGLE IN☐ 17 BIT SIGN AND MAGNITUDE OUT
- ☐ ACCURACY + 0.005° ARCTAN

#### **APPLICATIONS**

- SYNCHRO CONVERSION
- SIGNAL PROCESSING
- COORDINATE TRANSLATION
- COORDINATE TRANSLATION
- PATTERN GENERATORS

#### **SPECIFICATIONS**

#### **ELECTRICAL**

Function Select

Polarity (Direct Output)..... I 

Angle to DD108 (MSB = 45°) 

Translation Accuracy (With DD108)

Propagation Delay...... 0.95 usec with DD108A 1,50 usec with DD108B

Logic..... Positive true, DTL/TTL compatible True = +2.0V to +5.5V False • 0 to 0.8V

Loading Input 3 TTL loads max.
Output 10 TTL loads max.

#### PHYSICAL

Operating Temp. Range ...... 0 to 70°C

Storage Temp. Range ..... -62 to + 125°C

Size and Weight ...... 2"W x 4"L x 0.4"H, 4 oz.


INTERFACE ENGINEERING INC 386 LINDELOF AVENUE STOUGHTON MASSACHUSETTS Call (617) 344 7383

me white them we set the same on the se

INTERFACE

NGINEERING

A angle measurement and control



APPLICATION For immediate servicezall – (617) 344-7383

INTERFACE ENGINEERING INC.

386 LINDELOF AVENUE STOUGHTON, MASS. 02072

# Am2502/2503/2504

Eight-Bit/Twelve-Bit Successive Approximation Registers **Advanced Micro Devices Complex Digital Integrated Circuits** 



#### **Distinctive Characteristics**

the second of the second

- Contains all the storage and control for successive approximation A-to-D converters.
- Provision for register extension or truncation.
- Can be operated in START-STOP or continuous conversion mode.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- · Can be used as serial-to-parallel counter or ring counters
- Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### **FUNCTIONAL DESCRIPTION**

The Am2502, Am2503 and Am2504 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-to-digital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.


The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am2502 and Am2504 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input, it can change state at any time except during the set-up time just prior to the clock transition. At the same


time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.

The register is reset by holding the  $\overline{S}$  (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to s state  $Q_7(11)$  LOW, (Note 2) and all the remaining register out, ats GH. The  $\overline{CC}$  (Conversion Complete) signal is also set HIGH at this The  $\overline{S}$  signal should not be brought back HIGH until after the

clock LOW-to-HIGH transition in order to guarantee correct resetting. clock LOW-to-HIGH transition in order to guarantee correct resetting. After the clock has gone HIGH resetting the register, the  $\tilde{S}$  signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the  $O_7(11)$  register bit and the  $O_6(10)$  register bit is set to a LOW ready for the next clock cycle. On the next clock LOWset to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the  $Q_0(10)$  register bit and  $Q_0(9)$  is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into  $Q_0$ , the  $\overline{CC}$  signal goes LOW, and the register is inhibited from further change until reset by a Start signal

In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input, E, on the Am2503 and Am2504 allows devices to be connected together to form a longer register by connecting the clock, D, and S inputs together and connecting the CC output of one device to the E input of the next less significant device. When the Start signal resets the register, the E signal goes HIGH, forcing the Q<sub>7</sub>(11) bit HIGH and inhibiting the device from accepting data until the previous device is full and its CC goes LOW. If only one device is used the E input should be held at a LOW logic level (Ground). If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather tits? See CC signal to indicate the end of conversion. In order to allow complementary conversion the indicate the end of conversion





Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max
DC Input Voltage	-0.5 V to +5.5 V
Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


Am2502XC Am2502XM	Am2503XC Am2504XC Am2503XM Am2504XM	$T_A = 0^{\circ} C \text{ to } + 7$ $T_A = -55^{\circ} C \text{ to}$		CC = 5.0V	±10% Min.	Typ. (Note 1)	Max.	Units
Parameters	Description		Test Conditions			Typ. (Note 1)	THOX.	Cints
v <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = MIN.$ , $I_{OH} = -0.48mA$ $V_{IN} = V_{IH}$ or $V_{IL}$			2.4	3.6		Volts
V <sub>OL</sub>	Output LOW Voltage	W Voltage $V_{CC} = MIN., I_{OL} = 9.6 \text{mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.2	0.4	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts	
I <sub>IL</sub> (Note 2)	Unit Load Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4V			-1.0	-1.6	mA	
I <sub>IH</sub>	Unit Load Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.4V			6.0	40	μА	
(Note 2)	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				1.0	mA	
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>QUT</sub> = 0.0V		-10	-25	-45	mA	
Icc			Am2502	XM		65	85	mA
	Power Supply Current	V <sub>CC</sub> = MAX.		XC		65	95	
			Am2503	XM		60	80	mA
				XC		60	90	
			Am2504	XM		90	110	mA
			Am2504	XC		90	124	1

#### Switching Characteristics $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$

arameters	Description		Min.	Typ.	Max.	Units
t <sub>pd+</sub>	Turn Off Delay CP to Output HIGH		10	26	38	ns
t <sub>pd</sub> -	Turn On Delay CP to Output LOW		10	18	28	ns
t <sub>s</sub> (D)	Set-up Time Data Input		-10	4	8	ns
t <sub>s</sub> (S)	Set-up Time Start Input		0	9	16	ns
tod+(E)	Turn Off Delay E to Q7(11) HIGH	(Am2503/4)		13	19	ns
t <sub>pd</sub> _(E)	Turn On Delay E to Q7(11) LOW	$C_p = H, \overline{S} = L$		16	24	ns
tpwL(CP)	Minimum LOW Clock Pulse Width			28	46	ns
tpwH(CP)	Minimum HIGH Clock Pulse Width			12	20	ns
f <sub>max</sub>	Maximum Clock Frequency		15	25		MHz

Note 1. Typical Limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

2. Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).



## **DEFINITION OF TERMS**

## SUBSCRIPT TERMS:

 $\boldsymbol{H}$  -HIGH, applying to a HIGH logic level or when used with  $\boldsymbol{V}_{CC}$  to indicate high  $\boldsymbol{V}_{CC}$  value.

I Input

L -LOW, applying to LOW logic level or when used with  $V_{CC}$  to indicate low  $V_{CC}$  value.

O Output

## **FUNCTIONAL TERMS:**

Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.

Input Unit Load. One T $^2$ L gate input load. In the HIGH state it is equal to  $I_{lH}$  and in the LOW state it is equal to  $I_{lL}$ .

CP The clock input of the register.

CC The conversion complete output. This output remains HIGH during a conversion and goes LOW when a conversion is complete.

D The serial data input of the register.

 $\bar{\bf E}$  The register enable. This input is used to expand the length of the register and when HIGH forces the  $\Omega_7(11)$  register output HIGH and inhibits conversion. When not used for expansion the enable is held at a LOW logic level (Ground).

Q7(11) The true output of the MSB of the register.

 $\overline{Q_7}$  (11) The complement output of the MSB of the register.

 $Q_i$  i = 7(11) to 0 The outputs of the register.

 $\overline{\mathbf{S}}$  The start input. If the start input is held LOW for at least a clock period the register will be reset to  $Q_7(11)$  LOW and all the remaining outputs HIGH. A start pulse that is LOW for a shorter period of time can be used if it meets the set-up time requirements of the  $\overline{\mathbf{S}}$  input.

DO The serial data output. (The D input delayed one bit).

## **OPERATIONAL TERMS:**

The state of the s

IIL Forward input load current.

IOH Output HIGH current, forced out of output VOH test.

IOL Output LOW current, forced into the output in VOL test.

I<sub>IH</sub> Reverse input load current.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

VIH Minimum logic HIGH input voltage.

VIL Maximum logic LOW input voltage.

V<sub>OH</sub> Minimum logic HIGH output voltage with output HIGH current I<sub>OH</sub> flowing out of output.

 $\mathbf{V}_{OL}$  . Maximum logic LOW output voltage with output LOW current  $I_{OL}$  flowing into output.

SWITCHING TERMS: (Measured at the 1.5V logic level).

 $t_{pd-}$  . The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition,

 $t_{\rm pd+}$  . The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition,

 $t_{pd}\!=\!(\bar{E})$  . The propagation delay from the Enable signal HIGH-LOW transition to the  $Q_7(11)$  output signal HIGH-LOW transition.

 $t_{pcl+}(\vec{E})$  The propagation delay from the Enable signal LOW-HIGH transition to  $\Omega_7(11)$  output signal LOW-HIGH transition.

 $t_s(D)$  Set-up time required for the logic level to be present at the data input prior to the clock transition from LOW to HIGH in order for the register to respond. The data input should remain steady between  $t_s$  max. and  $t_s$  min. before the clock.

 $t_{\varsigma}(S)$  Set-up time required for a LOW level to be present at the S input prior to the clock transition from LOW to HIGH in order for the register to be reset, or time required for a HIGH level to be present on S before the HIGH to LOW clock transition to prevent resetting.

 $t_{pw}(CP)$  The minimum clock pulse width (LOW or HIGH) required for proper register operation.

#### Am2502/3 TRUTH TABLE

Time	In	pu	ts					Out	puts				
tn	D	$\bar{s}$	Ē	Do	07	06	$Q_5$	04	03	$\alpha_2$	01	00	CC
0	×	L	L	×	X	X	×	X	Х	X	X	X	×
1	D7	н	L	X	L	н	н	H	H	Н	н	Н	н
2	D <sub>6</sub>	н	L	D7	D7	L	Н	Н	н	н	H	Н	Н
3	D <sub>5</sub>	Н	L	D <sub>6</sub>	D7	D <sub>6</sub>	L	н	н	Н	н	Н	Н
4	D <sub>4</sub>	H	L	05	D7	D6	$D_5$	L	н	H	Н	Н	Н
5	D <sub>3</sub>	н	L	D <sub>4</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	L	н	н	Н	н
6	D <sub>2</sub>	н	L	$D_3$	D7	06	05	04	03	L	H	Н	H
7	Di	Н	L	D <sub>2</sub>	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	$D_2$	L	H	Н
8	Do	H	L	Di	D7	$D_6$	05	D <sub>4</sub>	$D_3$	$D_2$	Di	L	Н
9	×	Н	L	Do	07	D <sub>6</sub>	05	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$D_0$	L
10	X	X	L	X	D <sub>7</sub>	D <sub>6</sub>	$D_5$	04	$D_3$	$D_2$	$D_1$	Do	L
	×	×	н	×	н	NC	NC	NC	NC	NC	NC	NC	NO

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care


NC = No Change


Note: Truth Table for Am2504 is extended to include 12 outputs.

The state of the s

#### USER NOTES FOR A/D CONVERSION

- The register can be used with either current switches that require a low voltage level to turn the switch on, or current switches that require a high voltage level to turn the current switch on. If current switches are used which turn on with a low logic level the resulting digital output from the register is active LOW. That is, a logic "1" is represented as a low voltage level. If current switches are used that turn on with a high logic level then the digital output is active HIGH; a logic "1" is represented as a high voltage level.
- For a maximum digital error of ±½LSB the comparator must be biased. If current switches that require a high voltage level to turn on are used, the comparator should be biased +1/2LSB and if the current switches require a high logic level to turn on then the comparator must be biased -1/2LSB.
- 3. The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion.
- The register can be used to perform 2's complement conversion by offsetting the comparator 1/2 full range  $+\frac{1}{2}$  LSB and using the complement of the MSB  $Q_7$  (11) as the sign bit.
- 5. If the register is truncated and operated in the continuous conversion mode a lock-up condition may occur on power-on. This situation can be overcome by making the START input the OR function of CC and the appropriate register output.





Am2502/3 L		In	put	Fa	nout
Input/Output	Pin No.'s	Unit LOW	Load HIGH	Output HIGH	Outpu
Ē (2503)	1	2	2		
DO (2502)	1	-	-	12	6
CC	2		-	12	6
$Q_0$	3		_	12	6
Q <sub>1</sub>	4	-	-	12	6
02	5	-	-	12	6
$o_3$	6		-	12	6
D	7	2	2	-	
GND	8	_		-	_
CP	9	1	1	-	_
S	10	1	2	-	-
04	11	-	_	12	6
Q <sub>5</sub>	12	-	-	12	6
Q <sub>6</sub>	13	_	-	12	6
Ω <sub>7</sub>	14	-	-	12	6
Ω <sub>7</sub>	15	-	-	12	6
v <sub>cc</sub>	16	-	-	-	_

MSI INTERFACING RULE	CING RULES
----------------------	------------

Interfacing Digital Family	Equiv Input Un HIGH	
Advanced Micro Devices 9300/2500 Series	, 1	1
FSC Series 9300	1	1
Advanced Micro Devices 54/7400	1	1
TI Series 54/7400	1	1
Signetics Series 8200	2	2
National Series DM 75/85	1	1
DTL Series 930	12	1


Am2504 L		In	put		nout
Input/Output	Pin No.'s	LOW	Load HIGH	Output HIGH	Output
E	1	2	2	-	-
DO	2	-	-	12	6
CC	3	_	-	12	6
O <sub>0</sub>	4	-	-	12	6
Q <sub>1</sub>	5	-	-	12	6
02	6	-	-	12	6
$\alpha_3$	7	-	-	12	6
O <sub>4</sub>	8	-	-	12	6
05	9	-	-	12	6
NC	10	-	-	-	-
D	11	2	2	-	-
GND	12	-	-	-	-
CP	13	1	1	_	-
S	14	1	2	-	-
NC	15	-	_		_
$a_6$	16	-	-	12	6
07	17	_	-	12	6
Q <sub>8</sub>	18	-	_	12	6
$Q_9$	19	-	-	12	6
Ω <sub>10</sub>	20	-	-	12	6
011	21	-	-	12	6
NC	22	-	-	_	
Q <sub>11</sub>	23	-	-	12	6
V <sub>CC</sub>	24	_	-	-	-


A - 2504 LOADING BULLES (IN LINUT LOADS)

NC = No Connection


## INPUT/OUTPUT INTERFACE CONDITIONS


## Voltage Interface Conditions - LOW & HIGH






A Comment of the Comm






with your of the latter to work in the total the winds of the

## Am2502/3/4 APPLICATION Continuous Conversion Analog-to-Digital Converter




This shows how the Am2502/3/4 registers are used with a Digital to Analog converter and a comparator to form a very high-speed continuous conversion Analog to Digital converter. Conversion time is limited mainly by the speed of the D/A converter and comparator with typical conversion rates of 100,000 conversions per second. A 10-bit continuous conversion can be performed by connecting  $\mathbf{Q}_1$  to  $\mathbf{Q}_3$  and using  $\mathbf{Q}_1$  as the conversion complete signal. The comparator can be the Am111 precision comparator, Am106 high-speed comparator, or Am686 very high-speed comparator.



ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product.

## PIN DESIGNATIONS AND CONNECTIONS



## **SPECIFICATIONS**


## ELECTRICAL

ELECTRICAL	
PARAMETER	VALUE
ACCURACY(1)	±4 minutes ±0.9 LSB
RESOLUTION	14 Bits
CODING	natural binary 'angle'
DIGITAL OUTPUT	paratlel, positive logic, DTL/TTL levels, 14 angle data, 1 inhibit and 1 converter busy line
90V rms I	-L 400 Hz into $-$ f0K $\Omega$ min. L-L balanced (ESDC-L) -L 400 Hz into 600K $\Omega$ min. L-L balanced (ESDC-H) -L 50-400 Hz into 4M $\Omega$ min. L-L balanced (ESDC-6)
SYNCHRO INPUT RATES(*) 0 to 360 °/sec., full a 0 to 180 °/sec., full ac	
RESOLVER INPUT(2)(3) 11.8V rms 90V rms	L-L 400 Hz into 10K $\Omega$ min. L-L balanced (ERDC-L) L-L 400 Hz into 600K $\Omega$ min. L-L balanced (ERDC-H)
RESOLVER INPUT RATES(5)	0 to 360°/sec., full accuracy 180°/sec.², 1 LSB error
REFERENCE INPUT(2)(3)	26V at 5mA rms 400 Hz (ESDC or ERDC-L) 115V at 0 6mA rms 400 Hz (ESDC or ERDC-H 115V at 2.5mA rms 50-400 Hz (ESDC-6)
POWER SUPPLY REQUIREMENTS	(4) +15V at 75mA, -15V at 50mA, +5V at 400mA
supplies and ±10% amplitude a (2)Other input voltages and freque (3)Transformer isolated. (1)Available for use with ±12V supplies.	incles available.
ENVIRONMENTAL	
TEMPERATURE RANGES	
OPERATING	-55°C to +85°C (ESDC-H, L, or 6-1) 0°C to +70°C (ESDC-H, L, or 6-3)
STORAGE	-55°C to +125°C
OTHER ENVIRONMENTAL MEETS REQUIREMENTS OF I	MIL-STD-202C; METHODS 204A, 106B, 107B, 101B

## ORDERING INFORMATION

To order, specify model desired, followed by the designation of the operating tem perature range required (e.g. ESDC-6-1).

### MECHANICAL



#### **Timing**

Figure 6 shows the timing waveforms of the converters. Whenever an input angle change occurs, the converter changes the digital angle in steps of 1 LSB, and generates a CONVERTER BUSY pulse. During the  $3\mu s$  "busy" pulse, the output data is changing and should not be transferred into the computer output buffer. The converter will ignore an INHIBIT command applied during the "busy" interval until that interval is over. A simple method of interfacing to a computer is to: (a) apply the inhibit, (b) wait  $5\mu s$ , (c) transfer the data, and (d) release the inhibit.

Although the computer usually will require that the data be synchronized and loaded as described above, it can be readout asynchronously into a holding register using the trailing-edge of the "C" signal to effect the parallel transfer. This is shown in Fig. 7. In this configuration the data out of the register will change smoothly fromen toen + 1.

Figure 6: Timing




Figure 7: Asynchronous Parallel Transfer





Figure 10: Typical Error, Minutes, Each Quadrant, 25°C for ESDC



### **Testing**

Because of the high accuracy of these converters, only laboratory-grade synchro or resolver substitution boxes or standards can be used. To avoid costly test equipment, we invite you to use DDC's facilities for "source inspection," at no extra cost.

To test the unit, arrange your test equipment as shown in Figure 8. A lamp-driver or suitable readout is necessary for each of the data outputs. We recommend the circuit shown in Fig. 5C. The Synchro Standard is set to the test angles. The angles corresponding to the lights which are on are added and compared with the standard angle. Maximum observed error shall be less than  $\pm 4$  minutes  $\pm 0.9$  LSB over the temperature range. A table of angles versus bits is given in Fig. 9. A typical room-temperature error curve is shown in Fig. 10. Each quadrant is identical, and error has been shown for the first quadrant. Error limits are also indicated for temperature extremes.

Figure 8: Test Configuration





Figure 9: Angles vs. Bits



## AMPEX

Ampex Computer Products Corporation 13031 West Jefferson Boulevard Manno del Rey, Col Fornia 90291

AMPEX CORE
MEMORY
MODULES,
250 NANOSECOND
ACCESS AND
650 NANOSECOND
CYCLE TIMES

2065

## Fast and compact

The Ampex 2065 core memory is firster and more compact than any other 20-bit word length memory available to the OEM. Access time 250 ms cycle time 650 ms. It measures only 8 inches high x 10 inches deep x 2 inches with

#### Unequaled packing density

You can store more than 160,000 bits in a simile 2065 module which occur as only 170 cubic inches in your system. All circuitry is packaged on three removable printed circuit bourds—data register, drive, and planar core-stack. The compact dimensions of the 2065 provide inherent packaging flexibility which is superior to that of large single board systems. As a result, you have more space available for other important system functions.

Quality assured reliability

The 2065 has more built-in reliability than any comparable OEM memory. All critical areas of the memory receive extra attention, and design simplicity is followed throughout. Conservative derating practices, device qualification, and careful component specification further ensure overall reliability. Ruggedized construction used throughout the memor, makes it particularly suited to industrial applications, Every stage of the manufacturing process is closely monitored by the Ampex Quality Assurance Department in coordance with MIL-Q-9858A

#### Simple interface, easily expandable

Up to eight 8K × 20 modules can be combined in parallel for a capacity of 65,536 20-bit words. This flexibility permits the addition of memory capacity in increments to meet changing system requirements. Longer words can also be accommodated by cs. nibrining modules. The use of module select decode and negative TRUE open collector outputs makes interfacing extremely simple.

## Faster switching, broader margins

The 2065 uses 18-mill temperature stable cores to provide fast switching and broad operating margins across the full 0°C to 55°C operating temperature range. Cooling requirements are also simplified. The planar stack consists of up to twenty 8,192-core mats with an integrated circuit diode decode matrix.

#### Maximum output, less noise

Coupled noise is reduced, and a maximum output signal is provided by high density core packaging which permits shorter sense, X and Y lines. Cores are aligned in a double-herringbone pattern with a center-to-center specing lin the sense/digit winding direction) of less than one-half the core diameter. Precise care alignment is maintained by a proprietary silastic bonding which dissipates care switching heat and minimizes temperature gradients by providing a thermal path to the substrate.

Only two voltages are required 4-5 and -15.


## Temperature compensated

There is no need for power supply temperature compensation, since drive current sources are temperature compensated in each module.

All the interconnections within the module between circuit boards are provided. No additional low level back panel wiring is required.

## Modular interchangeability

Complete module to-module uniformity is provided by optimization of memory timing, drive currents, and threshold levels in each module. Your field support and spares requirements are greatly simplified by the ability to interchange any module within a system or between different systems. Each module is a complete memory with self contained data register and timing and control functions.



Transfer of the

2065

The state of the s

### 2065 specifications

Access time Cycle time Capacity

2,048, 4,096, <u>8,192</u> words of 10, 16, 18 or <u>20</u> bits in a single module. Expandable in modules to a capacity of 65,536 words. longer words can also be accommodated by combining modules.

Read-Restore Read-Modify-Write TTL negative TRUE logic is used.

Interface characteristics Standard input

Address input Start input cycle (SIC) Read-modify-write control Module select inputs (used to address separate modules in a multi-module system)

Data output

busy)

End of cycle signal

DC power requirement

| Regulation | Current (Max) | ±3% | 7.2 amps (20 bits) | ±5% | 4.5 amperes source

4.0 lb

8.0 inches (203.2 mm) high

10.0 inches (254.0 mm) deep

Environment

Up to 90% relative humidity with no condensation

-55°C to +85°C ambient

Up to 95% relative humidity with

Byte control (2 bytes maximum) Available options


Zone control (2 zones maximum) External logic clear (Internal logic reset to ready)

External memory register reset (Output lines at high logic state) External memory register transfer (For byte or zone control) Metal extractor handle

Metal covers


Typical Input Receiver

Typical Output Driver



\*R1 and R2 will be as shown unless otherwise specified

Little in U.S.A. C-341, 11/72



## 1800 SERIES

AMPEX

Ampex Computer Products Corporation 3031 West Jefferson Boulevard Marina del Rey, California 90291

AM PEX
CORE MEMORY
SYSTEMS USING
1800 SERIES
MODULES

\*

#### Tailored to your needs


Complete Ampex 1800 Series core memory systems are designed to provide exactly the configurations and capacities you need for specialized OEM systems—at off-the-shelf prices. There are standard configurations which accommodate from two to eight memory modules. Any desired combination of standard or special interfaces, power supplies, testers, or blowers can be specified. System. capacity extends all the way to 65,536 18-bit words. Word size is completely flexible - 9, 12, 18 bits or longer if you choose Access times are 230, 250, or 340 nanoseconds, and cycle times are 600, 650 or 850 nanoseconds, depending on the model you select. (Detailed performance and specification data on 1800 Series core memories is contained in Individual Ampex product sheets on the following models: 1860, 1865, 1885, and the ruggedized 1800M Series.)

## Lower design costs

You get a customized memory system — ready to plug in — for only a little more than module prices. You save even more maney and time because your available design manpower can devate more effort to other portions of the system.

### Higher packing density

Each of the basic 1800
Series memory configurations is carefully designed to provide maximum compactness and space-saving. You can build a complete Ampex memory system into your own system without sacrificing space required for other important system functions.



## Standard or special interfaces

There are no interface problems when building the 1800 Series into your system. A standard interface is included, and space is provided in the memory card cage for any special interface you may require. If you wish, we also can supply special interface cards designed to your specification.

## Fast, reliable, and expandable

The 1800 system is more than a fast, modular, building block memory customized to your specific requirements, it also has traditional Ampex reliability, full temperature range performance, and interchangeability. The MTBF is 10,000 hours, with

an operating range from 0°C to 55°C. For applications requiring a ruggedized memory, the 1800M Series with an extended 0°C to 70°C temperature range and resistance to shock, wibration and dust can be specified. All Ampex 1800 Series memories are completely uniform from module-to-module and can be interchanged within a single system or between different systems.

## Optional subsystems


You can select as many or as few subsystems as you need. These include 115V or 220V blower assemblies, one or two 115V or 220V power supplies, and an online tester which can completely check-out total system operation. Standard connectors are supplied with all configurations.

## AMPEX


Ampex Computer Products Corporation 13031 West Jefferson Boulevard Marina del Rey, California 90291

1800

1





Two module configuration with interface card, power supply, connector assembly, and blower assembly.




Eight module configuration with I/O connector, and space for interface.

An optional on-line tester capable of completely checking-out total system operation is available with most 1800 Series module configurations. Optional 115V or 220V power supplies also can be selected, as well as optional 115V or 220V blower assemblies. All configurations have standard connectors.






Eight module configuration with two power supplies, blower assembly, I/O connector, and space for interface.



Four module configuration with power supply, blower assembly, I/O connector, and space for interface.



Four module configuration with power supply, blower assembly, I/O connector, air inlet grill, and space for interface.

Litho in U.S.A. C. 330 11/72

Conrac's RHM19 is a compact, 100% solid-state, red green-blue input color monitor designed to meet rigid performance requirements yet remaining simplified enough to permit operation by inexperienced personnel. It is available in a cabinet model for mounting on slides in 19" racks (taking up only 21" of vertical space) or for pedestal or ceiling mounting, permitting considerable flexibility in systems application. Its all-solid-state circuitry provides maximum stability, long life, low power drain (250 watts) and a minimum of heat. Its modular design and quick-disconnect circuit boards permit rapid replacement of circuits and ease of maintenance.

An independent, regulated second anode supply, plus regulation of the low voltage supply provides extremely stable pictures which will not change size or brightness as the AC line voltage varies between 105 and 130 volts or 210 and 260 volts. All power supplies incorporate current limiting and failure protection circuits.

The control of the contrast has been achieved by incorporating a unique automatic tracking system. The performance of this automatic system is greatly improved over the "three-gang potentiometer." This system is comprised of integrated circuit operational amplifiers and discrete components in a novel circuit to insure that the gain of all three video channels remain identical. A luminance ("Y") matrix is provided to permit viewing color pictures in monochrome and to facilitate testing. Brightness is controlled by the pulse addition technique to insure good gray-scale tracking and simplified setup procedures. Brightness pulses are generated in the monitor and synchronized to add to the video signal during horizontal retrace time. The amplitudes of the brightness pulses are adjusted from a single control on the front panel. This advantage makes the RHM19 monitor unique in the RGB field.

A vertical interval test switch on the front panel enables the operator to examine a test signal appearing in the vertical interval. An input video attenuator switch is provided with the following functions: OFF, Minus 6 dB, Zero dB, Monochrome.

All radial convergence controls, dynamic and static (DC), are located conveniently in the front panel. Dynamic correction is also applied to the blue lateral corrector. Dynamic pin-cushion correction is applied to both horizontal and vertical deflection systems. Complete control of individual guns allows the operator to turn on the beams in any combination in any desired sequence. This feature, coupled with an "Operate-Setup" switch and a color "On-Off" control switch, makes setup of the RHM19 easy and rapid.


Input level compensation to permit balance of incoming signals is accomplished by keyed back porch clamps in each channel to accurately maintain black level.

The standard instrument is supplied with three sets of parallel coaxial connectors. It is optionally


(continued

## RED, GREEN, BLUE TRANSISTORIZED COLOR VIDEO MONITOR

Model RHM19



RHM19/C



RHM19/RS

CONFAC

available with dual A-B inputs with a front panel switch allowing either of two video signals to be viewed. With this option the unit is supplied with single input terminated connectors for red, green. and blue on both channels A and B.

In addition to the above features, the RHM19 also offers a built in degausser, an underscan switch which permits inspection of the picture edges, electrical centering controls, a bonded safety shield on the kinescope for easiest possible tube cleaning, a coarse and a vernier tuning for the screen, locked trap doors for controlled operation and a conveniently located tally lamp which can be illuminated with either white or red

This equipment complies with Department of Health, Education and Welfare rules – Part 78 — relating to X Radiation.

## **Specifications**

## TECHNICAL DATA

TECHNICAL DATA Input Power: 250 watts at 120/240 volts 60 Hz (525/60 N.T. S.C.), 50 Hz input power optional. All performance specifications will be met while the line voltage varies from 105 to 130 or from 210 to 260 volts AC. A three-wire line cord, six feet long, with twist-lock disconnect is furnished.

long, with twist-lock disconnect is turnished.

Video Signal: 0.35 volts p-p minimum. Sync negative at monitor input. 0.3 volts p-p minimum non-composite.

Video Input Impedance: High impedance bridging. Three sets of parallel coax input connectors. (Optional: The monitor may be ordered with two sets of inputs with a knob on the front panel to permit selection of Channel A or Channel B with remote switching between channel A and channel B. All inputs are 75 ohm single ended. It is possible to provide loop through operation with both channel A and channel B by use of "T' connectors.)

Sync: Optional operation: Internal sync, external sync, or separate H and V drive. Parallel connectors for external 1-8 volts p-p for V drive. 1-8 volts p-p negative.

Video response: Flat to 7 MHz on each of three channels.

Linearity: Within 2% of picture height.

Kinescope: A 19301P22 tube, incorporating an etched laminated safety shield and controlled phosphors.
CONTROLS, CONNECTORS, ADJUSTMENTS

Primary Group, Front Panel: Power (with optional A-B input selector) Input attenuator monochrome switch Preset and manual brightness Contrast

Contrast
Secondary Group, Front Panel:
Red, green, and blue fine screens
Red, green, and blue coarse screens
Red, green, and blue on-off switches
Brightness calibrate
Horizontal and vertical hold Green and blue gain

Degaussing switch Degaussing switt Vertical linearity Setup-operate Height Focus Scan size VIT-operate Width

## Adjustments, Top Front Panel:

20 convergence controls Vertical and horizontal centering


Vertical and horizontal centering
Rear Apron:
Internal-external/remote sync-selector switch
Internal-external H and V drive switch
Red, green and blue parallel video input connectors
Channel "A' input red, green and blue (optional)
Channel "B' input red, green and blue (optional)
Horizontal drive parallel connectors
Vertical drive parallel connectors
Vertical drive parallel connectors
Remote A-B connector (optional)
Twist-lock AC connector
AC outlet
Line fuse
Tally light connector
CONSTRUCTION

CONSTRUCTION

The RHM19 is constructed of heavy gauge aluminum while wave soldered high-grade glass-epoxy boards are used for solid-state circuitry. Stranded Teflon insulated wires and high quality components are utilized. Panels and cabinets are finished in deep umber gray.

## MECHANICAL

RHM19/C Cabinet	Net Weight 101 lbs. 45.9 kilos	127 lbs. 57.6 kilos
RHM19/RS Rack Mount	102 lbs. 46.3 kilos	128 lbs. 58.1 kilos
RHM19/Y Bail Mount	102 lbs. 46.3 kilos	128 lbs. 58.1 kilos
M3 3-wheel dolly	22 lbs. 10.0 kilos	25 lbs. 11.3 kilos
M4 Pedestal mount	18 lbs. 8.2 kilos	20 lbs. 9.0 kilos
M5 Ceiling mount	8 lbs. 3.6 kilos	10 lbs. 4.5 kilos



Connac Division, 600 North Rimsdale Avenue, Covina, California 91722 / (213) 966-3511 CORPORATION



## MEASUREMENT SYSTEMS, INCORPORATED

# TRACKBALL MODEL 628

for

GRAPHIC DISPLAYS

AIR TRAFFIC CONTROL

RADAR CURSORS

MACHINE TOOL CONTROL



A small size trackball built to meet rugged environmental requirements is now available from stock in sample quantities.

## EASY TO OPERATE

The Model 628 trackball is a fast and accurate 2 axis manual positioning device requiring a minimum amount of operator training and skill. Electrical signals proportional to magnitude and direction are resolved into X and Y components as the ball is rotated by the operator. Typically, bi-directional optical encoders are used that produce TTL pulses on an "up-count" or a "downcount" line.

## **DESIGN FEATURES**

A 3 inch dia, ball in a 4.5 inch square package only 2.25 deep make this product a real space saver suitable for all but the most compact console designs. A drip-proof seal is standard on all

## SMOOTH MOTION

Unique bearing and pick-off wheel designs provide this unit with the lowest operating force available. Tangential force required to move the ball in any direction is less than 2 ounces. Additional friction can be readily added to hold the ball from turning for turbulent environment applications.

## MODEL 628 square waves

Uses long life optical shaft encoders that produce square waves in quadrature as the ball is rotated. The standard rate is 300 complete cycles per rotation of the ball. Output levels are TTL compatible, positive 5 volt. Other pulse rates available.

## MODEL 628-1 potentiometer

Features multi-turn potentiometers that rotate full range for 3 turns of the ball. Resolution is .03% for standard 10k ohm potentiometers. Other resistance values are available.

## MODEL 628-4 TTL pulses


Identical to the 628 described above but with an additional logic circuit built into the package. Output becomes TTL pulses on an "up-count" line or a "down-count" line depending upon direction of rotation.

REPRESENTED R.

DEC. 73

MEASUREMENT SYSTEMS, INC. . . . 523 WEST AVENUE, NORWALK, CONN. . . . 203 838-5561.

## MODEL 628 TRACKBALL



## SPECIFICATIONS

Weight	Less than 2 lbs
Tracking Force	Nom 1.5 oz, Max 2.0 oz
Housing	Aluminum Casting, Black
Environmental Seal	Drip Proof MIL-STD-108
MTBF	25,000 Hours
Power Requirements, Optical	+ 5vdc, 400ma
Connector	Amphenol 67-02E-14-12P
Counts per Revolution	300 Standard, other counts available

628 Optical Square Waves in Quadrature +5V 628-1 Multi-turn 10k ohm, 1 watt, .03%,	MODEL NO.	RESOLVER	OUTPUT, EACH AXIS
	628		
	628-1		
	628-4	Optical Encoders	TTL Pulses on "Up" or "Down" line

SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

MEASUREMENT SYSTEMS, INC. . . . 523 WEST AVENUE, NORWALK, CONN. . . . 203 838-5561.



# GENERAL PURPOSE, ANALOG-TO-DIGITAL CONVERTERS

## **ADC-MA SERIES**

#### FEATURES

- ▶ 10 & 12 Bit Resolution
- ► Selectable Input Ranges
- ▶ 20 & 40 µsec. Conversion Times
- ▶ Unipolar or Bipolar Operation
- ▶ Input Buffer Option
- ▶ Parallel & Serial Outputs


#### GENERAL DESCRIPTION


The ADC-MA series A/D converters consist of 10 and 12 bit resolution models with 20 or 40 microsecond conversion times. These units feature high performance and versatility at a low price.

The exceptional versatility of the ADC-MA series is seen in the following features. Single-ended input voltage ranges of 0 to +5V, 0 to +10V,  $\pm5V$ , and  $\pm10V$  are pin selectable by the user. In addition, an internal high input impedance buffer amplifier is available as an option. This amplifier gives an input impedance of 1000 megohms on all voltage ranges. Without the amplifier the input impedances are 2.5K, 5K, and 10K ohms on 5V, 10V, and 20V full scale ranges respectively. Digital output data is available in either parallel form or serial NRZ format with synchronizing strobe pulses. Serial data is straight binary for unipolar operation and offset binary for bipolar operation. Parallel data is straight binary for unipolar operation and offset binary or two's complement for bipolar operation. The ADC-MA units can operate either internally or externally clocked. In addition, the internal clock rate can be decreased by use of an external

The ADCMA series uses the successive approximation technique to achieve excellent linearity, speed, and stability. Temperature coefficient is held to ±30ppm/°C for gain and ±5ppm/°C for offset in unipolar operation. Tight temperature tracking of the weighted current sources results in monotonic operation with no missing codes over the 0°C to 70°C temperature operating range.

These converters are encapsulated in a 4  $\times$  2  $\times$  0.4 inch imodule with DIP compatible 100° by spacing. Input power requirements are ±15VDC and ±5VDC and are available from Datel's line of modular power supplies. All digital inputs and outputs are DTL/TTL compatible.






	ADC-MA108	ADC-MA128				
NPUTS						
Analog Input Range	0 to +5V FS, t					
Input Overvoltage	±15V without d					
Input Impedence	1150 Without d	amage to unit				
0 to +5V F3 Range	2.5K ohms	2.5K ohms				
15V and 0 to +10V FS Range	5K ohms	5K ohms				
±10V FS Range	10K ohms	10K ohms				
With Optional Input Buffer	1000 Megohms	1000 Megohms				
Start of Conversion	duration of 100 nsec. min. Rise	b. to +5.5V max. positive pulse, DC coupled, with of 100 nsec. min. Rise and fail times 500 nsec. max. FL loads. Logic "1" resets converter. Transition to 'initiates conversion.				
Clock Input	Must be connected to Clock Output to use internal clock. Clock Input can also be used with an external clock.					
Clock Rate	Rate is internally set to give maximum conversion rate of 20					
Clock Held	or 40 µsec, per conversion. This time may be increased with					
	an external capacitor connec					
	Rate) and pin 36 (Clock Out).					
DUTPUTS Parallel Output Data	10 Lines of data  Data is held until next convers capable of driving 5 TTL loads.  V out (Logic * V out (Logic *	'0'') <b>&lt;</b> +0.4∨				
Coding		. , - 12.40				
Unipolar Operation	Straight Binary, positive true.  Offset Binary or Two's Comple	man•				
Bipolar Operation						
Serial Output Data	NRZ (nonreturn to zero) suc generated during conversion v straight binary for unipolar op bipolar operation. Output will complement is not available wit	with MSB first. Serial data is peration and offset binary for 1 drive 10 TTL loads, Two's				
Strobe Output	Available for serial data sync usable on strobe pulse leading					
EOC (End of Conversion)	Conversion status output. Logic "0" for conversion complete, Logic "1" during reset and conversion period. Will drive 10 TTL loads.  Complement of End of Conversion output, Logic "1" for conversion complete and Logic "0" during reset and conversions.					
Clock Output	sion period. Will drive 7 TTL loads.  Internal clock pulse train output gated on during conversion time.					
Signel Output	Output of optional internal buffer amplifier.					
PERFORMANCE						
Resolution	10 Bits (one part in 1024) ±.05% FS ±%LSB	12 Bits (one part in 4096) ±.012%FS ±%LSB				
Linearity Temp. Coefficient of Gain Temp. Coefficient of Zero	±%LSB ±30 ppm/°C max. of Reading	±½LSB ±30 ppm/°€ max. of Reading				
Unipoler	±5 ppm/°C max. of Range	±5 ppm/°C max, of Range				
Bipoler	±10 ppm/°C max. of Range	±10 ppm/°C max. of Range				
Conversion Time, max	20 or 40 μsec.	20 or 40 µsec.				
	(depending on model)	(depending on model)				
Power Supply Sensitivity						
(tracking ±15V supplies)	+20 com/%	1 :20 (9				
Gain	±20 ppm/% ±10 ppm/%	±20 ppm/% ±10 ppm/%				
POWER REQUIREMENT (with input buffer amplifier)	+15VDC ±0.5V @ 40mA, max. -15VDC ±0.5V @ 45mA, max. + 5VDC ±0.25V @ 200mA, max.					
PHYSICAL-ENVIRONMENTAL Operating Temperature Range Storage Temperature Range Relative Humidity Case Size Case Material Pins Weight	0°C to 70°C -55°C to +85°C Up to 100% non condensing 4" x 2" x 0.4" Black Diallyl Phthalate per MIL 020" round, gold plated, 250° 8 oz (227 grams)					

## TECHNICAL NOTES

The ADC MA series contains an internal clock which is set to the maximum conversion rate. This rate may be decreased by connecting an external capacitor between pins 31 and 36. The approximate capacitor value to achieve the desired conversion time is shown in the table at the bottom of the next page. The longer conversion time obtained in this manner does not improve accuracy but it does permit compatibility or synchronization with interfacing equipment for many applications. To use the internal clock a jumper must be connected between pins 35 and 36. For external clocking, which may be desirable in some applications, the jumper is removed and the external clock applied to pin 35. Use a symmetrical 0 to +5V square wave with a minimum 3.0 usec. period for the 40 usec. converters and a minimum 1.6 µsec. period for the 20 µsec. converters. The Start Convert pulse should have a minimum 100 nsec. width and should not be made too long since clocking begins on the falling edge of this pulse and, therefore, its width is part of the total conversion time.

Analog inputs are connected to pin 6 for 10V ranges and pin 5 for the 20V range when the input buffer amplifier is not used. The input impedances in these cases are 5K ohms and 10K ohms respectively. For the 0 to 5V range, pin 5 is connected to pin 20, thus paralleling the two internal 5K resistors to give a 2.5K ohm input impedance at pin 6.

The end of conversion or status pulse is available at pin 33 and its complement EOC is available at pin 43. Normally the EOC output is used to control the mode of the input sample and hold. Serial output data is available at pin 32 in straight binary code for unipolar operation or offset binary for bipolar operation. Nonreturn to zero (NRZ) format is used and the data is valid at the leading edge of the strobe pulse. Parallel data output is straight binary for unipolar operation and offset binary or two's complement for bipolar operation. Two's complement is obtained by using the complemented MSB output at pin



## OUTPUT DIGITAL CODING, ADC-MA SERIES

## ADC-MA12B (12 BITS)

UNIPOLAR IN	PUT RANGE	STRAIGHT	BIPOLAR IN	PUT RANGE	OFFSET	TWO'S COMPLEMENT
0 TO +10V FS	0 TO +5V FS	MSB LSB	±10V FS	±5V FS	MSB LSB	MSB LSB
+9.9976	+4.9988	111111111111	+9.9951	+4.9976	111111111111	011111111111
+8.7500	+4.3750	111000000000	+7.5000	+3.7500	111000000000	011000000000
+7.5000	+3.7500	110000000000	+5.0000	+2.5000	110000000000	010000000000
+5.0000	+2.5000	100000000000	0.0000	0.0000	100000000000	000000000000000000000000000000000000000
+2.5000	+1.2500	010000000000	-5.0000	-2.5000	010000000000	110000000000
+1.2500	+0.6250	001000000000	-7.5000	-3.7500	001000000000	101000000000
+0.0024	+0.0012	000000000001	-9.9951	-4.9976	000000000001	100000000000
0.0000	0.0000	000000000000	-10.0000	-5.0000	000000000000	100000000000

## ADC-MA108 (10 BITS)

+0.0008	+0.0049	0000000001	-9.9805 -10.0000	-4.9902 -5.0000	0000000001	1000000001
+1.2500	+0.6250	0001000000	- 7.5000	-3.7500	0010000000	1010000000
+2.5000	+1.2500	0100000000	- 5.0000	- 2.5000	0100000000	1100000000
+5.0000	+2.5000	1000000000	0.0000	0.0000	1000000000	0000000000
+7.5000	+3.7500	1100000000	+5.0000	+2.5000	1100000000	0100000000
+8.7500	+4.3750	1110000000	+7.5000	+3.7500	1110000000	0110000000
+9.9902	+4.9951	1111111111	+9.9805	+4.9902	1111111111	0111111111

## EXTERNAL PIN CONNECTIONS


INPUT RANGE (FS)	BUFFER	TOPIN	JUMPER PIN 4 TO	JUMPER PIN 20 TO	PIN 19 TO
0 TO +10V	WITHOUT	6 2	-	-	23 23
±5V	WITHOUT	6 2	6	-	20 20
±10V	WITHOUT	8 2	5	-	20
0 TO +6V	WITHOUT	6 2	6	5 5	29 23

## CONVERSION TIME USING EXTERNAL CAPACITOR

The external capacitor is connected between pins 31 and 36. Conversion time in the table is in microseconds and capacitor value is in picofarads.

Co	nversion Time Formula (	approx.)
Conv. Time*	ADC-MA10B	ADC-MA12B
20 μsec.	С = 60(Т-20µsec.)	C = 50 (T-20µmc.)
40 μsec.	C = 65(T-40µsec.)	C = 55(T-40µmc.)

<sup>\*</sup>Maximum internal conversion rate when no external capacitor is used



#### UNIPOLAR OPERATION (WITHOUT BUFFER)

#### BIPOLAR OPERATION (WITHOUT BUFFER)

#### CALIBRATION PROCEDURE


Gain and offset adjustments are accomplished as shown in the above diagram using the Calibration Table. The trimming potentiometers used should be 15 turn 100ppm/°C temperature coefficient cermet type units and are available from Datel Systems at \$3.00 each. A pulse generator should be adjusted to give +5 volt pulses with 100 isec, minimum duration and a spacing equal to or larger than the specified maximum conversion time (20 or 40 usec.). This generator should be connected to the "Start Convert" input. A precision voltage reference source should be connected to the selected analog input terminal.

Offset Adjustment: For unipolar operation set the output of the voltage reference source to zero plus 1/2 LSB. The value is shown in the Calibration Table. Adjust the offset trimming potentiometer until the LSB output flickers equally between logic "0" and logic "1". (Output between 000....000 and 000....001). For bipolar operation set the voltage reference source to minus full scale plus 1/2 LSB and make the same adjustment.

Gain Adjustment: Adjust the output of the voltage reference source to full scale minus 1 1/2 LSB. This value is also shown in the Calibration Table. Adjust gain trimming potentiometer until LSB output flickers equally between logic "0" and logic "1". (Output between 111 ... 110 and 111 ... 111).

#### CALIBRATION TABLE ADC-MA SERIES

	UT RANGE	ADJUST-	INPUT V	OLTAGE
INP	UI HANGE	MENT	10 BIT	12 BIT
1	0 TO +5V	OFFSET	2.4 mV	0.61 mV
SLAR	0 10 +50	GAIN	+4.9927V	+4.9982V
UNIPOLAR	0.70 .400	OFFSET	4.9 mV	1.2 mV
	0 TO +10V	GAIN	+9.9854V	+9.9963V
		OFFSET	-4.9951V	-4.9988V
BIPOLAR	±5V	GAIN	+4.9854V	+4.9963V
BIP		OFFSET	-9.9902V	-9.9976V
	±10V	GAIN	+9 9707V	+9.9927V



The same of the same

PRICES (1-9) ADC-MAJOBIA

ADC-MA10B2A ... \$ 99.00 ADC-MA12B2A \$129.00 ADC-MA10B2B \$129.00 ADC-MA12B2B \$149.00

For optional internal high impedance buffer amplifier add \$20.00 to

Mating Socket: DILS-2, 4 required @ \$5.00 per pair Trimming Potentiometers: TP20K \$3.00 each (1-9)

PRICES AND SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE
SYSTEMS, INC. 1020 TURNPIKE STREET, CANTON, MASS 02021 TEL (617) 828-8000 TWX 710-348-0135 TELEX 924461 BULLETIN AMA-L15408 Copyright © 1974 Datel Systems, Inc. Printed in U.S.A. All Rights Reserved.

## APPENDIX C

READ-ONLY-MEMORY
TRUTH TABLES

# Preceding Page BLANK - NOT

LWC DCU Card, D20 Harris H PROM 1-8256-5B (32 x 8)

	1	PA(Y)	LA(Y)	CP	CPA3	CPA2	CPA1	CPA0	
Address	В7	В6	В5	В4	В3	В2	В1	В0	
0 (32			Н	Н	Н		Н	Н	0
1			Н		Н		Н	Н	1
2			Н		Н		Н	Н	2
3			Н	Н	Н	Н			3
4 (36)			Н		Н	Н			4
5			Н		Н	Н			5
6			Н	Н	Н	Н		Н	6
7			Н		Н	Н		Н	7
8 (40)			Н		Н	Н		Н	8
9			Н	Н	Н	Н	Н		9
10			Н		Н	Н	Н		10
11			Н		Н	Н	Н		11
12 (44)			Н	H	Н	Н	Н	Н	12
13 X									13
14 X									14
15		Н		Н					15
16 (48)		Н							16
17		Н							17
18		Н		Н				Н	18
19		Н						Н	19
20 (52)		Н						Н	20
21		Н		Н			Н		21
22		Н					Н		22
23		Н					Н		23
24 (56)		Н		H			Н	Н	24
25		Н					Н	Н	25
26		Н					Н	Н	26
27 X									27
28 (60) X									28
29 X				1					29
30 X									30
31 (63) X	11								31

 $H \equiv High \equiv Logic One \equiv Programmed$  $Blank \equiv Low \equiv Logic Zero \equiv Not Programmed$ 

DCU Card, C16 Harris H PROM 1-8256-5B (32 x 8)

	1	PA(Y)	LA(Y)	CP	CPA3	CPA2	CPAI	CPA0	
Address	В7	В6	В5	B4	В3	В2	В1	В0	
0 X									0
1 X									1
2			Н	Н				Н	2
3			Н					Н	3
4			Н					Н	4
5			Н	Н			Н		5
6			Н				Н		6
7			Н				Н		7
8			Н	Н			Н	Н	8
9			Н				Н	Н	9
10			Н				Н	Н	10
11			Н	Н		Н			11
12			Н			Н			12
13			Н			Н			13
14			Н	Н		Н		Н	14
15			Н			Н		Н	15
16			Н			Н		Н	16
17			Н	Н		Н	Н		17
18			Н			Н	Н		18
19			Н			Н	Н		19
20			Н	Н		Н	Н	Н	20
21			Н			Н	Н	Н	21
22			Н			Н	Н	Н	2.2
23			Н	Н	Н				23
24			Н		Н				24
25			Н		Н				25
26			Н	Н	Н			Н	26
27			Н		Н			Н	27
28			Н		Н			Н	28
29			Н	Н	Н		Н		29
30			Н		Н		Н		30
31			Н		Н		Н		31

H ≡ High ≡ Logic One ≡ Programmed Blank ≡ Low ≡ Logic Zero ≡ Not Programmed


## PROM Pattern for D9 and D10 on MIU Cards. H PROM 1-1024-5B

т. О	HDP. DEC 1248.1248 0.0000 8800.0000	16.0006 0000.0110	32.0012 1000.0100	48.0019 1000.1001
	1.0000	17.0007	33.0013	49.0019
	0000.0000	0000.1110	1000.1100	1000.1001
	2.0001	18.0007	34.0013	50.0020
	0000,1000	0000.1110	1000.1100	0100.0000
	3.0001	19.0007	35.0014	51.0020
	0000.1000	0000.1110	1000.0010	0100.0000
	4.0002	20.0008	36.0014	52.0020
	0000.0100	0000.0001	1000.0010	0100.0000
Decimal	5.0002	21.0008	37.0014	53.0021
Output	0000.0100	0000.0001	1000.0010	0100.1000
Decimal	6.0002	22.0009	38.0015	54.0021
PROM	0000.0100	0000.1001	1000.1010	6100.1000
Address	7.0003	23.0009	39.0015	55.0021
	0000.1100	0000.1001	1000.1010	0100.1000
O <sub>3</sub> O <sub>2</sub> O <sub>1</sub> O <sub>0</sub> Outputs of D10 PROM	8.0003 0000.1100	24,0009 0000.1001	40.0016 1000.0110	56.0022 0100.0100
Q=Low=Program	9.0004	25.0010	41.0016	57.0022
	0000.0010	1000.0000	1000.0110	0100.0100
O <sub>3</sub> O <sub>2</sub> O <sub>1</sub> O <sub>0</sub>	10.00 <b>04</b>	26.0010	42.0016	58.0023
Outputs of	0000.0010	1000.0000	1000.0110	0100.1100
D9 PROM	11.0004	27.0011	43.0017	59.0023
O=Low=Program	0000.0010	1000.1000	1000.1110	0100.1100
	12.0005	28.0011	44.0017	60.0023
	0000.1 <b>010</b>	1000.1000	1000.1110	0100.1100
	13.0005	29.0011	45.0018	61.0024
	0000.1010	1000.1000	1000.0001	0100.0010
	14.0005	30.0012	46.0018	62.0024
	0000.1010	1000.0100	1000.0001	0100.0010
	15.0006	31.0012	47.0018	63.0025
	0000.0110	1000.0100	1000.0001	0100.1010

64.0025	30.0031	96.0037	112.0044
0100.101 <b>0</b>	1100.1000	1100.1110	0010.0010
65.0025	81.0032	97.0038	113.0044
0100.1010	1100.0100	1100.0001	0010.0010
66.0026	82.0032	98.0038	114.0045
0100.0110	1100.0100	1100.0001	0010.1010
67.0026	83.0032	99.0039	115.0045
0100.0110	1100.0100	1100.1001	0010.1010
68.0027	84.0033	100.0039	116.0045
0100.1110	1100.1100	1100.1001	0010.1010
69.0027	85.0033	101.0039	117.0046
0100.1110	1100.1100	1100.1001	0010.0110
70.0027	86.0034	102.0040	118.0046
0100.1110	1100.0010	0010.0000	0010.0110
71.0028	87.0034	103.0040	119.0046
0100.0001	1100.0010	0010.0000	0010.0110
72.0028	88.0034	104.0041	120.0047
0100.0001	1100.0010	0010.1000	0010.1110
73.0029	89.0035	105.0041	121.0047
0100,1001	1100.1010	0010.1000	0010.1110
74.0029	90.0035	106.0041	122.0048
0100.10 <b>0</b> 1	1100.1010	0010.1000	0010.0001
75.0029	91.0036	107.0042	123.0048
0100.1001	1100.0110	0010.0100	0010.0001
76.0030	92.0036	108.0042	124.0048
1100.0000	1100.0110	0010.0100	0010.0001
77.0030	93.0036	109.0043	125.0049
1100.0000	1100.0110	0010.1100	0010.1001
78.0030	94.0037	110.0043	126.0049
1100.0000	1100.1110	0010.1100	0010.1001
79.0031	95.0037	111.0043	127.0050
1100.1000	1100.1110	0010.1100	1010.0000

128.0050	144.0056	160.0062	176.0059
1010.0000	1010.0110	0110.0100	0110.1001
129.0050	145.0057	161.0063	177.0069
1010.0000	1010.1110	0110.1100	0110.1001
130.0051	146.0057	162.0063	178.0070
1010.1000	1010.1110	0110.1100	1110.0000
131.0051	147.0057	163.0064	179.0070
1010.1000	1010.1110	011 <b>0.</b> 0010	1110.0000
132.0052	148.0058	164.0064	180.0070
1010.0100	1010.0001	0110.0010	1110.0000
133.0052	149.0058	165.0064	181.0071
1010.0100	1010.0001	0110.0010	1110.1000
134.0052	150.0059	166.0065	182.0071
1010.0100	1010.1001	0110.1010	1110.1000
135.0053	151.0059	167.0065	183.0071
1010.1100	1010.1001	0110.1010	1110.1000
136.0053	152.0059	168.0066	184.0072
1010.1100	1010.1001	0110.0110	1110.0100
137.0054	153.0060	169.0066	185.0072
1010.0010	0110.0000	0110.0110	1110.0100
138.0054	154.0060	170.0066	186.0073
1010.0010	0110.0000	0110.0110	1110.1100
139.0054	155.0061	171.0067	187.0073
1010.0010	0110.1000	0110.1110	1110.1100
140.0055	156.0061	172.0067	188.0073
1010.1010	0110.1000	0110.1110	1110.1100
141.0055	157.0061	173.0068	189.0074
1010.1010	0110.1000	0110.0001	1110.0010
142.0055	158.0062	174.0068	190.0074
1010.1010	0110.0100	0110.0001	1110.0010
143.0056	159.0062	175.0068	191.0075
1010.0110	0110.0100	0110.0001	1110.1010

192.0075	208.0081	224.0087	240.0094
1118.1010	0001.1000	0001.1110	1001.0010
193.0075	209.0082	225.0088	241.0094
1110.1010	0001.0100	0001.0001	1001.0010
194.0076	210.0082	226.0088	242.0095
1110.0110	0001.0100	0001.0001	1001.1010
195.0076	211.0082	227.0089	243.0095
1110.0110	0001.0100	0001.1001	1001.1010
196.0077	212.0083	228.0089	244,0095
1110.1110	0001.1100	0001.1001	1001.1010
197.0077	213.0083	229.0089	245.0096
1110.1110	0001.1100	00 <b>01.</b> 1001	1001.0110
198.0077	214.0084	230.0090	246.0096
1110.1110	0001.0010	1001.0000	1001.0110
199.0078	215.0084	231.0090	247.0096
1110.0001	0001.0010	1001.0000	1001.0110
200.0078	216.0084	232.0091	248.0097
1110.0001	0001.0010	1001.1000	1001.1110
201.0079	217.0085	233.0091	249.0097
1110.1001	0001.1010	1001.1000	1001.1 10
202.0079	218.0085	234.0091	250.0098
1110.1001	0001.1010	1001.1000	1001.0001
203.0079	219.0086	235.0092	251.9098
1110.1001	0001.0110	1001.0100	1001.0001
204.0080	220.0086	236.0092	252.0098
0001.0000	0001.0110	1001.0100	1001.0001
205.0080	221.0086	237.0093	253.0099
0001.0000	0001.0110	1001.1100	1001.1001
206.0080	222.0087	238.0093	254.0099
0001.0000	0001.1110	1001.1100	1001.1001
207.0081	223.0087	239.0093	255.0100
0001.1000	0001.1110	1001.1100	0101.0000



		F	30			F	26	LSB
Input Address	D	С	В	A	Q	R	S	T
0-27	0	0	0	0	0	0	0	0
28-38	0	0	0	0	0	0	0	1
39-47	0	0	0	0	0	0	1	0
48-55	0	0	0	0	0	0	1	1
56-62	0	0	0	0	0	1	0	0
63-68	0	0	0	0	0	1	0	1
68-74	0	0	0	0	0	1	1	0
75-79	0	0	0	0	0	1	1	1
80	0	0	0	0	1	0	0	0
81	0	0	0	0	1	0	0	0
82	0	0	0	0	1	0	0	0
83	0	0	0	0	1	0	0	0
84	0	0	0	0	1	0	0	1
85	0	0	0	0	1	0	0	1
86	0	0	0	0	1	0	0	1
87	0	0	0	0	1	0	0	1
88	0	0	0	0	1	0	0	1
89	0	0	0	0	1	0	1	0
90	0	0	0	0	1	0	1	0
91	0	0	0	0	1	0	1	0
92	0	0	0	0	1	0	1	0
93	0	0	0	0	1	0	1	1
94	0	0	0	0	1	0	1	1
95	0	0	0	0	1	0	1	1
96	0	0	0	0	1	0	1	1
97	0	0	0	0	1	0	1	1
98	0	0	0	0	1	1	0	0
99	0	0	0	0	1	1	0	0
100	0	0	0	0	1	1	0	0
101	0	0	0	0	1	1	0	1
102	0	0	0	0	3	1	0	1

		F	30			F	26	LSB
Input Address	D	С	В	A	Q	R	S	T
103	0	0	0	0	1	1	0	1
104	0	0	0	0	1	1	0	1
105	0	0	0	0	1	1	1	0
106	0	0	0	0	1	1	1	0
107	0	0	0	0	1	1	1	0
108	0	0	0	0	1	1	1	1
109	0	0	0	0	1	1	1	1
110	0	0	0	0	1	1	1	1
111	0	0	0	0	1	1	1	1
112	0	0	0	1	0	0	0	0
113	0	0	0	1	0	0	0	0
114	0	0	0	1	0	0	0	0
115	0	0	0	1	0	0	0	0
116	0	0	0	1	0	0	0	1
117	0	0	0	1	0	0	0	1
118	0	0	0	1	0	0	0	1
119	0	0	0	1	0	0	1	0
120	0	0	0	1	0	0	1	0
121	0	0	0	1	0	0	1	0
122	0	0	0	1	0	0	1	1
123	0	0	0	1	0	0	1	1
124	0	0	0	1	0	0	1	1
125	0	0	0	1	0	1	0	0
126	0	0	0	1	0	1	0	0
127	0	0	0	1	0	1	0	0
128	0	0	0	1	0	1	0	1
129	0	0	0	1	0	1	0	1
130	0	0	0	1	0	1	0	1
131	0	0	0	1	0	1	0	1
132	0	0	0	1	0	1	1	0
133	0	0	0	1	0	1	1	0

		F	30			F	26	LSB
Input Address	D	С	В	A	Q	R	S	T
134	0	0	0	<u>A</u>	0	1	1	0
135	0	0	0	1	0	1	1	1
136	0	0	0	1	0	1	1	1
137	0	0	0	1	1	0	0	0
138	0	0	0	1	1	0	0	0
139	0	0	0	1	1	0	0	0
140	0	0	0	1	1	0	0	1
141	0	0	0	1	1	0	0	1
142	0	0	0	1	1	0	1	0
143	0	0	0	1	1	0	1	0
144	0	0	0	1	1	0	1	0
145	0	0	0	1	1	0	1	1
146	0	0	0	1	1	0	1	1
147	0	0	0	1	1	0	1	1
148	0	0	0	1	1	1	0	0
149	0	0	0	1	1	1	0	0
150	0	0	0	1	1	1	0	1
151	0	0	0	1	1	1	0	1
152	0	0	0	1	1	1	0	1
153	0	0	0	1	1	1	1	0
154	0	0	0	1	1	1	1	0
155	0	0	0	1	1	1	1	0
156	0	0	0	1	1	1	1	1
157	0	0	0	1	0	0	0	0
158	0	0	1	0	0	0	0	0
159	0	0	1	0	0	0	0	0
160	0	0	1	0	0	0	0	0
161	0	0	1	0	0	0	0	1
162	0	0	1	0	0	0	0	1
163	0	0	1	0	0	0	1	0

		F	30			F	26	LSB
Input Address	D	С	В	A	Q	R	S	T
164	0	0	1	0	0	0	1	0
165	0	0	1	0	0	0	1	0
166	0	0	1	0	0	0	1	1
167	0	0	1	0	0	0	1	1
168	0	0	1	0	0	1	0	0
169	0	0	1	0	0	1	0	0
170	0	0	1	0	0	1	0	1
171	0	0	1	0	0	1	0	1
172	0	0	1	0	0	1	0	1
173	0	0	1	0	0	1	1	0
174	0	0	1	0	0	1	1	0
175	0	0	1	0	0	1	1	1
176	0	0	1	0	0	1	1	1
177	0	0	1	0	1	0	0	0
178	0	0	1	0	1	0	0	0
179	0	0	1	0	1	0	0	1
180	0	0	1	0	1	0	0	I
181	0	0	1	0	1	0	1	0
182	0	0	1	0	1	0	1	0
183	0	0	1	0	1	0	1	0
184	0	0	1	0	l	0	1	1
185	0	0	1	0	1	0	1	1
186	0	0	1	0	1	1	0	0
187	0	0	1	0	1	1	0	0
188	0	0	1	0	1	1	0	1
189	0	0	1	0	1	1	0	1
190	0	0	1	0	1	1	1	0
191	0	0	1	0	1	1	1	0
192	0	0	1	0	1	1	1	1
193	0	0	1	0	1	1	1	1
194	0	0	1	1	0	0	0	0

		F3	30			F	26	LSB
Input Address	D	С	В	A	Q	R	S	T
195	0	0	1	1	0	0	0	0
196	0	0	1	1	0	0	0	1
197	0	0	1	1	0	0	0	1
198	0	0	1	1	0	0	1	0
199	0	0	1	1	0	0	1	0
200	0	0	1	1	0	0	1	1
201	0	0	1	1	0	0	1	1
202	0	0	1	1	0	1	0	0
203	0	0	1	1	0	1	0	0
204	0	0	1	1	0	1	0	1
205	0	0	1	1	0	1	0	1
206	0	0	1	1	0	1	1	0
207	0	0	1	1	0	1	1	0
208	0	0	1	1	0	1	1	1
209	0	0	1	1	0	1	1	1
210	0	0	1	1	1	0	0	0
211	0	0	1	1	1	0	0	0
212	0	0	1	1	1	0	0	1
213	0	0	1	1	1	0	1	0
214	0	0	1	1	1	0	1	0
215	0	0	1	1	I	0	I	I
216	0	0	1	1	1	0	1	1
217	0	0	1	1	1	1	0	0
218	0	0	1	1	1	1	0	0
219	0	0	1	1	1	1	0	1
220	0	0	1	1	1	1	0	1
221	0	0	1	1	1	1	1	0
222	0	0	1	1	1	1	1	1
223	0	0	1	1	1	1	1	1

	F30					F26 LSB				
Input Address	D	С	В	A	Q	R	S	T		
224	0	1	0	0	0	0	0	0		
225	0	1	0	0	0	0	0	1		
226	0	1	0	0	0	0	0	1		
227	0	1	0	0	0	0	1	0		
228	0	1	0	0	0	0	1	0		
229	0	1	0	0	0	0	1	1		
230	0	1	0	0	0	0	1	1		
231	0	1	0	0	0	1	0	0		
232	0	1	0	0	0	1	0	0		
233	0	l	0	0	0	1	0	1		
234	0	1	0	0	0	1	O	1		
235	0	1	0	0	0	1	1	0		
<b>2</b> 36	0	1	0	0	0	1	1	0		
237	0	1	0	0	0	1	1	1		
238	0	1	0	0	1	0	0	0		
239	0	1	0	0	1	0	0	1		
240	0	1	0	0	1	0	0	1		
241	0	1	0	0	1	0	1	0		
242	0	1	0	0	1	0	1	0		
243	0	1	C	0	1	0	1	1		
244	0	1	0	0	1	1	0	0		
245	0	1	0	0	1	1	0	0		
246	0	1	0	0	1	1	0	1		
247	0	1	0	0	1	1	1	0		
248	0	1	0	0	1	1	1	0		
249	0	1	0	0	1	1	1	1		
250	0	1	0	1	0	0	0	0		
251	0	1	0	1	0	0	0	0		

	F30 F26 LSB	SB
Input Address	DCBAQRST	
252	0 1 0 1 0 0 0 1	
253	0 1 0 1 0 0 1 0	
254	0  1  0  1  0  0  1  0	
255	0 1 0 1 0 0 1 1	

5 X 7 CHARACTER FON	1.	۰
---------------------	----	---

MM6055

ASCII INPUT ADDRESS	B <sub>1</sub> B <sub>2</sub> B <sub>3</sub> A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> <b>000</b>	A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> 100	A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> 010	A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> 110	A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> 001	A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> 101	A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> 011	A <sub>3</sub> A <sub>4</sub> A 111
8 <sub>4</sub> 8 <sub>5</sub> 8 <sub>6</sub> • A <sub>6</sub> A <sub>7</sub> A <sub>8</sub> 000		Ĥ					90,000, 00000 00000 00000 00000	0,0,0 pp 0,000 0,000 0,000 0,000 0,000
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>							H	0000 000 000 000 000
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub> <b>010</b>	00000 500 100 100 100 100 100 100					Ш		
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>								
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>	00000 00110 00100 00100 00100 00100 0000				80000			
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>			00000	00000 00000 00000 00000 00000				
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>				00000 00000 00000 00000 00000	00000 00000 00000 00000 00000 00000	00000 0000 0000 2000 0000	00000 0000 0000 0000 0000	
A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>	Ç.		DULUE 10000 0000 00000 00000 00000 00000 00000 0000		900U0 000U0 000U0 0000 0000	50000 50000 50000	80000 0000 0000 0000 0000	

DDI Card, B23 Signetics 82S123 (32  $\times$  8)

Unconditional Next State

					1				_
	MEISB	MEISA	SATNE	CNSS	UNSD	UNSC	UNSB	UNSA	
Address	B7	В6	B5	B4	В3	B2	Bl	В0	
0		Н		Н					0
1		Н	Н	Н				Н	1
2	Н						Н		2
3	Н					Н		Н	3
4	Н			Н			Н		4
5	Н	Н					Н	Н	5
6	Н						Н	Н	6
7			Н		Н			Н	7
8	Н	Н					Н	Н	8
9	Н	Н			Н	Н	Н		9
10	Н	Н			Н				10
11		Н			Н		Н	Н	11
12									12
13									13
									14
	Н	Н			Н	Н			15
		Н							16
17		Н					Н	Н	17
18		Н					Н		18
19		Н				Н		Н	19
20		Н		Н			Н		20
21	Н	Н					Н	Н	21
22		Н					Н	Н	22
23									23
24									24
25									25
26									26
27									27
28									28
29									29
30									30
31									31

 $H \equiv High \equiv Logic One \equiv Programmed$  $Blank \equiv Low \equiv Logic Zero \equiv Not Programmed$ 

DDI Card, B29 Signetics 82S123 (32 x 8)

					Conditional Next State					
				MWGI	CNSD	CNSC	CNSB	CNSA		
Address	B7	В6	В5	B4	В3	B2	В1	В0		
0							Н	Н	0	
1							Н	Н	1	
2							Н	Н	2	
3									3	
4							Н	Н	4	
5							Н	Н	5	
6									6	
7									7	
8							Н	Н	8	
9							Н	Н	9	
10							Н	Н	10	
11							Н	Н	11	
12									12	
13							Н	Н	13	
14					Н		Н		14	
15									15	
16				Н			Н		16	
17				Н			Н	Н	17	
18				Н		Н	Н	Н	18	
19									19	
2.0	ii .					Н			20	
21						Н	Н		21	
22									22	
23									23	
24									24	
25									25	
26									26	
27									27	
28									28	
29									29	
30									30	
31	11				1				31	

H ≡ High ≡ Logic One ≡ Programmed Blank ≡ Low ≡ Logic Zero ≡ Not Programmed

# APPENDIX D

# MEMORANDA

"Display Data Port Programming", (A. J. Jagodnik memo #AJJ-21)

"Scan Converter Drawing List", (A.J. Jagodnik memo #AJJ-26)

# Preceding Page BLANK - FILMED



DIVISION Equipment

Operation ADL Department ADL

To J. H. Turner

From A. J. Jagodnik, Jr.

Subject Display Data Port Programming

Classification Unclassified

Contract No. DNA001-75-C-0050

Distribution As Listed

File No.

Memo No. AJJ-21

Date 26 March 1975

Reference: 1. AJJ-17, "Design Plan for the Display Data Interface of the Liquid Water Content Analyzer System," dated 17 Dec. 1974

2. Scan Converter and Contour Refresh Memory Equipment Information Report, June 1974.

The Display Data Interface design plan contains sections entitled "Operation of the LWCA Control Panel" and "Hardware/Sof ware Interaction". The purpose of this memo is to expand upon the contents of these sections, based upon the existing hardware which differs slightly from that originally planned. The programmer should find here information needed to write assembly language programs for the purpose of communicating between the scan converter color displays and the analyzer (Interdata 7/32 minicomputer).

The first section consists of operating instructions for the LWCA control panel and scan conversion processor, while subsequent sections discuss addressing conventions and each of the three basic types of data transfers: Write Display Memory, Read Display Memory, and Cursor Data Entry. Programming examples are also included.

### Operation of the LWCA Scan Converter

Scan converter operation is covered in Reference 2; the information presented here is intended to serve as a supplement and covers operation with the LWCA Control Panel illustrated in Figure 1. Except for the ERASE DISPLAY buttons, all of the switches on the control panel also serve as indicators controlled by their state and/or the DDI (Display Data Interface) within the scan converter. An exception is the control labeled DATA SOURCE TAPE which functions only as an indicator to denote the fact that the Precision Digital Video Integrator has been set to accept data from Mag Tape for display on the scan converter.

The LWCA TO DISPLAY controls, when lit, indicate that write and/or read data transfers are enabled in the hardware. They are affected by several controls on the Scan Conversion Processor as indicated in Table 1. The state of these controls can be uniquely determined from the status byte of the Display Data Port which has been assigned device number X'8B'.

Unclassified AJJ-21 26 March 1975 Page 2 of 17

Table 1

Scan Conv. Controls		Switches		Indica	ators	Status Byte		
Mode	Memory Control Store Video	Write On/Off	Read On/Off	Write On/Off	Read On/Off	0 1 2 3 4 5 6 7		
A	All OFF	Х	x	Lit	Lit	x x x 1 x 1 1 1		
A	One or More ON	X	Х	Dark	Lit	x x x 1 x 0 1 0		
Not A	All OFF	Off Off On On	Off On Off On	Dark Dark Lit Lit	Dark Lit Dark Lit	$\begin{array}{c} \mathbf{x} \ \mathbf{x} \ \mathbf{x} \ 0 \ \mathbf{x} \ 0 \ 0 \ 1 \\ \mathbf{x} \ \mathbf{x} \ \mathbf{x} \ 0 \ \mathbf{x} \ 1 \ 1 \\ \mathbf{x} \ \mathbf{x} \ \mathbf{x} \ 0 \ \mathbf{x} \ 1 \ 1 \\ \mathbf{x} \ \mathbf{x} \ \mathbf{x} \ 0 \ \mathbf{x} \ 1 \ 1 \ 1 \end{array}$		
Not A	One or More ON	Х	Off On	Dark Dark	Dark Lit	x x x 0 x 0 0 0 x x x 0 x 0 1 0		

The scan converter will operate normally in the following mode switch positions: PPI, RHI, CAPPI and B. If the appropriate LWCA TO DISPLAY indicator is lit, the analyzer can read or write into the display memories. In mode switch position A, the necessary conditions for LWCA operation are set up; these are:

- (1) Scan converter in RHI mode,
- (2) LWCA TO DISPLAY READ indicator forced ON
- (3) LWCA TO DISPLAY WRITE indicator forced ON if the converter memory buss is available (all STORE VIDEO switches OFF).

Unclassified AJJ-21 26 March 1975 Page 3 of 17

The scan converter ERASE VIDEO buttons used in normal operation do not erase the entire screen; the contour threshold legend area is left unchanged. In addition, a mask obscures from view certain areas within the ancillary data portion of the screen. These areas contain coded information available to the analyzer and needed by the contouring hardware. The ERASE DISPLAY buttons on the LWCA CONTROL PANEL not only erase the entire display, but also inhibit the mask so that the entire screen is available to display information from the processor. The mask and the legend are restored when the operator actuates the corresponding STORE THRESHOLDS button on the scan conversion processor.

The cursor can be made to appear in any display by depressing the appropriate CURSOR ON/OFF switch; the on state is indicated by illumination of the switch. The cursor, a blinking single point on the display, can be located anywhere on the screen by means of the CURSOR POSITION trackball. The cursor changes color as a function of its surroundings so as to remain visible. During normal scan converter operation, the mask will obscure the cursor. If the cursor cannot be found, the following property may be useful: along the Top and Left edges of the display, the cursor will stop even if the trackball is rotated too far. At the bottom edge, the cursor disappears. When moved beyond the right edge, it reappears at the left where it finally stops about an inch from that edge; however, if the SEND DATA button were pressed with the cursor in such a position, the address would be wrong.

The color/intensity code covered by the cursor, as well as its coordinates, can be entered into the analyzer by pushing the appropriate SEND DATA button. The corresponding cursor must be switched-on for this action to be recognized. The SEND DATA switch will light when depressed, if the DDI control logic is in the proper state, and will extinguish about one-half second after the resulting interrupt has been serviced by the analyzer. Pressing the INI button on the analyzer console should always turn off any SEND DATA indicators which are lit for whatever reason.

## Display Conventions

The state of the s

The four display channels, numbered one through four, contain independent memories. Each memory is organized so that its address corresponds with the (X, Y) coordinates within a 248 by 320 point matrix as indicated in Figure 2. Each point can take on one of sixteen color/intensity combinations as listed in that figure. (The observed colors are a function of the settings of an array of switches in each memory interface unit; those colors listed correspond to the settings indicated in Figure 4-11 of Ref. 2.) Note that color 15 has a non-over write property: once this code occupies a point, the only way the color code at that point can be changed is by erasure.

<sup>1.</sup> If any SEND DATA indicator is lit, no cursor will respond to the trackball.

Unclassified AJJ-21 26 March 1975 Page 4 of 17

The ancillary data area has significance only in normal scan converter operation; its outline is indicated in Figure 2, while the details of its contents appear in Figure 3. Information necessary for interpretation of the radar video data portion of the display (scaling, origin location, time, contour thresholds, and antenna angle) is obtainable by reading the four-bit codes in the patches indicated. Each of these patches contains the same four-bit code at all addresses within it. Most of the code patches have dimensions of  $5 \times 4$  points (the same as the color patches) except for the origin location and scaling codes which are only  $5 \times 1$ . In either case, it is only necessary to read one point per patch, unless some sort of error correcting scheme is implemented to make use of the redundancy.

Points written as color 15 by a normally operating scan converter (not through the display data port) within the ancillary data area do not have the non-overwrite property. Any address in the ancillary data area which is not occupied by a 4 x 5 patch or an 8 x 5 character can be used for storage of a 4-bit word (e.g., to "mark" a stored video image) except for the 8 x 5 area under each color patch. Only the characters and color patches are displayed; everything else in the ancillary data area is masked. Again, the entire display area is erased (changed to color zero) and the mask is inhibited when an ERASE DISPLAY button is pushed, the entire area is now available to accept data from the analyzer.

# General Comments on the Display Data Port

The same of the sa

The hardware which comprises the display data port controller consists of two parts: an Interdata Universal Logic Interface (ULI) and a Raytheon-designed Display Data Interface (DDI). The ULI responds to device address X'8B' and contains interrupt and byte/halfword logic controlled by bits 0, 1 and 2 of the command byte (see Figure 4, note 2). Bit 2 should always be zero since the display data port operates only in the byte mode. Bits 0 and 1 affect interrupts in the following way: 01-interrupts enabled; 10-interrupts disabled but queued; 11-interrupts disarmed (neither accepted nor queued); 00-previous interrupt state unchanged. The ULI does not affect any bits in the status byte.

The DDI contains control logic which is described by the state diagram in Figure 4. Much of the notation here will not be of concern to the programmer. It is sufficient to note that state transitions are typically caused by execution of the 7/32 I/O instruction listed before the comment under each transition, or by a hardware-generated interrupt. Operation of the DDI control logic depends on the state of bits 4, 5 and 6 of the command byte as tabulated at the lower right of Figure 4. Also located there is a definition of the status byte, of which bits 3 through 7 are used.

# Write Display Memory

Three distinct types of write operations which might be useful in various situations are supported in the DDI control logic. Controlled by bits 4, 5 and 6 of the command byte (Figure 4), they include:

- (1) 000 Write single point or multiple points the same color. The first write instruction transfers  $S_A$ ,  $X_{AM}$  and color code, while succeeding pairs of instructions transfer ( $X_A$ ,  $Y_A$ ). The notation used here is explained in Figure 2; and the relationship to the Interdata bit numbers can be determined from Table 2. This type of transfer might be useful where many points of the same color are to be plotted and it is not convenient to re-write  $S_A$ ,  $X_{AM}$  and the color code for each point. An example is listed in Table 2. After the initial write instruction, the following pairs correspond to halfwords so that a halfword table containing ( $X_A$ ,  $Y_A$ ) values could be easily accessed sequentially using a write block instruction.
- (2) 0 0 1 Write single point or multiple points different colors. This sequence operates as the one described above, except that after the YA transfer, the next instruction transfers another number for  $S_A$ ,  $X_{AM}$  and color.
- (3) 0 1 0 Write multiple points, fullword boundaries. This sequence operates as the one described above, except that after the YA transfer, the next instruction transfers nothing (see Figure 4, state W4), while the one following it transfers another number for SA, XAM, and color. This type of operation is intended for sequentially writing from fullword tables where each fullword contains SA, XAM, COLOR, XA and YA for one point.

The Scan Converter, although it has an independent memory for each display, shares a memory address buss among the four display channels. When one or more STORE VIDEO switches is on, this buss is not available to the display data port and the write display memory operation is disabled in the hardware. It is also disabled for certain other switch settings as indicated in Table 1. Whenever the write operation is disabled, status bit 5 is zero. Before a write operation, it is good practice to check status to determine that bit 5 is one, although nothing will happen if a write is attempted, because the operation is disabled in the hardware. Status bit 4 should be checked to make sure it is zero; this bit indicates that a cursor data transfer is in progress and that the display data port is not available.

<sup>2.</sup> See page 13 for table.

# Read Display Memory

There are two types of read operations, depending on whether or not the scan converter memory buss is available. If the buss is available (all STORE VIDEO switches off; status bit 7 = 1), then a normal read, which operates in much the same way as the write display memory transfer described in the preceding section, can be executed. Otherwise, the process must be a slow read, which involves an interrupt service routine. Both types of read operations are inhibited if the read indicator is not lit (status bit 6 = 0, see Table 1).

# Read Display Memory -- Normal

An example of this type of data transfer appears in Table 2. First, the status is sensed to ensure that the memory buss is available, the read indicator is on, and that no cursor data entry is in progress. Next, the proper command byte is output to device X'8B' and SA, XAM, XA and YA are transferred just as for the write operation. At this point, a delay of at least sixusec; (for example, four BTCR 0, 0 (0200) instructions) must be executed so that the hardware is sure to have the required data ready. Lesser delays might work but have not been tried. Next, a read instruction is executed; the 4-bit color code appears in the four least significant bits of the second operand. Finally, a command byte can be output to leave the control logic in state I.

# Read Display Memory -- Slow

If, in the preceding section, status bit 7 had been found to be zero, then a slow-read operation must be used. An example is found in Table 2. Steps 0 through 6 are the same as for a normal read, except that interrupts are enabled. The control logic, after step 6, ends up in state SR4 (see Figure 4) where it waits for an interrupt. This wait could last as long as 16 milliseconds and ends when the DDI has obtained data. Other processing can be executed during this wait interval. When the interrupt occurs, a simple interrupt service routine consisting of steps 8 through 10 of the example in Table 2 completes the operation. 3.

<sup>3.</sup> Details on interrupt processing can be found in Interdata Documents:

Model 7/32 Reference Manual, Pub. No. 29 - 399R02, Section 2.4
32-Bit Series " Pub. No. 29 - 365R01, Chapter 7.

Unclassified AJJ-21 26 March 1975 Page 7 of 17

# Cursor Data Entry

As does the slow-read operation, the cursor data entry makes use of an interrupt service routine and a data acquisition method which does not require the scan converter memory buss. There is, however, no long delay because, following the pressing of a SEND DATA button, no interrupt is generated until after all required data has been obtained. The cursor data entry requires that the DDI control logic be in state I and that the ULI has interrupts enabled; hence, step 0 of the example in Table 2. The remainder of this example is an interrupt service routine which checks the status to see that the interrupt was caused by a cursor data entry, outputs a command byte to disarm further interrupts, then transfers  $S_C$ ,  $X_{CM}$ ,  $X_C$  and  $Y_C$  to the second operand locations of the three read instructions. Finally, the control logic is returned to state I, interrupts are again enabled, and the original program status word is restored.

# Programming Examples

The SCPLT subroutine listed in Table 3 was used in the Liquid Water Content display subroutine to take care of getting the ninth bit of X in the right place and to execute the necessary IO instructions for writing one point. The inputs were left in registers and the subroutine was called using BAL F, SCPLT. Because no other data transfer modes were being used in this application, the command byte was programmed to always leave the ULI with interrupts disarmed. SCPLT is called many times during the main program; it always leaves the control logic in state I. But in order to ensure that the very first point is plotted, the following instructions should be executed before SCPLT is called for the first time:

LHI B, X'8B'
OC B, DDICMD2

Thus forcing the control logic to state I.

Another way to structure SCPLT would put what is now line 72 (Table 3) after line 58, thus SCPLT would not leave the control logic in state I, but would force it there first each time it is called. A third method would involve forcing the control logic to state I only once, then not using any OC instructions at all in SCPLT itself. This method is the simplest and fastest, but depends on nothing disturbing the control logic between calls of SCPLT, where it would be left in state RW1 (Figure 4).

Unclassified AJJ-21 26 March 1975 Page 8 of 17

Table 4 lists a program to copy one display to another. It was written directly in machine language as a diagnostic to test the hardware, which it does very well since it accesses all display memory locations and exercises the read circuitry in the source display and the write circuitry in the output display. A good test of the hardware would consist of the following:

- 1) Store a test pattern or radar data image which contains all 16 colors in display 1; erase displays 2, 3 and 4.
- 2) Put  $Q = 0 \ 0 \ 0$  and  $P = 0 \ 0 \ 2$  0 into the program and run. Displays 1 and 2 should now be identical.
- Put Q = 0 0 2 0 and P = 0 0 4 0 into the program and run. Displays 1, 2 and 3 should now be identical.
- 4) Put Q = 0 0 4 0 and P = 0 0 6 0 into the program and run. All displays should be identical.
- 5) Erase display 1.
- Put Q = 0 0 6 0 and P 0 0 0 0 into the program and run. All displays should again be identical.

Table 4 is shown set up for a normal read; to exercise the slow read, follow the directions at the end of the table. Execution of the copy program takes about three seconds in the normal read mode, and five seconds in the slow read mode. If the full 16 milliseconds delay were incurred at every point in the slow read mode, the program would require over 21 minutes for execution. The reason it only takes 5 seconds lies in the format adopted for scanning in the copy program. Examination of Table 4 will reveal that the copy process is basically accomplished by reading one point from the source display, writing that data into the same address in the output display, incrementing by one to the next Y address, then repeating. When Y reaches 248, X is incremented by one and Y goes back to zero. The fact that Y changes more rapdily then X is the key to the reason for the unexpectedly fast performance in the slow read mode. The average delay is only about 67 microseconds because of the way in which the copyprogram scan interacts with the display raster-scan.

A. J. Jagodnik

Advanced Electronic Techniques Wayland Box M9, x2736

AJJ/11d

cc:


K. M. Glover (AFCRL, Sudbury) (3)

L. Perry (ERT)

R. B. Marshall

W. C. Anderson

Unclassified AJJ-21 26 March 1975 Page 9 of 17





1900年1900年

The state of the s

Figure 1. Control Panel

Unclassified AJJ-21 26 March 1975 Page 10 of 17





Represented by 8-bit codes:

Display coord. - X<sub>A</sub>, Y<sub>A</sub>

Cursor coord. - X<sub>C</sub>, Y<sub>C</sub>

Represented by 1-bit code:

Display coord. - X<sub>AM</sub>

Cursor coord. - X<sub>CM</sub>

(The most significant bit of X)

Represented by 2-bit codes:


Display select -  $S_A$ 

Cursor select - SC

(Selects one of the four channels; 00 = display #1, 01 = display #2, etc.)


Color Code	Relative				01=
(4-Bits)	Red	Green	Blue	Observed Color	
0	0	0	0	Black	
1	7	0	7	Magenta	
2	5	0	7 .	Violet	
3	3	0	7	Blue-Violet	
4	0	0	7	Blue	
5	0	3	7	Cyan-Blue	
6	0	7	7	Cyan	
7	0	7	0	Green	
8	3	6	3	Lt. Green	
9	6	6	6	White	
10	3	3	3	Gray	
11	7	7	0	Yellow	
12	6	2	3	Pink	
13	7	2	0	Orange	
14	7	1	0	Red-Orange	
15	7	0	0	Red (Can't be overw	ritten


Figure 2. Display Addressing and Color Code Conventions for Each of the Four Channels



250 x 7D Element Ancillary Data Area

Figure 3. Address Locations of Ancillary Data





Unclassified AJJ - 21 26 March 1975 Page 12 of 17




Figure 4. Control Logic State Diagram-DDI

Table 2. Examples of Display Data Port—I/O Operations
(For Interrupt-Driven I/O: ISP Table Loc. X' E16' = X' D0' + 2 x (Dev. No.: X' 8B')

Must Contain the Address of the Int. Serv. Routine

DISPLAY  3. OUTPUT  MEMORY  (TWO POINTS  THE SAME  COLUR)  7. TRANSF  7. TRANSF  8. TRANSF  9. OUTPUT		TYPICAL 7/32 INSTRUCTION SS NI,ETC OC OC WD WD WD	0, , ,	IN (0ATA) 1	1	MODE A	4,5	RSI	0, ,
WRITE DISPLAY  MEMORY (TWO POINTS THE SAME COLUR)  O. SENSE  /. CHECK  2. OUTPU  3. OUTPU  4. TRINSFEN  5. TRANSF  6. TRANSF  7. TRANSF  8. TRANSF  9. OUTPU  9. OUTPU	STATUS STATUS FOR OIXX T CMO BYTE OR INI C CMD BYTE SA,XAM, AND COLOR DATA ER FIRST XA ER FIRST YA ER SECOND XA	J/32 INSTRUCTION SS NI, ETC O C OC WD WD WO	9	7 957		MODE A	500	RSI	
MEMORY (TWO POINTS THE SAME COLUR)  (CHECK  2. OUTPU  3. OUTPU  4. TRINSFER  5. TRANSF  6. TRANSF  7. TRANSF  8. TRANSF	STATUS FOR OIXX T CAD BYTE OR INT C MD BYTE SA,XAM, AND COLOR DATA ER FIRST XA TER FIRST YA TER SECOND XA	SS NI, ETC O C OC WD WD			X	×			2 X
0 5000	CADRYT THARL - MIT	WD							-
MEMORY  (NORMAL MODE ALLOWED IFF SINT IS THE SLOW READ MUST BE  MEMORY  J. CHECA  2. OUTPU  3. OUTPU  4. TRANS  5. TRANS  6. TRANS  7. DELA  8. TRANSI	T STATUS FOR OXII T (MO BYTE, OR INI T (MO BYTE FER SA,XAM FER XA	NI,ETC OC OC WD WD WD 4-BTCR RD	× × ×	- (OLOR- (RB)	× * *	X	0 ×		Ø, √, —, —,
CURSOR DATA ENTRY (INTERRUPT SERVICE ROUTINE) CURSOR  1. 0856 2. CHECK ST 3, OUTPUT 4. TRANSF 5. TRANSF 7. OUTPUT		RUPT OC RUPT OC RD RD RD RD RD RD RD RD	Q.	-(MB-	× × ×	X	l x	××	

ions (Dev. No.: X'8B')

> Unclassified AJJ - 21 26 March 1975 Page 13 of 17

ULI INPUTS		LE OUTF			ULI	TYP.	
DIN (DATA) SIN (STATUS)	DO	(MID) T(	0 0	(Ourne))T	CN TRL	EXEC	CONTROL
7 0 4.5.6.7	0, , ,	7	0.1.2.3	4,5,6,7	ACTIVE	TIME	LOGIC
			RIEK	Ly		-145	STATE
Ner A SDG SDG NSI RSI	ASB.	957	DENBLE DENBLE	Š,			ENTERLED
XXXX OIXX				•	SRG	1+	-
						1.+	-
			LOOK	111X	CMG		RESET OR I
	ත			OCOX			RWI
	v 5. 2 v	COLOR (WD)	1 3 3 %	go o n	DAG	10	RW2
	X SAB SABYAM	(40)					
	-X1-					3.75	RW3
	—YA -					3.75	RWZ
	-Xv				DAG		Rw3
	— YA -				DAG		RW2
x * x x O x 11	1		OLOX	LLIX	SRG	4	11
			100X	111X			RESET OR I
	<b>②</b>		100X	100 X	CMG	4.	R.WI
	XSA SANXA	xxxx			DAG	3.75	RW2
	-X4 -					3.75	RW 3
	-YA-					3.75	R4
					-	6+	
x x - (alon-					OPG	3.75	RWE
(1.5)			OIOX	111 x	MG	1	I
						ľ	
			OIOX	IIIX	CMG	4	I
x x x x / x x x							CI
2			110x	110 X	(MG	4.	(2
Suxan - GLOR-					DR	3.75	C3
XC (Ke)					DR	3.75	C4
-1/4-					DR	3.75	And the second second
, ,			XCIO	1111X	CMG	4.	I
OT AVAILABLE AT ULT OUTPUTS							
ET MAT PACE							

			UL	I INPV	TS	
			DI	N(DATA)	51	N(SATUS)
OPERATION	TYPICAL STEPS	TYPICAL 7/32 INSTRUCTION(S)	0. 1.	1 2	Oi i i	4.5.6.7
READ DISPLAY MEMORY (SLOW)	O. SENSE STATUS  1. CHECK STATUS FOR OXIC  2. OUTPUT CMO BYTE OR INI  3. OUTPUT CMO BYTE, ENABLE IME  4. TRANSFER SA, XAM  5. "XA  6. "YA  7. INTEGRUPT WHEN DATA IS READY (	S S OC OC WD WD WD		9	* * * *	0 × 7 0
INITICLUPT STRVICE ROUTINE	VARY BETWEEN O AND 16 MILLISE  8. TRANSFER COLOR DATA RD  1. OLTOLT CAD BYTE  10. RESTORE PROG STATUS WO	RD OC	***	-80-		
	SAB SAA  SCB SCA DISAL  OURSOR OI 2  SELECT O 3  (ODES   1	NL#				

Unclassified AJJ - 21 26 March 1975 Page 14 of 17

ULI INPUTS	VLIOUTE	UTS	ULI T	IP
DIN(DAW) SIN(STATUS)	DOT (DATA)	COT((smuo)	WAR YEX	ec compo
1 70 14.5.6.7	0 1 7	0,1,2,3,4,5,6,71	ACTILL   "	ME LUGIC
		W. Och ZZZZ	M	IS STATE
LSB MUCEA SOG NVST RSI NBA	85×	DISTORY FIRM WILLEY SAB SBA SBA SBA SBA SBA		ENTERED
x x x x O X I O	<del></del>	00 4 7 7 7	SRG 1	<del>,</del>
			344	
		100x111X	CMG 4	RESET OR I
	@	01 0x 10xx	CMG 4	1 RWI
	* SAE SAY X X X X X		DAG 3.	75 RWZ
	-XA		016 3	75 RW3
	- ×-		096 3	15 SR4
			SATN	SR5
				31.3
* * -RO-			D RG 3	75 RVI
			CMG 4	I
				-
			1	

Table 3. SCPLT Subroutine

INPUTS: Reg. X, x-coord. $0 \le X \le 319$ Reg. Y, y-coord. $0 \le Y \le 247$ Reg. C, S in bits $25 \& 26$ ; color in bits $28-31$ , all other bits zero. Reg. F, return address.	Device code in reg. B. Output Cmd-disarm int, DDI to st. RW1.	Compare X to 256. If X < 256, go to SCPLTA.	Decrease X by 256.	Make bit 27 of C a 1.	Write cont of reg C (SA, XAM, Color).	" " X (input X-256).	Restore X to what it was.	* = = = 0	Go to SCPLTB.	Write cont of reg C	X : : : :	¥ = = =	E, DDICMD2 Output Cmd-disarm int, DDI to st. I.	Return to the address in reg. F.			
IS: Reg. X, Reg. Y, Reg. C,	B, X/8B/ B, DDICMD1	SCPLTA	X, X, 100	C, X, 18'	ပ ပ	× m	X, X'199'	C, X'18'	SCPLTB	B, C	× 6	>- 63	B, DDICMD3	L	CM.	X/C288/	X/CE00/
INPU	He:	I E	H.	III	MOR	MOR	AHI	UHI	ω	MDR	MDR	MOR	90	BR	ALIGN	00	9
	SCPLT									SCPLTA		SCPLTB				DDICMD4	DDICMD2
	တ္တဂ္ဂ တက္(	6.49 6.49	G (	9 '	Ю 4	ស្វ	99	67	89	9	20	7.1	73	2	74	75	92
	CSBG GOSB DEBG 4600 GOBEI				SHEC	9H8D		-		9ABC	SHED	9ABE	DEBO 4000 00C0I	өзөг		C288	CEBB
	8999821 8898861	9999991 99999991	0000961	IHERRED	GGGGGEI	ородног	<b>6666821</b>	ововнет	DODOBHAI	BBBBBBBI	00000821	000084I	9999999	BEGEBEI	BBBBBB	GGGGEEI	1606666

The state of the s

Table 4. Program to Copy One Display to Another

6000	CBAO	LHI	A,Q	source display: 1 2 3 4
2				Q; 0000 0020 0040 0060
4	C8BO	LHI	B,P	output display: 1 2 3 4
6				P: 0000 0020 0040 0060
8	C880	LHI	8,8B	device code in reg. 8.
A	008B			
C	C890	LHI	9,08	cmd byte for read in reg. 9.
E	0008			
6010	C850	LHI	5,C2	and byte for write in reg. 5.
2	0002			
4	24D0	LIS	D,0	zero reg. D.
6	24E0	LIS	E,0	nn n E.
8	9E89	OCR	8,9	output cmd byte for read.
<b>A</b>	9A8A	WDR	8,A	write S <sub>A</sub> ,X <sub>AM</sub> X <sub>A</sub>
C	9A8D	WDR	8,0	" A AM XA
E	9A8E	WOR	8,E	" YA
6020	0200	BTCR	0,0	delay (No-op)
2	0200	BTCR	0,0	"
4	0200	BTCR	0,0	N
6	0200	BTCR	0,0	**
8	9B8C	RDR	8,C	read data into reg. C.
A	C4C0	NHI	C,F	mask all but the 4 lsb of reg. C.
C	000F		- ,-	
E	9E85	OCR	8,5	output cmd byte for write.
6030	OACB	AR	C,B	get the output display code in reg. C.
2	9A8C	WDR	8,C	write SA, XAM, Color
4	9A8D	WDR	8,D	" X <sub>A</sub>
6	9A8E	WDR	8,E	" YA
8	26E1	AIS	E,1	increment YA by 1.
A	C9EO	CHI	E,F8	compare YA with 248
c	00F8	Oni	2,10	Compare IA with 240
E	4320	BNP	6018	if Y <sub>A</sub> ≤ 248, go to 6018.
6040	4000	DIVE	ω.υ	11 14 240, 80 10 00.00
2	6018			
4	2601	AIS	D,1	increment XA by 1.
6	24E0	LIS	E,0	zero YA.
8	C9D0	CHI	D,100	compare X <sub>A</sub> with 256.
A	0100	OHI	D, 100	compare KA with 2)0.
C	4210	BM	6018	if X <sub>4</sub> < 256, go to 6018.
E	4000	24.1	00.0	II MA 200, go to coro.
6050	6018			
0	4330	BNE	6064	if $X_A \neq 256$ , go to 6064.
1	4000	DNE	CO 04	11 AA 270, 80 10 0004.
4	6064			
8	C9DO	CHI	D,13F	compare XA with 319.
A	013F	OIII	2, 72	Compare na with 7:76
Ĉ	4320	BNP	6018	if $X_A \le 319$ , go to 6018.
E	4000	DIVE	0010	11 AA= 7.7, 80 10 0010.
6060	6018			
0000	0010			

# Table 4. (Continued)

6062	2200	BFBS	0,0	bran	nch	un	c. to	86	elf.	
4	CAAO	AHI	A,10	add	16	to	reg.	A	(make	$X_{AM}=1$ ).
6	0010									
8	CABO	AHI	B,10	"	**	**	"	В	"	"
<b>A</b>	0010									
C	4300	В	6018	go	to	60	18.			
E	4000									
6070	6018									

# To do the same task using the slow read mode, change:

600E	004 <u>A</u>	cmd byte for slow read, interrupts enabled.
6020	2200 BFBS 0,0	branch unc. to self.
	and include the follows	ing interrupt service routine:

6100	2612	AIS 1,2	increment reg. 1, the loc part of the PSW,
			by one halfword to bypass the 2200 at 6020.
6102	1800	LPSWR 0,0	restore the PSW

Run with immediate interrupts enabled, in reg. set 0. (FSW=4000) In the interrupt service pointer table, at D0+2x8B, put the starting address of the interrupt service routine:

OE16 6100

Note: This program was written diectly in machine language; it was never assembled by CAL. The assembler notation included here is incorrect for CAL in that all numbers listed are in hex. In CAL, such numbers must be represented as X'NNNN' or Y'NNNNNNN', except for 0-9.

# Preceding Page BLank - FILMED



Classification Unclassified

DIVISION Operation

Department

EQUIPMENT EDL - Wayland

Advanced Development Laboratory

Contract No. Distribution

Listed

To

J. H. Turner, Jr.

File No.

From

A. J. Jagodnik, Jr.

Memo No.

A.I.I-26

Subject

Scan Converter Drawing List

Date

4 June 1975

The fact that two slightly different scan converter refresh memory systems have been built and that both have been extensively modified in different ways has led to some confusion in the area of the applicability of drawings. The Table contained herein is intended to resolve the confusion. It contains all drawings related to the scan converters, ordered by Raytheon drawing number, and indicates the equipment to which each is applicable. Also included is information describing the size, type and form of each drawing and whether or not it references other drawings.

Advanced Electronic Techniques Wayland, Box M9, Ext. 2736

/bp

cc: G. Dennis

K.M. Glover (3)

D. L. Keefe

J. C. Murray

L. R. Novick J. C. Westphal

Unclas AJJ-26		ed
4 June		5
Page 2	of	3

		~	Remote	×												×								;	(T)											×	×			AJ 4 J Pa
		KMR	LWCA(2) Master	×	×	;	× :	×	×	×	×	×	3 DNC's	no J3 &	J4 holes	×	×	×	×	×	×	×	×	×			×	×	×	×	×	×	×			×	×			
	ion		LWCA'L	×	×	;	×	×	×	×	×	×	×	×		×	×	×	×	×	×	×	×	×			×	×	×	×			;	×		×	×	×	×	×
	Application	1 N/S	KMR	×	×	;	×:	×: )	×	×	×	×	×	no 13 &	J4 holes	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×			;	×	sht I	×	×	×	×	×
		S/N 2	LWCA	×	×	;	×	×	×	×	×	×	×	×		×	×	×	×	×	×	×	×	×	×	×	×	×	×	×			,	×	sht 2	×	×	×	×	×
		Other	Ref:																												×	×	,	×	×			×	×	
SCRM DRAWINGS	ram, M - Mechanical	ia.		(MIU Shelf)	3C		35	3E	2C	G7		3D	ce #1 (Lower SCP)	#2 (Upper SCP)		#3 (MIU)	2E	2F		1.F	IE		IA & B	IC & D			2A & B	3A, B&C				e 1 <b>s</b>	plies				(88)			86
S	Schematic, I - Interconnection Diagram, M - Mechanical, Rlock Diag.	V - Velium, M - Mylar, S - Sepia	Abbrev. Title (Notes)	Mtg. Brkt. Interface	C. C. X Hatch Gen	Test Card	C. C. Origin Trans. BCD/BW		C. C. Hi Alt Acc	C. C. Lo Alt Acc		C. C. Y Proj. Accum	Hole Layout, Rear Pul Interface #1 (Lower SCP)	I I I I I I				C. C. R. Proj. Accum					C. C. X 12 x 12 Mult.	Y 12 x	MIU (2 sht)	DCU (2 sht)	C. C. Alt Compar.		S. C. Front Panel, Hole Layout	S. C. Silk Screen Layout	Int. Diag-KMR CC	KMR Master SCRM F& R Panels	KMR Master SCRM Power Supplies	C. C. Interconnect	Scan Conv. Interconnect	MEM to MIU	DCU & VDU to MIU (Cables)	S. C. Proc. F & R Panels	DCU to VD U	S. C. Proc. DC Power Supplies
	S - Sch		Form		>	> :	>	>	s	S	S	>	>	>		>	S	S	>	S	>	>	>	S	S	1-V	>	>	S	>	S	S	S	>	) · ·	?>	>	>	>	>
	L		Type		S									M			s										S	S	×	×	_	S	_	-	-	-	-	S	-	
			5120		a					۵	G	0	۵	Q		۵	Q		٩					Э	Œ	ш	E.	H			ר	H	U	Œ	O		U			
			Dwg No.	895180	181568	895182	895183	895184	895185	895186	SD895187	895188	895189	895190		161568	895192	895193	SD895194	895195	895196	895197	861568	895199	SD895200	SD895201	895202	895203	895204	895205	895718	895720	895726	897392	897393	897896	897897	897898	897899	897900

SCRM DRAWINGS (Continued)

				SCRM DRAWINGS (Continued)	(panuluu		Application	ion		
					Other	S/N 2	S/N 1		KMR	æ
Dwg No.	Size	Type	Form	Abbrev. Title (Notes)	Ref:	LWCA	KMR	LWCA(2) Ma	Master	Remote
897918	В	S	>	Term for Twp Lines		×	×	×	×	×
910161	٥	X	>	Hole Layout F Panel				×		
910162	O	N	s	Silk Screen F Panel				×		
910163	O	X	>	Bracket for Conn.				×		
91016	Q	S	>	LWCA Control Panel				×		
910167	O	S	>	Cable Wiring LWCA Cont. Panel to DDI				×		
910168	u	S	s	DCU (2 sht)				×		
691016	ר	s	S	MIU (Sections C-F; Geo. has mylar from which	×			×		(3)
				this was made)		>		>		
910170	O	s	>	Mon. No. 5 input sel.		<		<		
910171	a	S	>	Color Encoder (MIU Same as SD895200 sht 2)				×	×	(3)
910172	O	-	>	Cable - DCU to Card 2				×		
910173	۵		s	Cable - DD1 to ULI				×		
910174	Q	-	>	Cable - DDI to DCU				×		
910175	ы	s	×	DDI				×		
91016	Q	-	>	LWCA Scan Conv.	×			×		
911046	O	s	^	Data Trans Control Panel & Cable					×	
911047	Q	s	Σ	SDF					×	
911048	E)	s	Σ	DRU						×
911049	Q	-	Σ	Remote Refresh Memory	×					×
911050	۵	_	>	Cables - KMR Master	×				×	
911101	U	_	S	KMR Master SCRM	×				×	
911102	<b>E</b>	s	S	KMR DCU (Sht 2 same as SD895201 sht 2)					×	
911103	ы	-	S	KMR DCU to VDU	×				×	
911104	ר	S	Ś	Master KMR MIU (C-F, Geo, has mylar from	×				×	<b>a</b>
				which this was made)						;
911155	8	-	>	Remote MIU Video Jumper						×
911116	a	-	>	RRM F & R Panels						×
911157	۵	Σ	>	Silk Screen - F. Panel Data Trans Cntrl					×	
911158	91	Σ	>	Silk Screen RRMR						× ;
911159	۵۱	Σ	S	Hole Ly F Panel RRMR					,	×
911160	2	Σ	n	Hole Ly F Panel Data Trans Cutri					<	

(1) See 911049 (2) All LWCA drawings are not listed here; only those related to the SCRM.

# Preceding Page BLANK - FILMED

### DISTRIBUTION LIST

### DEPARTMENT OF DEFENSE

Defense Advanced Research Proj. Agency ATTN: Strategic Tech. Office

Defense Documentation Center

12 cy ATTN: TC

Director

Defense Intelligence Agency
ATTN: DT-2, Weapons & Sys. Division
ATTN: DI-7D

ATTN: DT-1B

ATTN: DT-1C, Nuc. Eng. Branch

ATTN: Tony Dorr, (DIA-DT-2)

Director

Defense Nuclear Agency

ATTN: DDST

ATTN: STSI, Archives

3 cy ATTN: STTL, Tech. Library

ATTN: STVL

ATTN: RATN

ATTN: SPAS

Director of Defense Research & Engineering

ATTN: S&SS (OS)

ATTN: AD/ET, J. Persh

Commander

Field Command

Defense Nuclear Agency

ATTN: FCTMOF

ATTN: FCPR

Director

Joint Strat. Target Planning Staff JCS

ATTN: JPTP

ATTN: JPTM

ATTN: JPST, G. D. Burton ATTN: JPST

ATTN: JLTW-2

Livermore Division, Field Command, DNA

ATTN: FCPRL

OJCS/J-5

ATTN: J-5 Plans & Policy R & D Division

Studies Analysis and Gaming Agency Joint Chiefs of Staff

ATTN: SDEB

DEPARTMENT OF THE ARMY

Director

BMD Advanced Tech. Center

ATTN: ATC-M

ATTN: ATC-T, Melvin T. Capps

Program Manager

BMD Program Office

ATTN: Technology Division

ATTN: DACS-BMT, Clifford E. McLain ATTN: DACS-BMT, John Shea

The state of the s

DEPARTMENT OF THE ARMY (Continued)

Commander

BMD System Command

ATTN: BDMSSC-TEB, R. Simpson ATTN: BDMSC-TEN, Noah J. Hurst

Deputy Chief of Staff for Research Dev. & Acq. ATTN: NCB Division

Deputy Chief of Staff for Ops. & Plans

ATTN: Dir. of Chem. & Nuc. Ops.

Commander

Harry Diamond Laboratories

ATTN: DRXDO-RBH ATTN: DRXDO-RC ATTN: DRXDO-NP

Commander

Picatinny Arsenal

ATTN: SMUPA-MD ATTN: SARPA-ND-C-T

ATTN: Al Loeb

Director

TRASANA

ATTN: R. E. DeKinder, Jr.

Director

US Army Ballistic Research Labs.

ATTN: Richard Vitali

ATTN: Robert E. Eichelberger

Commander

US Army Mat. & Mechanics Research Center

ATTN: DRXMR-HH, John F. Dignam

ATTN: DRXMR-HH

Commander

US Army Materiel Dev. & Readiness Command
ATTN: DRCDE-D
ATTN: DRCDE-D, Lawrence Flynn

Commander

US Army Missile Command
ATTN: DRSMI-RRR, Bud Gibson
ATTN: DRSMI-XS, Chief Scientist

Commander

US Army Nuclear Agency ATTN: ATCA-NAW

US Army Research Office

ATTN: Consultant, Peter P. Radowski

DEPARTMENT OF THE NAVY

Chief of Naval Operations

Navy Department

ATTN: OP 604C4 ATTN: OP 604C3, Robert Piacesi

Naval Research Laboratory ATTN: Code 2600, Tech. Lib. ATTN: Code 5180, Mario A. Persechino

### DEPARTMENT OF THE NAVY (Continued)

Naval Sea Systems Command

ATTN: Code 0351 ATTN: ORD-0333A

Commander

Naval Surface Weapons Center

ATTN: Code 323 ATTN: Code WA501, Navy Nuc. Prgms. Off.

ATTN: Code 323, W. Carson Lyons

Director

Strategic Systems Project Office

ATTN: NSP-273 ATTN: NSP-272

### DEPARTMENT OF THE AIR FORCE

AF Flight Dynamics Laboratory, AFSC

ATTN: FXG

AF Geophysics Laboratory, AFSC

ATTN: Chan Touart

ATTN: Kenneth M. Glover

ATTN: Don McLeod ATTN: Robert Cunningham

AF Materials Laboratory, AFSC

ATTN: LTM

ATTN: MBC, Donald L. Schmidt

ATTN: MBE, George F. Schmitt

ATTN: LPH, Gordon Griffith

ATTN: MBC

AF Rocket Propulsion Laboratory, AFSC

ATTN: RTSN

AF Weapons Laboratory, AFSC

ATTN: SUL ATTN: DYV

ATTN: ALO, Maj Lawrence T. James

ATTN: SAB

ATTN: Dr. Minge

ATTN: DYT, Maj G. Ganong

ATTN: Col Earnest F. Dukes, Jr.

Headquarters Air Force Systems Command ATTN: F. Celec ATTN: SOSS

ATTN: XRTO

Commander

Arnold Engineering Development Center

ATTN: XOA

Foreign Technology Division, AFSC

ATTN: PDBG ATTN: TDFBD, J. D. Pumphrey

The state of the s

Hq. USAF/RD

ATTN: RDQ ATTN: David S. Hyman

ATTN: RDPM ATTN: RDQSM

DEPARTMENT OF THE AIR FORCE (Continued)

Hq., USAF/XO

ATTN: XOOSS

SAMSO/DY

ATTN: DYS

SAMSO/MN

ATTN: MNNR

ATTN: MNN

SAMSO/RS

ATTN: RST

ATTN: RSSE

ATTN: RSS

Commander In Chief Strategic Air Command

ATTN: XOBM ATTN: XPQM

ATTN: XPFS

ATTN: NRI

### ENERGY RESEARCH & DEVELOPMENT ADMINISTRATION

Division of Military Application

US Energy Research & Dev. Admin.
ATTN: Doc. Con. for CDR, Richard E. Peterson
ATTN: Doc. Con. for Research & Dev. Branch

University of California

Lawrence Livermore Laboratory

ATTN: C. Joseph Taylor, L-92 ATTN: Joseph B. Knox, L-216 ATTN: Larry W. Woodruff, L-96 ATTN: G. Staihle, L-24

Los Alamos Scientific Laboratory

ATTN: Doc. Con. for J. W. Taylor ATTN: Doc. Con. for Donald Kerr ATTN: Doc. Con. for John McQueen

ATTN: Doc, Con. for Richard A. Gentry

Sandia Laboratories

Livermore Laboratory

ATTN: Raymond Ng
ATTN: Doc. Con. for Thomas B. Cook, ORG 8000
ATTN: Doc. Con. for C. S. Hoyle

ATTN: Doc. Con. for T. Gold

Sandia Laboratories

ATTN: Doc. Con. for M. L. Merritt ATTN: Doc. Con. for Walter Herrmann

ATTN: Doc. Con. for D. McCloskey

ATTN: Doc. Con. for A. W. Synder

ATTN: Doc. Con. for Albert Chabai

2 cy ATTN: William Burns

### DEPARTMENT OF DEFENSE CONTRACTORS

Acurex Corporation

ATTN: J. Courtney ATTN: Robert M. Kendall

ATTN: J. Huntington

ATTN: C. Nardo

Aeronautical Research Assoc. of Princeton, Inc.

ATTN: Coleman Donaldson

### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Aerospace Corporation

ATTN: H. F. Dyner ATTN: R. H. Palmer

ATTN: Robert L. Strickler

ATTN: W. Barry

ATTN: R. Mortensen

ATTN: D. T. Nowlan

ATTN: J. McClelland

ATTN: Thomas D. Taylor

ATTN: D. H. Platus

Applied Theory, Inc. 2 cy ATTN: John G. Trulio

ARO, Incorporated

ATTN: John C. Adams

AVCO Research & Systems Group

ATTN: John E. Stevens, J100 ATTN: S. Skemp, J200

ATTN: William G. Reinecke, K100

ATTN: George Weber, J230

Battelle Memorial Institute

ATTN: Richard Castle

ATTN: Merwyn R. Vanderlind

ATTN: E. Unger

ATTN: W. Pfeifer

The Boeing Company

ATTN: Brian Lempriere ATTN: Robert Holmes

Aerospace Corporation

ATTN: R. Mortensen ATTN: W. Mann

Brown Engineering Company, Inc.

ATTN: Ronald Patrick

California Research & Technology, Inc.

ATTN: Ken Kreyenhagen

Calspan Corporation

ATTN: M. S. Holden ATTN: Romeo A. Deliberis

University of Dayton

ATTN: Hallock F. Swift

Effects Technology, Inc.

ATTN: Robert Wengler

General Electric Company

Space Division
ATTN: C. Kyriss
ATTN: Phillip Cline

ATTN: B. M. Maguire

ATTN: A. Martellucci

General Electric Company

TEMPO-Center for Advanced Studies

ATTN: DASIAC

ATTN: B. Gambill

General Research Corporation

ATTN: John Ise, Jr. ATTN: Robert E. Rosenthal

### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Institute for Defense Analyses

ATTN: Joel Bengston ATTN: IDA Librarian, Ruth S. Smith

ION Physics Corporation
ATTN: Robert D. Evans

Kaman Sciences Corporation

ATTN: Thomas Meagher ATTN: Jerry L. Harper ATTN: Frank H. Shelton

LFE Corporation

Environmental Analysis Lab. Division

ATTN: Marcel Nathans

Lockheed Missiles & Space Company, Inc.

ATTN: Robert Au ATTN: Donald A. Price

ATTN: Charles M. Lee

ATTN: Arthur Collins, Dept. 81-14

ATTN: Gerald T. Chrusciel

Lockheed Missiles and Space Company

ATTN: T. R. Fortune

Martin Marietta Aerospace

Orlando Division

ATTN: William A. Gray, MP-61 ATTN: James M. Potts, MP-61

ATTN: Joyce Legare, MR-328

ATTN: Laird Kinnaird

McDonnell Douglas Corporation

ATTN: R. J. Reck ATTN: Ken Kratch

ATTN: H. Hurwicz

ATTN: L. Cohen

Meteorology Research, Inc.

ATTN: William D. Green

National Academy of Sciences

ATTN: National Materials Advisory Board for

Donald G. Groves

Pacific-Sierra Research Corp.

ATTN: Gary Lang

Physical Sciences, Inc.

ATTN: M. S. Finson

Physics International Company

ATTN: Doc. Con. for James Shea

Prototype Development Associates, Inc.

ATTN: J. E. Dunn ATTN: L. Hudack ATTN: R. Hagen

R & D Associates

ATTN: Albert L. Latter ATTN: Raymond F. Ross

ATTN: F. A. Field

ATTN: Cyrus P. Knowles ATTN: Harold L. Brode

The Rand Corporation

ATTN: R. Robert Rapp

## DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Raytheon Company ATTN: Library

Science Applications, Inc. ATTN: John Warner

Science Applications, Inc. ATTN: Lyle Dunbar ATTN: Carl Swain

Raytheon Company 3 cy ATTN: Anthony Jagodnik ATTN: L. R. Novich ATTN: J. H. Turner

Science Applications, Incorporated ATTN: William M. Layson ATTN: John Cockayne

Southern Research Institute ATTN: C. D. Pears

### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Stanford Research Institute

ATTN: Donald Curran ATTN: George R. Abrahamson ATTN: Philip J. Dolan

Systems, Science and Software, Inc. ATTN: G. A. Gurtman

TRW Systems Group ATTN: I. E. Alber, R1-1008 ATTN: Thomas G. Williams

ATTN: W. W. Wood
ATTN: R. K. Plebuch, R1-2078
ATTN: Peter Brandt, E1-2006
2 cy ATTN: D. H. Baer, R1-2136

TRW Systems Group

ATTN: William Polich ATTN: Earl W. Allen, 520/141

ATTN: L. Berger ATTN: E. Y. Wong, 527/712 ATTN: V. Blankenship

The state of the s