

AD-A036 203

COMPUTER SCIENCES CORP FALLS CHURCH VA  
CSEL INTERFACE UPDATE: K-BAND MICROPROCESSOR DEMONSTRATION. (U)  
DEC 76 D O ALWINE, R A GLICKSMAN, R G MURRAY F33615-75-C-1229

UNCLASSIFIED

CSC-R-3328-1

AFAL-TR-76-169

F/G 9/2

NL

1 OF 2  
AD  
A036203



ADA 036203

AFAL-TR-76-169

J  
12




## CSEL INTERFACE UPDATE: K-BAND MICROPROCESSOR DEMONSTRATION

COMPUTER SCIENCES CORPORATION  
6565 ARLINGTON BOULEVARD  
FALLS CHURCH, VIRGINIA 22046

DECEMBER 1976

TECHNICAL REPORT AFAL-TR-76-169  
FINAL REPORT FOR PERIOD MARCH 1975 - JUNE 1976



COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION

Approved for public release; distribution unlimited

AIR FORCE AVIONICS LABORATORY  
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES  
AIR FORCE SYSTEMS COMMAND  
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.


Paul F. Humel

PAUL F. HUMEL, 1LT, USAF  
Project Engineer

FOR THE COMMANDER

James D Everett

JAMES D. EVERETT, Col, USAF  
Chief, System Avionics Division  
Air Force Avionics Laboratory



Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

## SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER AFAL-TR-76-169	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) CSEL INTERFACE UPDATE: K-Band Microprocessor Demonstration		5. TYPE OF REPORT & PERIOD COVERED Final Report Mar 1975 - Jun 1976
6. AUTHOR(s) Douglas O. Alwine Robert A. Glicksman		7. PERFORMING ORGANIZATION NAME AND ADDRESS Computer Sciences Corporation 6565 Arlington Blvd. Falls Church, VA 22046
8. CONTRACT OR GRANT NUMBER(s) F33615-75-C-1229		9. PERFORMING ORG. REPORT NUMBER R-3328-1
10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 12270105		11. REPORT DATE Dec 1976
12. NUMBER OF PAGES 169		13. SECURITY CLASS. (of this report) UNCLASSIFIED
14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office) 12169P		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE 63431F
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Microprocessor, K-Band Terminal Simulator, Simulation, Software, Frequency Synthesizer, Doppler, Frequency HOP, MFSK, Random Access Memory		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The objective of this demonstration/study is to provide the Air Force with basic data and techniques for expanding the capabilities of the K-Band Terminal Simulator. The current simulator consists of three communication channels, each with several real-time effects (Doppler shift, frequency hop, signal fading, and MFSK) driven by a minicomputer which updates all of these real-time effects every 5 milliseconds. Expansion of the K-Band Terminal Simulator along present lines would increase the		

mt

burden on the minicomputer and therefore increase the basic 5 millisecond time step, which may already be too long for some applications.

The results of this study show that an alternative, vastly superior approach to expansion of the simulator would be to use a separate microprocessor to drive each individual channel. This would relieve the main minicomputer of the fast real-time chores and leave it with only non-time critical system control, operator interface, and housekeeping tasks. This approach would give almost unlimited expansion capability and would allow reducing the basic time step somewhat.

To further assess the feasibility of this approach, a "brassboard" demonstration unit was constructed. This unit uses an 8080 based microprocessor system to drive a frequency synthesizer (the heart of a K-Band Terminal Simulator channel) in real-time from tables of hop, Doppler and MFSK effects. These tables are pre-computed by the CSEL minicomputer from operator input data in a manner similar to that of the existing K-Band Terminal Simulator.

The brassboard demonstration unit ran successfully with an observed time step of 2.45 milliseconds, clearly proving the feasibility of this approach. Complete results, along with all hardware and software documentation are contained in this final report.

## PREFACE

This Technical Report was prepared by Computer Sciences Corporation, 6565 Arlington Boulevard, Falls Church, Virginia 22046, for the Air Force Avionics Laboratory under Contract F33615-75-C-1129, job order 12273205. The work on this effort was carried out by Messrs. Douglas O. Alwine, Robert A. Glicksman, Richard G. Murray, and Charles F. Pavey. Lt. Paul F. Humel, USAF, AFAL/AAD, was the project engineer for the Air Force Avionics Laboratory.

## TABLE OF CONTENTS

SECTION I - INTRODUCTION .....	1
SECTION II - DESCRIPTION OF SYSTEM .....	2
SECTION III - RESULTS .....	3
SECTION IV - DESCRIPTION OF HARDWARE .....	6
Control Processor .....	6
Microcomputer .....	6
Frequency Synthesizer .....	9
Opto-Isolator Interface .....	9
Frequency to Voltage Converter .....	9
Connecting Cable .....	9
Power Supply Chassis .....	13
SECTION V - SOFTWARE DESCRIPTION.....	17
Introduction .....	17
Static Mode Module.....	17
Static Mode Mainline.....	20
Block Data .....	30
Subroutine INTELL.....	32
Subroutine COMMO.....	44
Subroutine DL .....	50
Subroutine DOPLD .....	57
Subroutine HOPLD .....	63
Subroutine MFSKLD .....	69
Subroutine ENDSIM .....	75
Subroutine STEPS .....	79
Subroutine IBIE .....	83
Subroutine FREQ .....	88
Subroutine PARMID .....	91
Subroutine SHOW .....	95
Subroutine SEARCH .....	98
Subroutine NUMBER.....	101
Subroutine RLNBED .....	111
Subroutine RLNASC .....	114
Subroutine RLNBIN .....	117
Subroutine BCD .....	120
Subroutine ASCRLN .....	123
Real-Time Module .....	126

TABLE OF CONTENTS (Cont'd)

SECTION V - (CONT'D)

Real-Time Main.....	127
Reader Program .....	155
Loader Program .....	159

## LIST OF ILLUSTRATIONS

### Figure

1	Block Diagram of the Demonstration System . . . . .	7
2	Opto-Isolator Interface Unit-Schematic Diagram . . . . .	10
3	Frequency to Voltage Converter - Schematic Diagram . . . . .	11
4	Synthesizer Interface . . . . .	12
5	Power Supply Chassis . . . . .	14
6	A. C. Power Control Unit . . . . .	15
7	+8 Volt Power Supply Schematic . . . . .	16
8	System Parameter Table . . . . .	128
9	Pattern Storage Format . . . . .	129
10	Rockland Interface Format . . . . .	131

## SECTION I INTRODUCTION

The objective of this demonstration/study is to provide the Air Force with basic data and techniques for expanding the K-Band Terminal Simulator. The current K-Band Terminal Simulator consists of three signal sources, each capable of a wide variety of modulation types, to simulate a wide variety of transmitters. All three simulated transmitters are driven in real-time by a single minicomputer to simulate the effects of Doppler shift, frequency hop, signal fade, and MFSK modulation. In real life, functions such as Doppler shift and fade are continuous. In order to simulate these functions with a system driven by a digital controller, it is necessary to quantize the changes into discrete steps. In order to have a valid simulation, it is necessary to make these steps very small and hence, they must occur rapidly. The present K-Band Terminal Simulator is capable of outputting updated values for the real-time effects every 5 milliseconds. However, because a single processor is used to drive all of the real-time effects, any expansion of the system, either in the number of carriers or the number of effects per carrier, will necessitate increasing the size of this basic time step.

Since it appears that the Air Force may have the need to increase the number of simulated transmitters and to reduce the basic time step from 5 milliseconds to 1 or 2 milliseconds, it becomes necessary to examine alternative means of controlling the K-Band Simulator. The concept examined here is to control each transmitter simulator in real-time with its own microprocessor, leaving the main minicomputer with only non-time critical system control, operator interface, and housekeeping tasks. This would allow an almost unlimited, modular, expansion capability for the K-Band Terminal Simulator, and expansion could be accomplished without lengthening the time step.

The brassboard demonstration system, described herein, can calculate new values for Doppler shift, frequency hop, and MFSK, add these to the nominal carrier frequency and output an updated frequency to a frequency synthesizer approximately every 2.45 milliseconds.

## SECTION II DESCRIPTION OF SYSTEM

The brassboard demonstration unit consists of a commercial microprocessor development system, programmed to accept standard files from the CSEL minicomputer and drive a frequency synthesizer from these files to simulate Doppler shift, frequency hop, and MFSK. The CSEL PDP-11/20 was programmed to accept operator inputs from the console, build the files, and transfer them to the microprocessor memory.

This demonstration system consists of an INTELLEC 8/MOD 80 microcomputer, a Rockland 5100 frequency synthesizer, and a frequency discriminator to aid in observing the real-time effects on an oscilloscope. Detailed descriptions of this hardware can be found in Section IV.

Values for Doppler shift are taken from the table directly. Values for hop and MFSK are picked pseudorandomly from their respective tables by pseudorandom codes generated in software. These three effects are added to the nominal carrier frequency, converted to the proper format to drive the frequency synthesizer, and outputted, demonstrating clearly the feasibility of controlling the K-Band Terminal Simulator hardware with microprocessors.

### SECTION III RESULTS

The microprocessor was interfaced with the Rockland 5100 frequency synthesizer and the DEC PDP-11/20. It successfully received tables of Doppler shift, hop, and MFSK from the PDP-11/20, and was able to drive the frequency synthesizer in real-time, outputting an updated frequency approximately every 2.45 milliseconds. That is, a new value was calculated for each of the parameters of Doppler shift, MFSK, and frequency hop; that all three new values were added to the nominal carrier frequency and the resulting frequency was formatted and sent to the frequency synthesizer every 2.45 milliseconds. Delay loops were used as necessary to get all output cycles as nearly equal in time as possible. These delay loops would be unnecessary if a real-time clock were incorporated into the microprocessor system. The cost of this clock was not considered justified in this demonstration set-up. Such a clock would be required however, if it is decided to upgrade the K-Band Terminal Simulator with microprocessors, as it would permit the required precise control of the output rate.

The 2.45 millisecond output rate is faster than the present 5 millisecond rate currently available in the K-Band Terminal Simulator, but not nearly as fast as could be attained with some of the newer microprocessors. Many of the newer units offer shorter cycle time and other improvements, such as indirect addressing or an improved instruction set. At least one unit has a 16-bit word length, which could increase speed both by requiring fewer memory cycles to execute a single instruction, (the 8080 fetches as many as three bytes per instruction) and by making it simpler to generate the three 10-bit binary words needed to drive the Rockland synthesizer.

It is not unlikely that a microprocessor could, at this time, be found that would be capable of reducing the observed 2.45 millisecond step time to less than 1 millisecond. New and upgraded microprocessor products are currently being introduced on an almost daily basis and these units offer further improvements in speed, instruction set and I/O flexibility over the original 8080 used in the brassboard demonstration unit. Amid all of this, it is also worthy to note that the prices of microprocessor and related semiconductor products are currently dropping very rapidly. Computer Sciences

Corporation (CSC) feels, therefore, that making a specific recommendation as to the "best" choice of microprocessor at this time would be unjustified. Any information obtained now would soon be too obsolete for the Air Force to use. We, therefore, recommend that the Air Force wait until a microprocessor per access expansion of the CSEL facility is required before attempting to select the "best" microprocessor to use.

A secondary fallout of the rapid drop in semiconductor (specifically memory) prices is a simplification in the recommended configuration for a microprocessor controlled CSEL access. When the processor-per-access technique was first proposed, CSC felt that a practical, operational simulator would have a central core memory which would be maintained by the CSEL minicomputer and shared by each microprocessor controlled access for obtaining hop, Doppler, MFSK, and fade parameters. This configuration required expensive DMA interfaces and attention to critical timing situations. We now feel that the reduced price of semiconductor memory makes it economically feasible for each microprocessor to be provided with enough local RAM memory to store a significant amount of real-time data. The data would be stored in a "double buffer" format, wherein half of the local memory would at any time be filled with current parameters while the other half would be receiving a "downline load" from the CSEL minicomputer. This technique will greatly reduce the complexity of the hardware microprocessor to minicomputer interface and be free of the critical timing burden inherent in a single shared memory system.

The interface between the minicomputer and microprocessor can be either serial or parallel. In the brassboard demonstration system, a 2400 baud serial interface was provided. Approximately 2 minutes was required to transfer the entire set of tables to the microprocessor over this interface. This could be reduced to about 30 seconds by increasing the speed to 9600 baud. For real-time operation on a 1-millisecond time step, and on non-repetitive tables a parallel interface would be required. A serial interface will certainly suffice for repetitive tables, as demonstrated with this brass-board system.

Serial interfaces can be purchased, often complete with software support, at reasonably low cost. Parallel, non-DMA interfaces are generally more expensive and require custom software drivers to be written for them. Parallel DMA interfaces are by far the most expensive in both hardware and software and generally produce the greatest number of integration problems. Therefore, the particular operational requirements of a microprocessor-per-access simulator will have to be considered when attempting to configure such a system in the most cost-effective manner.

## SECTION IV DESCRIPTION OF HARDWARE

The hardware block diagram is shown in Figure 1. The major blocks of this diagram are described below.

### CONTROL PROCESSOR

The PDP-11/20 is the processor that is normally used to drive the K-Band Terminal Simulator. The software prepared for the PDP-11 (see Section 5) allows the operator to build tables of values for frequency hop, MFSK, and Doppler, and transfer these tables to the microcomputer memory. The interface to the PDP-11 is through a DL11 interface module normally used to drive a second VTO5 console.

### MICROCOMPUTER

The microcomputer in the block diagram is an INTELLEC 8/MOD 80 development system. While a number of microprocessor chips were available at the start of the contract, only the Intel 8080 was available off-the-shelf, with the support hardware and software needed to develop this system.

The microcomputer supplied for this demonstration has the following modules:

- 1 - IMM8-83 CPU Module
- 2 - IMM8-61 I/O Cards
- 1 - IMM8-63 Output Card
- 2 - IMM6-28 Random Access Memory Cards, 4K each
- 3 - IMM6-26 PROM Cards, 4K bytes each
- 1 - IMM6-76 PROM Programmer
- 1 - Front Panel Control Module

The microcomputer is normally supplied with one IMM8-61 I/O card and a second was added to provide a serial interface to the DEC DL11-C I/O module. An IMM8-63 output card was added to provide output ports to drive the synthesizer.




Figure 1. Block Diagram of the Demonstration System

The software included with the development system consists of a system monitor that resides in 2K of PROM, a text editor, and a macro assembler on paper tape.

CSC has found several peculiarities involved in operating this device that the Air Force should be cognizant of. The first is a race condition when bringing up the System Monitor which can be avoided if, after keying in the "jump to 3800" instruction in locations 0, 1, and 2, the reset key is depressed before the "memory access" key is returned to its normal position. The instruction manual says to return the "mem access" key to normal before depressing the "reset" key. Sometimes several tries are required to start the machine if the sequence in the book is followed. Discussions with the factory have verified that a race condition does exist, and that the "reset" key should be depressed first, then the "memory access" returned to its normal position.

The second peculiarity is simply that if the room is chilly, the machine needs a few minutes to warm up. Discussions with personnel at the factory indicate that this is normal. After 5-10 minutes of operation, no difficulties have been encountered, even when the room was quite cool.

The third peculiarity is that the two random access memory modules must be installed in the same slots in which they were placed when the microprocessor was delivered to AFAL. The two modules are supposed to be identical, and indeed they will usually function normally if they are interchanged. The only time any memory problem has been apparent is when running the Intellec assembler. If the assembler is run with the memory cards reversed, the program will not stop reading at the end of the source tape, but will continue until the reader runs out of tape. This is a "hard" error, occurring every time an attempt is made to read a source tape. The problem goes away when the two RAM boards are interchanged. Several attempts were made to isolate the error by writing various patterns into memory and reading what was written. No error was ever found, and the attempt was abandoned. The factory was of no help in explaining this situation, other than recommending that the RAM boards be left in the position wherein no problems were encountered.

## FREQUENCY SYNTHESIZER

The frequency synthesizer is a Rockland model 5100. This unit was chosen for its fast switching speed and its ability to switch frequency without any phase discontinuity in the output. A synthesizer with these features was required in order to obtain small Doppler steps at a fast rate.

A description of this device can be found in the manufacturer's manual.

## OPTO-ISOLATOR INTERFACE

Both the DEC DL11 and the Intel IMM8-61 I/O modules utilize a serial, current-loop output, and were designed to drive a console such as a CRT or a teletype. These modules were interfaced with opto-isolators (see Figure 2). An opto-isolator consists of a light emitting diode (LED) and a phototransistor, mounted in a common package. Forward current through the LED causes it to emit light which turns on the transistor. This arrangement provides a high degree of electrical isolation, avoiding the problems with ground loops that might occur if the grounds of the two machines were connected together.

## FREQUENCY TO VOLTAGE CONVERTER

The frequency-to-voltage converter was constructed as an aid in determining if the output of the frequency synthesizer is being varied correctly. A schematic diagram of this assembly is shown in Figure 3. The CA3012 limiter amp provides a constant level to the input of the monostable flip flop (74121). A pulse train is produced at the one shot output with all pulses being the same width, but with a pulse repetition rate equal to the frequency of the synthesizer output.  $R_2$  and  $C_2$  average the output of the one shot. Since the pulse width is constant, the dc voltage across  $C_2$  is proportional to the frequency. Hence, the output voltage is proportional to the synthesizer output frequency.

## CONNECTING CABLE

The values outputted to the synthesizer are transmitted via an IMM8-63 output module. A list of the wiring, from the rear panel of the microcomputer to the synthesizer input is shown in Figure 4. An additional, individual wire coming from the




Figure 2. Opto-Isolator Interface Unit - Schematic Diagram




Figure 3. Frequency to Voltage Converter - Schematic Diagram

IMM 8-63 PORT	8	7	6	5	4	3	2	1
ADDRESS	15	14	13	12	11			8
BIT #	7	6	5	4	3	2	1	0
WEIGHT OF BIT	x	x	x	x	x	x	x	x
LOAD	x	x	x	x	x	x	x	x
INTELLEC CONNECTOR	6	6	6	6	8	8	8	8
INTELLEC PIN #	36	35	37	34	31	13	12	30
ROCKLAND PIN #	12	11	21	20	19	18	17	16
WIRE COLOR	PINK	TAN						

X = NOT LICEN

**Figure 4.** Synthesizer Interface

synthesizer connector carries a software generated load pulse, pin 12, which is used for troubleshooting, for synchronizing an oscilloscope, or for measuring the rate at which the synthesizer frequency is being updated on a counter.

#### POWER SUPPLY CHASSIS

This chassis contains six assemblies, A1 through A6 (see Figure 5). The functions of these assemblies are as follows.

Connector J48 on the rear of the Intellec is an AC connection for a teletype. An AC card from assembly A1 is plugged into this outlet (see schematic, Figure 6). When the microcomputer is turned on, it energizes relay K1, which energizes the teletype and the three power supplies, A4, A5, and A6. A6 is a -10 volt supply and A5 is a +5 volt supply. These two supplies are needed to supplement the ones inside the Intellec when the microprocessor system consists of more than a CPU, 2 RAM boards, 1 ROM board, and 2 I/O boards. If the output board driving the synthesizer is removed, and the extra ROM board in ROM slot 2 is removed, the internal power supplies are sufficient, and the external ones can be removed. The external power supplies are adequate to power the computer with all card slots filled.

Assemblies A2 and A3 are the opto-isolator interface and the frequency to voltage converter, respectively. Both units have already been discussed.

A4 is a +8 volt power supply which is used to power the CA3012 limiter/amplifier in the frequency to voltage converter. A schematic diagram of this unit is shown in Figure 7.




Figure 5. Power Supply Chassis





Figure 6. A.C. Power Control Unit



CR1-CR4 = IN599

Figure 7. +8 Volt Power Supply Schematic

## SECTION V SOFTWARE DESCRIPTION

### INTRODUCTION

The software for the brassboard demonstration system is comprised of two modules — a static mode module and a real-time module. The static mode module is responsible for building and transmitting the system parameter tables and pattern value tables to the Intellec microprocessor. The real-time module is responsible for the execution of the real-time mode.

Detailed documentation on each main program and subroutine in the demonstration software system follows. This documentation includes a description of each module, program, and subroutine, a flowchart, and a computer listing.

### STATIC MODE MODULE

The static mode module is responsible for building and transmitting the system parameter and pattern value tables used in the real-time mode. This module is comprised of a mainline program and many functional subroutines.

All variable elements in the system parameter table are input via the system console using keywords to specify a particular variable. Each keyword has an associated subroutine that is responsible for managing the input of its associated parameter value. A listing of the keywords and associated subroutines appears in Table 1.

Prior to conversion to real-time form, each effect parameter value established through console input is stored in labeled common as a four byte BCD value. During conversion to real-time form, each BCD value is converted to double precision and then to the binary form of the real-time mode. This process could have been simplified using the DECODE system routine, but would have defeated our design objective of attempting to keep the module as system independent as possible.

HOP and MFSK table values are input by the module through the console. The table size for each must be a power of two with a maximum size of 64 for MFSK and 128 for HOP. The Doppler values are built by successive additions of an operator supplied

offset to the base frequency. The MFSK and HOP values are converted to BCD form and then to their packed decimal storage form. The DOP offset is also converted to BCD form, but is then converted to double precision for the addition process used in determining each successive value. Each value so generated must be converted from double precision to packed decimal. Subroutines internal to the module are used for the conversions from BCD to double precision and from double precision to packed decimal.

Transmission of system parameter and table values is performed via the subroutines designed to transfer data according to an expected sequencing of the real-time mode reader program. Error checking is performed in these subroutines to guarantee the successful transfer of the data to the Intellec microprocessor. An assembly language routine is used to perform the actual byte transfers to the Intellec using the DL11 interface. This is the only system and machine dependent element of the module.

Besides the transmission error checking, the module also performs extensive error checking of operator input for illegal input strings and values out of range. A final consistency check is also performed on the value tables to ensure that only valid frequencies will be output in real-time mode by the frequency synthesizer. Error messages are output to the system console if errors are detected.

Labeled common errors are used extensively throughout the module for communication between the subroutines in the module. All areas are initialized in a BLOCK DATA subprogram. A description of each area, purpose, and initial values is contained in the BLOCK DATA subprogram description.


TABLE 1. SYSTEM KEYWORDS


<u>KEYWORD</u>	<u>DESCRIPTION</u>	<u>SUBROUTINE</u>
SHOW	Display current values of effect start, end, cycle, base frequency, and simulation end.	SHOW
LOAD	Perform system parameter and pattern value transfer	INTELL
FREQ	Input base frequency value	FREQ
HOPL	Input HOP table values	HOPLD
MFSL	Input MFSK table values	MFSKLD
DOPL	Build DOP table	DOPLD
HSTR	Input HOP start time	IBIE
MSTR	Input MFSK start time	IBIE
DSTR	Input DOP start time	IBIE
HEND	Input HOP end time	IBIE
MEND	Input MFSK end time	IBIE
DEND	Input DOP end time	IBIE
HCYC	Input HOP cycle value	STEPS
MCYC	Input MFSK cycle value	STEPS
DCYC	Input DOP cycle value	STEPS
SEND	Input simulation end value	ENDSIM


## STATIC MODE MAINLINE


This program is used to perform input of the function keywords that govern system setup and execution and to call the appropriate subroutine that manages the execution of the keyword specified.


The "PARMID" routine is used to determine the identity of the function keyword supplied. This program successively examines the value returned from the routine to determine the appropriate subroutine to invoke to complete the keyword processing.














```

***** KBDAND DEMONSTRATION STATIC MODE PROGRAM *****

***** THIS IS THE MAINLINE PROGRAM FOR THE KBDAND MICROPOLCESSOR
DEMONSTRATION SYSTEM. ITS MAIN FUNCTION IS TO QUERY THE
COMM. PORT FOR A FUNCTION KEYWORD AND CALL THE APPROPRIATE
ROUTINE THAT WILL PERFORM THAT FUNCTION. THE PARMID
CALLS THAT IDENTIFIES THE FUNCTION TO BE PERFORMED. THE KEYWORDS
ARE AS FOLLOWS.

SNDWAI LOAD#2 MOPL#4 MFSL#5
DUPLES HSTR#7 MSRH#9 MENU#10
MENU#11 MCYC#12 UCYC#15
SEND#16

***** COMMUNIC/SYSTEM/PSTANT,PSSTOP,PCYCLE,PHASE,PMENUE,MASK *****
COMMUNIC/TALES/SHDOP,NOP,MFSK
COMMUNIC/LINEMODE,1CAK
BYTE CHARS(25)
BYTE INLI(24),HOP(640),DOP(5120),MFSK(320),PBASE(12)
REAL PCYCLE(3)
REAL PSTANT(3),PSTOP(3),PMENUE,TYPE,R
INTEGER PMSK(3)
WRITE SYSTEM IDENTIFICATION MESSAGE
WHITE(6,910)
900 FORMAT(1H ****KBDAND MICROPOLCESSOR DEMO SYSTEM****)
901 FORMAT(1H %*% %*% %*%)
902 READ(UNIT,901)INLINE
FORMAT(2A1)
INTERPRAT( REPLY-RETURN NUMERIC IDENTIFIER
CALL PARMID(IND)
IP(IND,GT,0)GU TU 20
WHITE(6,914)
904 FORMAT(1H ,***UNDEFINED PARAMETER*)
GU TU 10
20 IP(IND+5,1)GO TO 40
DISPLAY CURRENT SET OF SYSTEM PARAMETERS
CALL SH04
GU TU 12
40 IP(IND,GT,2)GU TU 60
CHECK SYSTEM PARAMETERS,LOAD INTELL,AND GO
CALL INTELL(IEARR)
IP(IEARR,GT,0)GO TO 10
WHITE(6,912)
920 FORMAT(1H ,***SIMULATION UNDERWAY*)
GU TU 100,
60 IF(IND,GT,3)GU TO 80
GET BASE FREQUENCY FROM USER
CALL PREGIENW
IP(IEARR,E,0)GO TO 10

```

```

      WRITE(6,906)***INVALID FREQUENCY**
906  FORMAT(1H ,***INVALID FREQUENCY*)
      GO TO 10
80   IF(CINU.GT.4)GO TO 100
C*** BUILD MOP TABLE FROM USER FREQS
      CALL MOPL,
      GO TO 10
100  IP(CINU.GT.5)GU TO 120
C*** BUILD MFS\ TABLE FROM USER FREQS
      CALL MFSKLD
      GU TU 10
120  IP(CINU.GT.6)GO TO 140
C*** GENERATE DOPPLER TABLE FROM BASE AND USER OFFSET
      CALL DOPL,
      GU TU 10
140  IP(CINU.GT.9)GO TO 160
C*** GET EFFECT START TIMES IN MINUTES FROM USER
      TYPE*'STRT'
      CALL DOPL
      GO TU 10
150  CONTINUE
      CALL LIE(LIND,TYPE,IERR)
      IP(LIEKH,0,0)GO TO 10
155  WRITE(6,908)
      WRITE(1H ,***TIME IS INVALID*)
      GO TO 10
160  IP(CINU.GT.12)GO TO 180
C*** GET EFFECT END TIMES IN MINS FROM USER
      TYPE*'STOP'
      GO TO 150
180  IP(CINU.GT.15)GO TU 200
C*** GET EFFECT CYCLE RATES FROM USER IN #CYCLES
      CALL STEPS(LIND,IERR)
      IP(LIEKH,G1,0)WRITE(6,910)
      WRITE(1H ,***CYCLE RATE IS INVALID*)
      GO TO 10
200  IP(CINU.GT.16)GO TO 1000
C*** GET SIM DURATION OR END IN MINUTES
      CALL ENDSIM(IERR)
      IP(IERR.GT.0)GO TO 155
      GU TU 10
C*** DISPLAY SYSTEM PARAMETERS BEFORE EXITING
      1000 CALL SHOW
      END

ROUTINES CALLED:
PAHMID, SHOW , INTELL , FREQ , MOPLO , MFSKLD, DOPLO
IIE , STEPS , ENDSIM

OPTIONS //ON,/SU/OP:1

BLOCK LENGTH
MAIN. 469 (001722)*
SYSTEM 29 (000072)
TABLES 3040 (013700)
TMUF 10 (00024)
SPDEC 11 (01026)

```

FORTRAN V06.13

00106106

21-JAN-76 PAGE 3

\*COMPILER \*\*\*\*\* CORE\*\*  
PHASE USED FREE  
DECLARATIVES 00327 02139  
EXECUTABLES 01923 01943  
ASSEMBLY 01485 06121

## BLOCK DATA

The purpose of this subprogram is to initialize the labeled common areas of the static mode module prior to its execution. A listing and description of each area follows:

1. RTMTB - a 31 word integer array that initializes the system parameter table used in the real-time mode. The real-time pattern masks, random number seeds, and pattern table addresses are non zero.
2. MAXMIN - a 6 element double precision array used to store the HOP, MFSK, and DOP maximum and minimum values.
3. TABLES - a 6080 byte area used for pattern value storage in packed decimal form. This area is initialized to zero.
4. SYSTEM - a 29 word integer area used for the BCD intermediate storage of effect start, stop, cycle values, base frequency value, and simulation end. This area is initialized to zero.
5. SPCDEC - a 22 byte area used to store the ASCII character representations for those characters used in operator input processing.

BLOCK DATA

```

C SYSTEM TABLES, PATTERN TABLES, STATIC MODE WORK AREAS AND CONSTANTS
C
C RTMTAB IS A 62 BYTE AREA CONTAINING THE REAL TIME PARAMETER
C TABLES US-D BY THE INTEL. THE CONSTANT VALUES SUCH AS TABLE
C ADDRESSES, RANDOM NUMBER SEEDS, AND PATTERN MASKS ARE INITIALIZED.
C SYSTEM IS A 29 WORD ARRAY USED TO STORE THE REAL TIME PARAMETERS
C AS THEY ARE INPUT FROM THE USER AND CONVERTED TO BCD FORM.
C MAXMIN IS A 12 WORD AREA USED TO STORE EFFECT MAX AND MIN VALS
C IN DOUBLE PRECISION FORM.
C TABLES IS A 6 WORD BYTE AREA USED TO STORE THE RT PATTERN VALUES
C IN THE COMPRESSED BCD FORM USED BY THE INTEL.
C SPECUC IS AN ELEVEN WORD AREA USED TO STORE CONSTANTS USED
C THROUGHOUT THE PROGRAM.
C
```

```

C+-----+
COMMUNICATB/TAH4
INTEGER TAH4(3)
COMMUNICATB/TSYS
COMMUNICATB/RMAX,RMIN
INTEGER SYS(29)
DOUBLE PRECISION RMAX(5),RMIN(3)
COMMUNICATB/RSOP,DOP,MFSK
BYTE CHARS(20)
REAL ICMA45(5)
BYTE MFSK(5120),MFSK(320)
EQUIVALENCE (CHARS(1),ICCHARS(1))
COMMUNICATB/ICCHARS,ICAR
DATA ICAR/X'00000000000000000000000000000000'
DATA RMIN/0.00000000000000000000000000000000/
DATA ICARS/0045670,00890000000000000000000000000000/
DATA SYS/29*0/
DATA ICAR/H13/
1 640,2064+,3*0/
END
```

OPTIONS \*/ON,/SU,/OP:1

BLOCK	LENGTH
DATA	0
RTMTAB	31
SYSTEM	29
MAXMIN	24
TABLES	3040
SPECUC	11

```

**COMPILER ---- COME**
PHASE      USED   FREE
DECLARATIVES 001522 02394
EXECUTABLES 001542 02124
ASSEMBLY   00470 00736

```


## SUBROUTINE INTELL


The primary purpose of this routine is to manage the conversion and transmission of the system parameter values and pattern value tables to the Intellec microprocessor. This routine also checks the consistency of the pattern value tables to ensure that a frequency less than 0 or greater than 2 megahertz cannot be generated.


The simulation end and the three effect start, stop and cycle values are first converted from BCD to real number values using the ASCRLN subroutine. Simulation end and effect start/stop values which are specified in minutes are then converted to number of cycles per minute. The values are then converted to the binary form of the real-time mode with the RLNBIN subroutine.


After conversion, the simulation end, effect start, stop, cycle values, and base frequency value in packed decimal form are inserted into the "TAB" array. The "TAB" array is a 61 byte table that is initialized in BLOCK DATA with the system parameter elements that are constant; i.e., pattern mask, running sum, addresses etc. Data transmission to the Intellec is done in the following order using the COMMO subroutine:


1. System parameter table - 61 bytes starting at location 20 HEX.
2. HOP pattern value table - 640 bytes transmitted in 32 byte blocks beginning at location 1A00HEX.
3. MFSK pattern value table - 320 bytes transmitted in 32 byte blocks beginning at location 1D00HEX.
4. DOP pattern value table - 5120 bytes transmitted in 32 byte blocks beginning at location 600 HEX.

















```

***** SUBROUTINE: INTELL(IEHP)

C***** THE PURPOSE OF THIS ROUTINE IS TO CONVERT THE REAL TIME
C***** PARAMETERS INTO THE BINARY INTEL FMM, CHECK THE CONSISTENCY
C***** OF THE PATTERN TABLES, AND TO LOAD THE INTEL.

C***** INTEGER SISADR,MOPAUR,MFSADR,DOPAOR,ADR
C***** BYTE DAT(12)
C***** COMMON/R1T/B/TAB
C***** COMMON/RMAX,RMIN,RMIN
C***** DOUBLE PRECISION RMAX(3),RMIN(3)
C***** DOUBLE PRECISION SPREQ,MREQ,LFREQ
C***** DOUBLE PRECISION RLN,FACTOR
C***** INTEGER ISTART(6),ISTUP(6),ICYCLE(6),IEND(2),MASK(3)
C***** BYTE TAB(12)
C***** INTEGER SINENG(4),START(12),STOP(12),CYCLE(12)
C***** BYTE IVAL(12),PHASE(12),IBASE(5)
C***** REAL PSTA(7)(3),PSTOP(3),PCYCLE(3),PSMENU,ASCII
C***** COMMON/SYSTEM/TEMP/START,PSTOP,PCYCLE,PHASE,PSMEND,MASK
C***** COMMON/TABLES/MOP/DUP MFSK
C***** BYTE MOP(4),DOP(512),MFSK(320)
C***** DOUBLE PRECISION SCALE
C***** EQUIVALENCE (ASCII,IVAL(5))
C***** DATA SYSADM/ZUW2D/,MOPAUR/Z1A00/,MFSADR/Z1D00/,DOPAOR/Z0600/
C***** SCALE#26656.
C***** FACTH=SCALE/10000.
DO 5 J=1,12
      ZLRU BCU STRING ARRAY
      IVAL(1)=J
5   CONTINUE
C***** CONVERT THE START,STOP,AND CYCLE PARAMETERS TO BIN
      J=1
      D=1e 1#1.3
      C***** PUT START INFO INTO BYTES 5-8 OF IVAL
      ASCII=PS1(1)
      C***** CONVERT START TO REAL
      CALL ASCRN(VAL,RLN)
      C***** CONVERT START FROM REAL TO BINARY
      RLN=FACTOR*RLN
      CALL RLNIN(RLN,START(J))
      PUT STOP INTO BYTES 5-8 OF IVAL
      ASCII=PS1(1)
      C***** CONVERT STOP TO REAL NUMBER
      CALL ASCRN(VAL,RLN)
      C***** CONVERT STOP FROM REAL TO BINARY
      RLN=FACTOR*RLN
      CALL RLNIN(RLN,STOP(J))
      PUT CYCLE INTO BYTES 5-8 OF IVAL
      ASCII=PCYCLE(1)
      C***** CONVERT CYCLE RATE FROM BCD TO REAL
      CALL ASCRN(VAL,RLN)
      C***** CONVERT CYCLE FROM REAL TO BINARY
      RLN=RLN/1.44.

```

```

        CALL RLNBIN(MLN,CYC(J))
        BUMP TO NEXT SET OF 4 CYCLE,STOP,START WORDS
J=J+4

10  CONTINUE
        CONVENT BASE FREC FROM BCD STRING TO INTELL FIRM
        CALL HCU(1,base,base)
        PUT SIM END TIME INTO BYTES 5-8 OF IVAL
        ASCII2PSENDU
        CONVENT SIM STOP TIME TO REAL NUMBER
        CALL ASCIN(IVAL,MLN)
        CONVENT IT TO BINARY
        KLNFACT(1,MLN)
        CALL RLNBIN(MLN,SIMEND)
        CONVENT BASE PRE TO RLN FOR PATTERN LIMIT CHECK
        CALL ASCIN(PBASE,SPREQ)
        HPGDUSPFCG
LPNEXT:SPREQ
        LPNEXT:SPREQ
        CHECK IF A PATTERN CAN BE GENERATED IN INTELL THAT IS
        OUT OF LJ-ITS(=2000000000)
        DU SJ 1st.3
        HPGDUSPFCG,MAX(1)
        LPNEXT:SPREQ,GMIN(1)
        CONTINUE
        IP(LFTRU,1,0)GO TO 800
        IF (SPREQ <= 2000000000) GO TO 800
        BUILD TABLE TO BE SENT TO INTELL
        DU 2W TAB1.5
        BASE FREQUENCY
        TAB(3*1)=BASE(1)
2A  CONTINUE
        DU SIMULATION END
        DU SJ 1st.4
        TAB(1d-1)=SIMEND(1)
3B  CONTINUE
        DETERMINE MASK VALUES FOR RAN NUMB GENERATOR
        KUSMASK(1)=1
        TAB(2W)=1
        KUSMASK(2)=1
        TAB(35)=1
        POINTER TO SET OF 3 START BYTES PER EFFECT
J=17
        POINTER TO SET OF 3 STOP BYTES PER EFFECT
K=29
        POINTER TO SET OF TWO CYCLE BYTES PER EFFECT
        DU 40 1st.9,4
        EFFECT START TIMES
        EFFECT START TIMES
        TAB(J)=START(I+3)
        TAB(J+1)=START(I+2)
        TAB(J+2)=START(I+1)
        EFFECT END TIMES
        TAB(K)=STOP(I+3)
        TAB(K+1)=STOP(I+2)
        TAB(K+2)=STOP(I+1)
        EFFECT CYCLE HATES

```

```

TAB(L) CYCLE(I+2)
TAB(L+) CYCLE(I+2)
Cesse BUMP TO NEXT EFFECT START,STOP,CYCLE VALUE INPUT
J+15
K+15
L+15

40 CONTINUE
Cess* NUM USE SUB COMMO TO SEND DATA TO INTELL
Cess* FIRST SEN SYSTEM PARAMETER TABLE
CALL COMM1(SYSADR,0,TAB,IERR)
IP(IERH,GT,2160 TO 650
Cess* NEW SET40 HOP TABLE
AURSHUPAH
Cesse GET AUR OF LOCATION FOR 32 BYTE BLOCK ,
DO 120 I=1,600,32
LOAD UP 32 BYTE BLOCK
DO 110 J=1,32
DAT(J)=0,(I+J-1)

110 CONTINUE
Cess* SEND BLOCK OF 32 BYTES
CALL COMM,(ADM,32,0AT,IERR)
IF(IERH,GT,0)GO TO 650
Cesse BUMP TO NEXT BLOCK AUR
AUR=AUR+32

120 CONTINUE
Cess* SEND MFSK TABLE TO INTELL
AURMFSK1
DO 140 I=1,289,32
LOAD UP 32 BYTE BLOCK
DO 130 J=1,32
DAT(J)=MFSK(I+J-1)

130 CONTINUE
Cess* SEND BLOCK OF 32 MFSK BYTES TO INTELL
CALL COMM,(ADM,32,0AT,IERR)
IF(IERH,GT,0)GO TO 650
Cesse BUMP TO NEXT MFSK TABLE ADDRESS
AUR=AUR+32

140 CONTINUE
Cess* SEND UDFPLR TABLE TO INTELL
AURUDPLR
DO 160 I=1,5089,32
LOAD UP 32 BYTE BLOCK
DO 150 J=1,32
DAT(J)=UDPLP(I+J-1)

150 CONTINUE
Cess* SEND BLOCK OF 32 BYTES
CALL COMM,(ADM,32,0AT,IERR)
IF(IERH,GT,0)GO TO 650
Cesse BUMP TO NEXT DOP ADR IN INTELL
AUR=AUR+32

160 CONTINUE
Cess* SEND 0 BYTE COUNT TO SIGNIFY LOADING COMPLETE
CALL COMM,(ADM,0,0AT(1),IERR)
IP(IERH,GT,0)RETURN
Cess* FILE GENERATED IN 0-2 MEGA RANGE
650 WRITE(6,1,2V)IERH

```

FORTRAN V 16.15      00:07:00      21-JAN-76      PAGE      4  
 1020N FORMATTIN , DATA TRANSFER TO INTELL NOT SUCCESSFUL - ERROR = 15  
 RETURN  
 9999  
 CONTINUE  
 8005    WHITE (6,0,2)  
 8002    FORMATIN , PATTERN TABLE INCONSISTENCY'  
 1EQ1E1  
 RETURN  
 END

ROUTINES CALLED:  
 ASCHLN, RLBIN, BCD , COMM0  
 OPTIONS = /ON,/S/, /OP:1

BLOCK	LEN:TM
INTELL	654 (003254)*
HTMTAB	31 (000076)
MAXMIN	24 (000060)
SYSTEM	29 (000072)
TABLES	3040 (013700)

\*COMPILER ----- CORE\*\*  
 PHASE      USED      FREE  
 DECLARATIVES 00>22 02344  
 EXECUTABLES 01597 01569  
 ASSEMBLY     01721 05685


## SUBROUTINE COMMO


The purpose of this routine is to transmit a block of data via the DL11 interface and the DL subroutine to the Intellec microprocessor.


The address of the memory location to load, the number of bytes in the block, and the data block are passed to the routine. The routine then passes this information via the DL subroutine to the Intellec in the following order.

1. High byte address.
2. Low byte address.
3. Number of bytes in the data block.
4. The data bytes one at a time.

After each transfer, the error flag returned from the DL subroutine is checked for possible errors. If an error occurs, the routine returns the value of the DL subroutines error flag to the caller. The byte passed to the DL subroutine is also compared with the byte echoed back from the Intellec after each byte transfer to verify correct reception. An error value of three is returned from this routine if a verification error occurs.







## SUBROUTINE COMM0(IADR,NBYS, DAT, JERR)

```

C THE PURPOSE OF THIS ROUTINE IS TO TRANSMIT A BLOCK OF DATA TO
C THE INTELL VIA THE DLI INTERFACE.
C IADR IS THE INTELL ADR, NBYS IS THE NUMBER OF BYTES IN THE
C BLOCK TO LOAD, AND DAT IS AN ARRAY CONTAINING THE DATA TO SEND.
C

C**** SEND ERKATA(1)
BYTE ERKATA(1)
BYTE ADRL(2),DAT(5200)
INTEGER S=NO,HEC,NUMB
C**** ZERO ERKUT FLAG
IREG0
C**** DETERMINE ADDRESS TO LOAD IN INTELL
IADR0/I255
AUR(1)=1
IADR0=(1+256)
ADR(2)=1
ADR(2)=1

C**** TELL THE INTELL WHAT ADR DATA WILL GO TO
DU 10 1#1,2
ERATA(1)=AUR(1)

SENDERKATA(1)
RECV0
CALL DL(SENU,REC,JERR)
C**** CHECK FOR ERROR-CHARACTER NOT RECEIVED PROPERLY OR TIMEOUT
IF(JERR.GT.0)GO TO 60
IF(SEND.NE.REC)GO TO 70
10 CONTINUE
C**** TELL INTELL HOW MANY BYTES WILL BE TRANSFERED
HEC0
CALL DL(NBYS,REC,JERR)
IF(JERR.GT.0)GO TO 60
IF(NBYS.NE.REC)GO TO 70
C**** SEND BLOCK OF DATA TO INTELL
DU 50 1#1,NBYS
ERATA(1)=DAT(1)
SENDERKATA(1)
REC0
CALL DL(SENU,REC,JERR)
IF(JERR.GT.0)GO TO 60
IF(SEND.NE.REC)GO TO 70
50 CONTINUE
RETURN
C**** TIMEOUT E-DW TRYING TO TRANSMIT OR RECEIVE
60 IENKEJERK
RETURN
C**** CHAR REC BACK FROM INTELL NOT WHAT SENT
70 IER#3
RETURN
END

ROUTINES CALLED:
DL
OPTIONS #/ON,/SJ,/OP:1
BLOCK LENGTH

```

FORTRAN V06.13

21-JAN-78 PAGE 2

00:07:57


COMMO 215 (000656)\*  
\*\*COMPILER ---- CORE\*\*  
PHASE USED FREE  
DECLARATIVES 001522 02344  
EXECUTABLES 00783 02183  
ASSEMBLY 01181 06525


## SUBROUTINE DL


This routine is used to transmit and receive byte data to and from the Intellec via the DL11 interface. A byte to be transmitted is passed to the routine in its parameter list. After transmission of the byte to the Intellec, the routine loops checking the receive status for indication that the byte sent has been echoed back. Once the receive indicator in RCSR becomes true, the echoed byte is moved from RBUF to the callers argument list.

The routine also returns an error flag to the caller that is set as follows:

1. 0 = no errors
2. 1 = XMIT ready not received
3. 2 = REC ready not received







```

1      TITLE    DL
2      *GLOHL   DL
3
4
5
6
7      /* THE PURPOSE OF THIS ROUTINE IS TO TRANSMIT A BYTE OF DATA VIA THE
8      /* UL IN INTERFACE TO THE INTELL AND TO RECEIVE THE BYTE AFTER IT IS
9      /* ECMD, MARK BY THE INTELL.
10
11      /* CALLING SEQUENCE:
12          JSR      DL11
13          DH      CONT
14          OUT     #WORD
15          PWORD  #WORD
16          PHUHL  #HULH
17          FLAG    FLAG
18          ICBH   ICMBH
19          ICBH   ICMBH
20          ICBH   ICMBH
21          ICBH   ICMBH
22
23      /* ***** EQUATES REGISTER DEFINITIONS *****
24
25          176514  XCMBH  176514  TABS ADR OF XMIT STATUS REG
26          176516  XMIF#  176516  TABS ADR OF XMIT DATA BUFFER
27          176518  RC54#  176518  TABS ADR OF REC STATUS REG
28          176512  KBUF#  176512  TABS ADR OF REC DATA REG
29          200100  K1#    200100  X0
30          200001  K1#    200001  X1
31          200002  K2#    200002  X2
32          200003  K3#    200003  X3
33          200004  K4#    200004  X4
34          200005  K5#    200005  X5
35          200006  SPA#   200006  SPA  X6
36          000007  PC#    000007  PC#  X7
37
38
39      /* ***** SAVE USER REGS *****
40
41          000000  010446  DL1   MOV    R4-(SP)
42          000072  010346  DL1   MOV    R3-(SP)
43          000244  010246  DL1   MOV    R2-(SP)
44          000166  010146  DL1   MOV    R1-(SP)
45          000116  010046  R0    MOV    R0-(SP)
46          00012  012703  R0    MOV    #0,R3  /*ZERO ERROR FLAG
47
48
49      /* ***** CLEAR REC BUFFER *****
50
51          000216  213702  P     MOV    #RHUF,R2
52
53
54          J0722  712701  P     MOV    #777,R1  /*XMIT TIMEOUT REG
      000777

```

MACRO V26-3H 16-JAN-76 09:13 PAGE 1+1

```

01.

53 00726 013702 XSTAT:  MOV    #XCSR,R2 /GET XMIT STATUS
54 00732 176514      01    #200,R2   /TEST BIT 7 FOR XMIT READY
55 00736 000200      BNE    XMIT    /BIT 7=0, THEN OK TO SEND
56 00740 005301      DEC    R1
57 00742 001371      BNE    XSTAT    /TRY AGAIN TO GET XMIT OK
58 00744 012703      MOV    #1,R3    /XMIT NOT READY ERROR
59 00750 000107      JMP    REST
60 00754 117537 XMIT:  MOV#  #2(R5),#XXBUF
61 00756 000002      176516
62                                /*SEND THE BYTE TO THE INTELL
63                                */
64 00762 012701      MOV    #7777,R1  /ECHO TIMEOUT REG
65 00766 007777      MOV#  #176510
66                                /*GET BYTE RECEIVED INDICATION
67                                */
68 00772 012702      MOV    #200,R2   /TEST BIT 7 FOR REC READY
69 00776 000200      BNE    REC     /BIT 7=0, THEN GOT BYTE BACK
70 00780 013702 RSTAT:  MOV    #0(R5),#XXBUF
71 00784 012702      BNE    DEC     /AGAIN CHECK FOR BYTE FROM INTELL
72 00788 001006      DEC    R1
73 00792 007301      BNE    RSTAT   /REC TIMEOUT
74 00796 001101      MOV    #2,R3
75 0079A 012703      JMP    REST
76 007A0 000107      000004
77                                /*GET BYTE ECHOED FROM INTELL
78 007A4 113702 REC:  MOV#  #RBUF,R2  /SIGN EXTEND THE RECEIVED BYTE
79 007A8 176512      MOV#  #4(R5)  /PUT WORD IN PARAMETER L397
80 007B2 017275      MOV#  #0(R5)
81 007B6 000004
82                                /*SET COMPLETION FLAG AND RESTORE REGS
83 007C0 010375 REST:  MOV    R3,#6(R5)
84 007C4 010375      MOV#  #0(R5)
85 007C8 000006      MOV    (SP)+,R0
86 007D2 012600      MOV    (SP)+,R1
87 007D6 012601      MOV    (SP)+,R2
88 007D8 012602      MOV    (SP)+,R3
89 007D9 012603      MOV    (SP)+,R4
90 007D9 012604      RTS    $5
91 007D9 012605      RTS    .END
92 007D9 000001

```

DL  
SYMBOL TABLE


MACRO V06-3H 16-JAN-76 00113 PAGE 1\*2


DL.	W00000KG	RBUF = 176512	RCSR = 176510
**C	W0114R	REST = 200124R	RSTAT = 000066R
XBUF	176516	XCSR = 176514	XMIT = 000054R
XSTAT	200026R		
* AHS.	000000		
	0000		
	0001		
ERRORS DETECTED:	0		
FNET: CORE: 4525. WORDS:			
PART4.OBJ, LPI<PART4.MAC			


#### SUBROUTINE DOPLD

The purpose of this routine is to build the Doppler pattern value table from the base frequency value and an offset.

The offset value is read from the system terminal device, converted to BCD, and then converted to double precision. The Doppler table is then built by successively adding the offset value to be the base frequency value and converting the result to packed decimal form.







SUBROUTINE: DOPD

```

C***** COMMON/INBUF/INLINE
C***** COMMON/MAXMIN/RMAX,RMIN
C***** COMMON/SYITEM/PSTART,PSTOP,PCYCLE,PHASE,PSMEND,MASK
C***** COMMON/TABLES/DUP,UUP,MFSK
REAL PSTART(3),PSTOP(3),PCYCLE(3),PSMEND
INTEGER MASK(3)
DOUBLE PRECISION FREQ,OFFSET
DOUBLE PRECISION RMAX(3),RMIN(3)
DOUBLE PRECISION SFREQ
SYNTHETIC RMAX(3),RMIN(3)
SYNTHETIC IVAL(2),IVAL(12),PHASE(12)
BYTE DUP(540),DUP(5120),MFSK(520)
RMIN(3)=0.0
RMAX(3)=0.0

C**** QUERY USE FOR OFFSET FOR TABLE GENERATION
WHITE(6,9,0)
900 FORMATTIM *DUP OFFSET TO BASE FREQ = *,*/
C**** READ OPERATOR REPLY
READ(6,9,0)INLINE
9002 FORMAT(2E11)
C**** FINI REPLY START AND END
CALL DEMON(CISTART,IEND)
I=1
CALL DEMON(CISTART,IEEND)
I=1
FORMAT(2E11)
C**** CONVERT OFFSET TO BCD STRING
CALL NUMBER(CISTART,IEND,IERR)
IF(IERR.GT.0)GO TO 200
C**** CONVERT HCD STRING TO REAL NUMBER
CALL ASCIN(IVAL,OFFSET)
C**** CONVERT BASE FREQ TO REAL NUMBER
CALL ASCIN(PHASE,FREQ)
SFREQ=FREQ+OFFSET
J=1
C**** GENERATE DUP TABLE BY SUCCESSIVE ADDITIONS OF OFFSET TO BASE
DU 20 1#1 1#24
FREQ=SFREQ+OFFSET
C**** CONVERT M-AL NUMBER VAL OF FREQ TO 5 BYTE COMPRESSED FORM
CALL MNGCD(FREQ,WORK,IERR)
IF(IERR.GT.0)GO TO 300
C**** PUT FREQ 5 BYTES INTO DUP TABLE
DU 10 K#1.5
DUP(J)=WORK(K)
J=J+1
CONTINUE
20  CONTINUE
C**** CHECK FOR MAX/MIN INPUT FREQ THIS PATTERN
RMAX(3)=FREQ

```

FORTRAN V26.13

00:09:01 21-JAN-76 PAGE 2

```
NNIN(3)=SFREQ
IF(SFREQ.LT.FREQ)GO TO 30
NMAX(3)=SFREQ
NNIN(3)=FREQ
30
CONTINUE
C*** INFORM USER THAT DOP TABLE IS BUILT
      WRITE(6,914)
914  FORMAT(1H,* ***DOP TABLE BUILT-SIZE=1024*)
      RETURN
C*** OFFSET SPECIFIED CONTAINED INVALID CHARACTER
      200  WRITE(6,916)
916  FORMAT(1H,* ***INVALID FREQ*)
      RETURN
C*** VALUE NOT IN 0=2 MEGA RANGE GENERATED
      300  WRITE(6,918)
918  FORMAT(1H,* ***FREQ OUT OF RANGE*)
      RETURN
END
```

ROUTINES CALLED:  
SEARCH, NUMBER, ASCRLN, RLNRCD

OPTIONS = /ON,/S1,/OP:1

BLOCK	LEN,TH	LEN,TH
DOPDL	329	(001222)*
INCFL	10	(000024)
MAXMIN	24	(000060)
SYSTEM	29	(000072)
TABLES	3640	(015700)


**COMPILER	---- CORE **
PHASE	USED FREE
DECLARATIVES	71522 72344
EXECUTABLES	01467 01499
ASSEMBLY	01373 06233


#### SUBROUTINE HOPLD



This routine is used to build the HOP table from user input. Each value input is converted to BCD, checked for error, converted to packed decimal form, and then entered into the HOP table contained in labeled common.

Besides managing the value input and conversions, the routine also determines the maximum and minimum HOP values in the table. These two values, maximum and minimum, are stored in the MAXMIN area of labeled common in double precision form.

The table size, initially determined by bumping a counter after each value is input, is checked before return to verify that it is a power of two. If it is not, the size is truncated to the next closest power of two.







## SUBROUTIN: MOPLD

```

C***** THE PURPOSE OF THIS ROUTINE IS TO BUILD THE HOP TABLE
C*** USED BY THE INTELL. PATTERNS ARE ALL INPUT FROM THE USER.
C*** TABLE SIZE MUST BE POWER OF TWO OR SIZE IS TRUNCATED.
C****

BYTE WORK(5)
COMMUN/L1:HUP/INLINE
COMMUN/SYSTEM/PSTART,PSSTOP,PCYCLE,PBASE,PSMEND,MASK
COMMON/TABLES/HOP,DOP,MASK
COMMON/RMAX,RMIN
DOUBLE PRECISION FREQ,RMAX(3),RMIN(3)
REAL PSTAT(3),PSTOP(3),PCYCLE(3),PSMEND
INTEGER MASK(3)
BYTE INLINE(20),IVAL(12),PBASE(12)
BYTE HOP(540),DOP(5120),MASK(320)
RMAX(1)=0.0
RMIN(1)=0.0
ISAVE=128
J=1
I=1
C*** QUERY FOR PATTERN 1
10  WRITE(6,90)
FORMAT(1H ,HUP FREQ(0,12,0) =0,0)
C*** READ USER REPLY
READ(6,90) INLINE
902 FORMAT(20A1)
C*** FIND START AND END OF REPLY
CALL STEAKH(ISTART,IEND)
IF(ISTART.EQ.0)GO TO 220
C*** CONVERT TO BCD STRING
CALL NUMBER(ISTART,IEND,IVAL,IERR)
IF(IERR.EQ.0)GO TO 20
C*** FREQ INPUT CONTAINS BAD CHARACTER
WRITE(6,94)
940 FORMAT(1H ,**INVALID FREQ*)
GO TO 10
C*** CONVERT TO 5 BYTE INTELL FORM
20  CALL BCOT(IVAL,WORK)
C*** PUT IN HOP TABLE
DU 23 K=1,5
HOP(J)=WORK(K)
J=J+1
23  CONTINUE
I=I+1
C*** CHECK FOR MAX/MIN INPUT FREQ THIS PATTERN
CALL ASCRIN(IVAL,FREQ)
IF(FREQ.LT.RMIN(1))RMIN(1)=FREQ
IF(FREQ.GT.RMAX(1))RMAX(1)=FREQ
C*** HUP TABLE LESS THAN EQUAL TO 128
IF(I.LE.128)GO TO 10
C*** INFOH USE H OF SIZE OF HOP TABLE
25  WRITE(6,96)ISAVE

```

FORTRAN VNT.13

02:09:31 21-JAN-76 PAGE 2

```
906  FORMAT(1H ****OP TABLE BUILT-SIZE="15)
      SAVE TABLE SIZE IN COMMON FOR PAT MASK GENERATION
      MASK(1)=SAVE
      RETURN
C***** DETERMINE IF SIZE IS POWER OF TWO
260  I=1-1
      UU 23W K=1,8
      M=2EAK
      IF (K=1) 214,215,232
      210  ISAVE=1
      231  CNTINUE
      IF (I.EQ.0) ISAVE=1
      GU 10 25
      END
```

ROUTINES CALLED:  
SEARCH, NUMBER, BCD, ASCRLN

OPTIONS =/ON,/SU,/OP:1

BLOCK	LEN,TH
HOP(L)	334 (001234)*
INSUF	10 (000024)
SYSTEM	24 (000072)
TABLES	3040 (013700)
MAXMIN	24 (000060)


\*COMPILE\* ---- COME\*  
PHASE LISTED FREE  
DECLARATIVES 01:22 02344  
EXECUTABLES 01:67 01899  
ASSEMBLY 01429 06177


### SUBROUTINE MFSKLD



This routine is used to build the MFSK pattern value table from user input. Each value input is converted to BCD, checked for errors, converted to packed decimal, and then entered into the MFSK pattern value table contained in labeled common.

Besides managing the value input and conversions, the routine also determines the maximum and minimum MFSK values for later use by the "INTELL" routine. These two values, maximum and minimum, are stored in the MAXMIN area of labeled common in double precision form.

The table size, initially determined by bumping a counter after each value is input, is checked before return to verify that it is a power of two. If not, the size is truncated to the next closest power of two.







## SUBROUTINE: MFSKLU

```

C***** THE PURPOSE OF THIS ROUTINE IS TO BUILD THE MFSK TABLE
C*** USED BY THE INTELL. ALL FREQUENCIES ARE INPUT BY OPERATOR.
C*** TABLE SIZE MUST BE POWER OF TWO OR SIZE WILL BE TRUNCATED.
C*** MAX TABLE SIZE IS 64.
C

C***** BYTE MGR(5)

COMMUN1N(LF/INLINE
BYTE INIT,E(20),IVAL(12)
COMMUN/SY,ITEM/START,PSTOP,PCYCLE,PHASE,PSMEND,MASK
COMMUN/LAES/HOP,DUP,MFSK
COMMUN/MAXMIN/RMAX RMIN
DOUBLE PH-CISION RMAX(3),RMIN(3),FREQ
REAL PSTA(1)(3),PSTOP(3),PCYCLE(3),PSMEND
BYTE HOP(40),DOP(512),MFSK(520),PBASE(12)
INTEGER MASK(3)
RMAX(2) = A
RMIN(2) = A
ISAVE=64
J=1

101
C*** ASK FOR FREQ & FROM USER
10  WRITE(6,910)
910  FORMAT(1H ,MFSK FREQ(''13,'') *r,/)
C*** READ USER REPLY
READ(6,910) INLINE
FORMAT(2VA1)
C*** DETERMINE START AND END OF REPLY
CALL SEARCH(CSTART,PEnd)
IF(CSTART.EQ.0)GO TO 200
C*** CONVERT REPLY TO BCD STRING
CALL NUM2BCD(CSTART,IEND,IVAL,IERR)
IP(IERR+1)GO TO 20
C*** BAD CHARACTER INPUT
WHITE(6,9/4)
904 FORMAT(1H ,*INVALID FREQ*)
GO TO 10

C*** CURRENT BCD STRING TO 5 BYTE INTELL FORM
20  CALL UDOLVAL(WORK)
C*** SAVE FREQ IN MFSK ARRAY
DU 23 K=1,5
MFSK(K)=UDJRK(K)
J=J+1
23  CONTINUE
I=I+1

C*** CHECK FOR MAX/MIN INPUT FREQ THIS PATTERN
CALL ASL1N(CVAL,FREQ)
IF(FMTG(LT,RMIN(2))RMIN(2)=FREQ
IP(FREQ.GT.RMAX(2))RMAX(2)=FREQ
C*** CHECK FOR TABLE FULL
IP(I.LE.6)GO TO 10
C*** INFORM USER THAT TABLE IS BUILT

```

FORTRAN V06.13

00:10:00 21-JAN-76 PAGE 2

```
25  WRITE(6,916)ISAVE
906  FORMAT(1H ,*****MSK TABLE BUILT-SIZE*,IS)
C*** SAVE TABLE SIZE IN COMMON FOR PAT MASK GENERATION
      MASK(2)=ISAVE
      RETURN
200  I=1,1
C*** DETERMINE IF SIZE IS POWER OF TWO ADJUST IF NOT
      DO 230 K=1,7
      M=2**K
      IF (M-1)>211,210,230
      ISAVE=M
210  CONTINUE
      IF (I.EQ.0)ISAVE=1
      GO TO 25
      END
```

ROUTINES CALLED:  
SEARCH, NUMBER, BCD , ASCRNLN

OPTIONS //ON,/SU,/OP:1


BLOCK	LEN,TH
MSKLD	336 (001240)*
INBUF	10 (000024)
SYSTEM	29 (000072)
TABLES	3040 (013700)
MAXMIN	24 (000060)


**COMPLEX ----- CORE**
PHASE USED FREE
DECLARATIVES 00522 02344
EXECUTABLES 01067 01899
ASSEMBLY 01437 06169

#### SUBROUTINE ENDSIM

The purpose of this routine is to establish the simulation duration or end time via operator input. The routine queries the user for the simulation end time value, reads the reply, and converts it to a BCD string using the NUMBER subroutine. The converted value is interpreted as a whole number value of the number of minutes to run the simulation.

Bytes 5, 6, 7 and 8 of the BCD string are saved in the SYSTEM labeled common area.





## SUBROUTINE ENSIM(IERR)

```

C***** THE PURPOSE OF THIS ROUTINE IS TO ESTABLISH THE SIMULATION
C***** END TIME FROM OPERATOR INPUT. END TIME IS SPECIFIED IN MINUTES.
C***** THE VALUE INPUT AFTER CONVERSION TO BCD IS SAVED IN COMMON.

C***** COMMON /BSIM/ IUP,ILINE
C***** BYTE INL1,E(12)
C***** COMMON/SYSTEM/ISTART,PSSTART,PSSTOP,PCYCLE,PHASE,PSMEND
C***** REAL PSTART(3),PSSTOP(3),PCYCLE(3),PSMEND
C***** BYTE PHAS,(12),IVAL(12)
C***** EQUIVALENCE (ASCII,IVAL(5))
C**** WRITE (QUE,*) MESSAGE
C**** WRITE ((6,10))
C**** FFORMAT(LIN,PEND TIME =",/")
C**** FGET REPLY
C**** FEAT(S,H,I)INLINE
C**** FFORMAT(2VAL)
302  IERK=0
C**** DETERMINE START AND END OF REPLY
CALL SEARCH(ISTART,IEND)
IF(ISTART.EQ.0)RETURN
C**** CONVERT TO BCD STRING
CALL NUMBER(ISTART,IEND,IVAL,IERR)
IF(IERK.NE.0)RETURN
C**** VALUE SHOULD NOT BE GT 4 BCD DIGITS(9999)
00 20 1B,4
IF(IVAL(1).NE.0)GO TO 50
20  CONTINUE
C*** ASCII EQUIV TO IVAL(5) RETURN BCD VAL OF END
C**** PSMENU=ASCII
C**** RETURN
50  WRITE ((6,9,0)
900  FFORMAT(LIN,PEND TIME OUT OF RANGE')
RETURN
END

```

ROUTINES CALLED:  
SEARCH, NUMBER

OPTIONS =ON,/SU,/OP#1

BLOCK	LENGTH
ENSIM	161 (W00522)
INBUF	10 (W00724)
SYSTEM	26 (W00F64)


\*\*COMPILER \*\*\*\* CORRECTION  
 PHASE USED FREE  
 DECLARATIVES 0215 0215  
 EXECUTABLES 01163 0215  
 ASSEMBLY 01137 0b419


#### SUBROUTINE STEPS

This routine is used to obtain effect cycle rate values from the user. The routine writes a message to the system terminal requesting a cycle value be provided, reads the reply, and converts it into a BCD string using the NUMBER routine.

The value of the keyword index passed to the routine is used to determine the particular effect type specified. The low order 4 BCD digits of the converted string are stored in the SYSTEM labeled common region according to the effect type determined.

A value not in the range 0-9999 will generate an error message.





FORTNIN V6.13

0110:49 21-JAN-76 PAGE 1

SUBROUTINE STEPS(IND,ITEM)

C\*\*\* THE PURPOSE OF THIS ROUTINE IS TO ESTABLISH THE CYCLE

C\*\*\* RATE THROUGH OPERATOR INPUT. THE VALUE IND DETERMINES WHICH

C\*\*\* CYCLE RATE IS INPUT(13HUP,14AMSK,15DOP). THE VALUE AFTER BCD

C\*\*\* CONVERSION IS SAVED IN THE PCYCLE AREA OF COMMON.

C\*\*\*  
C\*\*\*  
C\*\*\* CMMUN/VIN,VUF/INLINE

BYTE INLI,E(24)

CMMUN/SYSTEM/PSYSTANT,PSTUP,PCYCLE,PMODE,PSMENU,MASK

REAL PSTA,I(3),PSTOP(3),PCYCLE(3),PSMENU,ASC11

HYTE PHASE(I12),IVAL(I12)

INTEGER MASK(3)

EQUIVALENCE (ASC11),IVAL(5)

IERR  
IERR ASK FOR CYCLE RATE

WRITE(6,\*1)

BBB FORMAT(1I1,\*CYCLE RATE \*0.0)

C\*\*\* HEAD REPLY

HEAD(1H,D)INLINE

B02 FORMAT(2,1I)

C\*\*\* GET REPLY START AND END

CALL STRACH(1START,1END)

IF (1START.EQ.1RETURN)

C\*\*\* CONVERT R-PLY TO HCU STRING

CALL NUMCH(1START,1END,IVAL,IERR)

C\*\*\* IF (ITEM.GT.1) RETURN

C\*\*\* RATE MUST NOT EXCEED 9999

DJ 20 1E2,4

IF (IVAL(1).NE.0) GO TO 50

20 CONTINUE

C\*\*\* INSERT CYCLE RATE ACCORDING TO IND VAL

PCYCLE(I1:N-12)=ASC11

RETURN

50 WRITE(6,99)

999 FORMAT(1I1,\*CYCLE RATE TOO LARGE\*)

RETURN

END

ROUTINES CALLED:

SEARCH, NUMBER

OPTIONS &/UN, /S/, /UP#1

BLCK LEN, TH

STEPS 170 (AN0252)\*

INHUF 10 (AN0224)

SYSTEM 29 (P22072)

\*COMPILER ----- COM\*\*

PHASE USED FILE

DECLARATIVES UN-22 DRN4

EXECUTABLES UN-16 2270


ASSEMBLY 2125 05391


#### SUBROUTINE IBIE

The purpose of this routine is to obtain either an effect start or effect end time value from the user. Both effect start and end values are interpreted as whole number minutes in the range 0-9999.

The routine writes a message to the system terminal requesting a time value be provided, reads the reply, and converts it to a BCD string using the NUMBER subroutine. The routine uses the keyword index value and a type parameter (either STOP or START) to determine where in the SYSTEM labeled common region to store the value. Since only a four digit whole number is used, the routine saves only bytes 5, 6, 7, and 8 of the converted BCD string.

A value not in the range 0-9999 will generate an error message.





## SUBROUTINE IBIE(IND,TYPE,IERR)

```

C***** THE PURPOSE OF THIS ROUTINE IS TO ESTABLISH EITHER THE
C***** EFFECT START OR END TIMES THROUGH OPERATOR INPUT. THE
C***** TYPE PARAMETER DETERMINES STOP OR START. IND DETERMINES
C***** WHICH EFFECT. IND=7,1 IS HUP, #8,11 IS MFSK #9,12 IS DOP. THE
C***** VALUE AFTER BCD CONVERSION IS SAVED IN EITHER THE PSTART OR
C***** PSTOP AREA OF LABLED COMMON.

COMMON/INBUF/INLINE
BYTE INL1E(24)
COMMON/SYSTEM/PSTART,PSTOP,PCYCLE,PHASE,PSMENU,MASK
REAL PSTA(1)(3),PSTOP(3),PCYCLE(3),PSMENU,ASCII
BYTE PHASE(12),IVAL(12)
INTEGER MASK(5)
EQUIVALENCE (IVAL(5),ASCII)
IERR=0

COMMON QUERY FOR TIME
WHITE(6,9,0)
S900 FORMAT(1H ,TIME(MINS) *,*)
COMMON READ USER REPLY
READ(*,*)INLINE
HEADING(RV,-)INLINE
B92 FORMAT(2VA1)

C***** GET START AND END OF REPLY
CALL SEARCH(PSTART,IEND)
IF(PSTART.EQ.0)RETURN
C***** CONVERT REPLY TO BCD STRING
CALL NUMBER(PSTART,IEND,IVAL,IERR)
IF(IERR.GT.0)GO TO 200
C***** VALUE MUST BE LE 9999
DU 20 1=2,4
IF((IVAL(1).NE.0))GO TO 100
20  CONTINUE
C***** DETERMINE IF START OR STOP AND SAVE VALUE ACCORDINGLY
IF(TYPE.EQ."STOP")GO TO 50
INDEX=IND-6
C***** ASCII IS BYTES 5-8 OF IVAL
PSTART(INDEX)=ASCII
RETURN

50 INDEX=IND-9
C***** ASCII IS BYTES 5-8 OF IVAL
PSTOP(INDX)=ASCII
RETURN
100 WHITE(6,9,0)
900 FORMAT(1H ,***TIME OUT OF LIMITS*)
RETURN
200 JERR=1
RETURN
END

ROUTINES CALLED:
SEARCH, NUMBER
OPTIONS =/UN, /SI, /OP:1
HLOCK LENGTH

```

FORTRAN V06.13

02:11:08

21-JAN-76 PAGE 2

LATE 1105 (020632)\*  
INBUF 10 (00024)  
SYSTEM 29 (00072)

\*=COMPILER ---- CORE\*\*  
PHASE USED FREE  
DECLARATIVES 06722 02344  
EXECUTABLES 02496 02070  
ASSEMBLY 01247 06359

#### SUBROUTINE FREQ

This routine is used to obtain the base frequency value from the user. The routine writes a message to the system terminal requesting a base frequency value be provided, reads the reply, and converts it to a BCD string using the NUMBER subroutine. The BCD value of the base frequency is then stored in labeled common.

AD-A036 203

COMPUTER SCIENCES CORP FALLS CHURCH VA

F/G 9/2

CSEL INTERFACE UPDATE: K-BAND MICROPROCESSOR DEMONSTRATION.(U)

DEC 76 D O ALWINE, R A GLICKSMAN, R G MURRAY F33615-75-C-1229


UNCLASSIFIED

CSC-R-3328-1


AFAL-TR-76-169

NL

2 OF 2  
AD  
A036203



END  
DATE  
FILMED  
3-77




```

***** SUBROUTINE: FREQ(IERR)
***** COMMON/INBUF/INLINE
C*** THE PURPOSE OF THIS ROUTINE IS TO ESTABLISH THE BASE FREQ
C*** THROUGH OPERATOR INPUT. THE FREQ VALUE AFTER BCU CONVERSION IS
C*** SAVED IN THE PBASE AREA OF COMMON.
C*** COMMON/INBUF/INLINE
BYTE INLJ,E(20)
COMMON/SYSTEM/PSTART,PSTOP,PCYCLE,PHASE,PSMEND,MASK
REAL PSTART(3),PSTOP(3),PCYCLE(3),PSMEND
BYTE PHAS:(12),IVAL(12)
INTEGER MASK(3)
IERR=0
*****
WRITE QUERY MESSAGE
WHITE(6,*,1)
BIN FURCAT(14,"BASE FREQ = ",/)
COMMON READ OPERA TUR REPLY
READ(6,BU02)INLINE
BU02 FORMAT(24A1)
*****
DETERMINT START AND END OF REPLY
CALL SEARCH(ISTART,IEND)
IF(ISTART.EQ.0)RETURN
*****
CONVERT REPLY TO BCD STRING
CALL NUMBER(ISTART,IEND,IVAL,IERR)
IF(IERR.GT.0)RETURN
*****
SAVE BCD STRING AS BASE FREQUENCY
DU 20 I=1,12
PHASE(I)=IVAL(I)
CONTINUE
RETURN
END
***** ROUTINES CALLED:
SEARCH, NUMBER
***** OPTIONS = /ON,/SI,,/OP:1
BLOCK LENGTH
F4e2 127 (000376)*
INBUF 10 (000024)
SYSTEM 29 (000072)
***** MACCOMPILER ----- CORE**
PHASE USED FREE
DECLAMATIVES 00,22 02344
EXECUTABLES 05,46 020080
ASSEMBLY 01127 06479

```

#### SUBROUTINE PARMID

This subroutine is used to identify a function keyword input by the user. After extracting the user keyword from the input buffer contained in the INBUF area of labeled common, the routine attempts to match it with one of the valid function keywords. If a match is found, the routine returns the index value (1-16) of the keyword. If a null string, carriage return response is found, a value of 17 is returned. If a non-carriage return and unidentifiable response is found, the routine returns a value of zero. The routine is called only from the static mode mainline program.



## SUBROUTINE PARMID(INDU)

```

C***** THE PURPOSE OF THIS ROUTINE IS TO IDENTIFY THE USER
C***** SPECIFIED KEYWORD AND RETURN A NUMERIC IDENTIFIER TO
C***** THE CALLED. THE IDENTIFIER INDU CORRESPONDS TO THE INDEX OF THE
C***** KEYWORD IN THE PARM ARRAY. INDU IS 0 IF THE KEYWORD CAN NOT BE
C***** FOUND AND IS NOT A CAR REIN. INDU=1 WHEN EQUAL TO CAR RETN.

C***** COMMON/IR/UF/INLINE
C***** COMMON/SPODEC/CHANS,ICAH
C***** BYTE CHAR5(20)
C***** BYTE INL1,E(20),AMYT(4)
C***** HEAL PARM$16),ASCII
C***** EQUIVALENCE (ASCII,ABYT())
C***** DATA PARM$/SHOW$,LOAD$,FREQ$,HOPL$,HFSL$,DOPPL$,
C***** 1,MSTR$,MSTR$,DSTR$,END$,HEND$,MCYC$,
C***** 2,MCYC$,DCYC$,SEND$/
C***** ACSII$.

C***** SCAN FOR FIRST CHARACTER IN REPLY
DO 10 I=1,20
IF(CINLINE(1).EQ.ICAR)GO TO 70
IF(CINLINE(1).NE.CHARS(7))GO TO 15
CONTINUE
10
      KEY
      C***** FILL THE ABYT ARRAY WITH CHARS UNTIL END STRING
      DO 20 J=1,20
      IF(CINLINE(J).EQ.ICAR)GO TO 30
      IF(CINLINE(J).NE.CHARS(7))GO TO 30
      ABYT(K)=CINLINE(J)
      K=K+1
      IF(K.GT.4)GO TO 30
      CONTINUE
      C***** ABYT EQUIV TO ASCII-MATCH ASCII WITH KEYS
      30
      IND=0
      DO 40 I=1,16
      IP(PARM$1).EQ.ASCII)GO TO 60
      40
      CONTINUE
      C***** NO MATCH THAN IND IS ZERO
      RETURN
      C***** FOUND MATCH SET IND ACCORDINGLY
      60
      IND=1
      RETURN
      70
      IND=17
      RETURN
      END

OPTIONS =/ON,/SU,/OP+1
BLOCK LENGTH
PARMID 206 (000634)*
INDUF 10 (000024)
SPODEC 11 (000026)

```

FUNTHAN V60.15

00:12:59


21-JAN-76 PAGE 2

\*\*COMPILER ----- CORE\*\*  
PHASE USED FREE  
DECLARATIVES 00>22 02344  
EXECUTABLES 00>92 02074  
ASSEMBLY 01107 06499

## SUBROUTINE SHOW

The purpose of this routine is to display the current effect start, end, and cycle values, base frequency, and simulation end value on the system terminal device. The values are stored in the labeled common SYSTEM area in BCD form and output in "I" format.

This routine is called only from the static mode mainline program.



## SUBROUTINE SHOW

```

C***** THE PURPOSE OF THIS ROUTINE IS TO DISPLAY THE CURRENT
C***** SYSTEM PARAMETERS TO THE USER. THE PARAMETERS ARE
C***** INITIALIZD IN BLOCK DATA AND SET BY THE USER. THIER
C***** CURRENT VALUE ARE IN LABELED COMMON(SYSTEM).
C*****  

C*****  

COMMON/SYSTEM/START, PSTOP, PCYCLE, PBASE, PSMEND, MASK  

REAL PSTART(3), PSTOP(3), PCYCLE(3), PSMEND, ID(3)  

BYTE PBASE(12)  

INTEGER MASK(3)  

BYTE ABYT(4), BBYT(4), CBYT(4)  

EQUIVALENCE (ABYT(1),A)  

EQUIVALENCE (B,BBYT(1))  

EQUIVALENCE (C,CBYT(1))  

EQUIVALENCE (D,DYT(1))  

DATA ID//10P 0, 1M$K ,0D0P 0/  

WHITE(6,810)  

FORMAT(1H ,2X, *SYSTEM PARAMETERS*****)  

WRITE(6,912)  

FORMAT(1H ,8X, 'START',5X, 'END ',4X,'CYCLE')  

DU 20 1#1,3  

ASSTART(1)  

BSTOP(1)  

CPCYCLE(1)  

WRITE(6,904)ID(1),ABYT,BBYT,CBYT  

FUHMAT(1M ,A4,DX,411,5X,411,5X,411)  

CONTINUE  

20 ASPMEND  

WRITE(6,916)ABYT,(PHASE(J),J=2,8),(PBASE(K),K=9,11)  

FUHMAT(1M ,7SIM END= ,411,2X, BASE FREQ= ,711,0,311)  

RETURN  

ENO  

OPTIONS = /ON,,/SU,,/OP:1  

BLOCK LENGTH  

SHOW 244 (000750)*  

SYSTEM 29 (0000072)  

**COMPILER ---- CORE**  

PHASE USED FREE  

DECLARATIVES 000627 0239  


EXECUTABLES 001163 02103  

ASSEMBLY 01222 06384

```

## SUBROUTINE SEARCH

The purpose of this routine is to determine the start and end character positions of a user response. The routine first scans the INBUF area of labeled common for a non-blank character or a carriage return. If a carriage return is found, the routine sets the start parameter to zero and exits. Otherwise, the routine sets the start parameter to the character position of the first non-blank character and continues its scan until a blank or carriage return character is found. The end parameter is then set to the character position of the blank or carriage return character.



## SUBROUTINE SEARCH(ISTART,IEND)

```

***** COMMON/SPCDEC/CHARS,ICAR
***** COMMON/SUF/INLINE
***** BYTE CHARS(20)
***** BYTE INLI-E(20)
***** DETERMINE THE START
DU 2N I=1,20
***** CHECK FOR CAR RETN
IF(INLINE(I).EQ.ICAR)GO TO 25
***** CHECK FOR NIN BLANK CHARACTER
IF(INLINE(I).NE.CHARS(7))GO TO 30
20  LUNTINUE
25  ISTART=I
      RETURN
***** ESTABLISH START FOR CALLER
30  ISTART=I
***** FIND END POSITION
DU 5G J=1,20
***** CHECK FOR BLANK OR CAR RETN
IF(INLINE(J).EQ.CHARS(7).OR.INLINE(J).EQ.ICAR)GO TO 60
100  SD  CUNTINUE
***** END IS ONE LESS THAN BLANK OR CAR RETN
80  IEND=J-1
      RETURN
END

OPTIONS = ON,/SU,/OP:1

BLOCK   LENGTH
SEARCH  99  (000326)*
SPCDEC 11  (000026)
INBUF   10  (000024)

***COMPILER *** CORE ***
PHASE    USED  FREE
DECLAMATIVES 00102 02164
EXECUTABLES 00183 02165
ASSEMBLY   00995 06611

```

#### SUBROUTINE NUMBER


Subroutine NUMBER is called by all subroutines performing operator dialogue. Its purpose is to scan a response string to verify that it contains a valid numeric response and to build a BCD equivalent array for use in determining frequencies, values, times, etc.


The response string scanned by the routine is contained in the INBUF area of labeled common. The start and end character positions in the string are passed to the routine. The routine will accept a sign, comma, decimal point, or blank as part of the input string. Any other non ASCII digit character contained in the string is considered an error condition.


After determining the sign value of the response, the routine begins extracting the ASCII digits of the whole number value of the input string. If a decimal point is encountered, the routine begins extracting the fractional part of the string and converting it to its BCD equivalent. Conversion of the whole number ASCII digits to their BCD equivalents is performed prior to return to the caller.



The format of the BCD returned array is shown below.


<u>Byte #</u>	<u>Contents</u>
1	Sign (0 = positive, 1 = negative)
2	$10^6$ value
3	$10^5$ value
4	$10^4$ value
5	$10^3$ value
6	$10^2$ value
7	$10^1$ value
8	$10^0$ value
9	$10^{-1}$ value
10	$10^{-2}$ value
11	$10^{-3}$ value
12	Not used














## SUBROUTINE NUMBERIC(ISTART, IEND, IVAL, IERR)

```

C      THE PRIMARY PURPOSE OF THIS ROUTINE IS TO BUILD AN 11 BYTE HCO
C      ARRAY FROM ASCII INPUT. THE ROUTINE ALSO VERIFIES THAT NO
C      CHARACTERS OTHER THAN SIGN, DECIMAL POINT, COMMA OR DIGITS ARE
C      FOUND IN THE INPUT STRING. THE BEGINNING AND END OF THE STRING
C      ARE PROVIDED BY THE ISTART AND IEND PARAMETERS.
C      ZERO RETURNED ARRAY

COMMON/NDSUF/INLINE
BYTE CHARI(20)
COMMON/SPDEC/CHARS,ICAR
BYTE INLINE(20),IVAL(12),WORK(20),SIGNA(1)
IERR
00 10 181,12
IVAL(1)=0
10  CONTINUE
      DETERMINE IF AND WHERE A SIGN IS SPECIFIED
      DU 20 ISTART,IEND
      CHECK FOR POSITIVE SIGN
      IF(INLINE(1) .EQ. CHARS(3))GO TO 25
      CHECK FOR NEGATIVE SIGN
      IF(INLINE(1) .EQ. CHARS(4))GO TO 30
      20  CONTINUE
      NO SIGN=ASSUME POSITIVE
      SIGNAL(1)=/
      NUMST=ISTART
      GO TO 40
      SIGNAL(1)=/
      NUMST=1+
      GO TO 40
      30  SIGNAL INTO RETURNED ARRAY
      NUMST=1+
      40  K=2
      VERIFY NUMERIC,COMMAS,OR DECIMAL POINT
      DU 10N 1#NUMST,IEND
      CHECK CHARACTER IS NUMERIC(CHARLE 9 AND GE 0)
      IF(INLINE(1) .GE. CHARS(1).AND.INLINE(1) .LE. CHARS(2))GO TO 90
      CHECK IF DECIMAL POINT THERE
      IF(INLINE(1) .EQ. CHARS(5))GO TO 200
      CHECK IF COMMA IN STRING
      IF(INLINE(1) .EQ. CHARS(6))GO TO 100
      CHECK FOR CAR RETN
      IF(INLINE(1) .EQ. ICAR)GO TO 110
      IF CHAR NOT A BLANK THAN BAD CHARACTER
      IF(INLINE(1) .NE. CHARS(7))GO TO 300
      BLANK BECOMES A ZERO
      INLINE(1)=0
      SAVE NUMERIC FOUND IN WORK ARRAY
      90  K=1
      WORK(K)=INLINE(1)
      100 CONTINUE

```

FORTAN Ver.13

02113119 21-JAN-76 PAGE 2

Common INSERT THE WHOLE NUMBER PORTION OF THE NUMBER

110 L=1V

Common INSERT SI-N INTO RETURNED ARRAY

120 IVAL(1)=SIGNAL(1)

IF(K .EQ. 7)RETURN

Common DETERMINE BINARY VALUE OF ASCII DIGIT

DU 57 KK=110

Common ASCII DIGITS CONTAINED IN COMMON

IF(L .NE. KK) .NE. CHARS(KK+6)) GO TO 57

KK=KK+1

IVAL(L)=KK

57 CONTINUE

K=K+1

L=L+1

IF(L .GT. 1)GO TO 120

RETURN

Common INSERT FRACTIONAL PART OF NUMBER IF SPECIFIED

200 L=9

I=I+1

IF(I .GT. 1)NU)GO TO 110

DU 25W J=1,IEND

Common CHECK FOR CAN RETN

IF(INLINE(J) .EQ. JCAR)GO TO 110

Common BLANK BECOMES A ZERO

IF(INLINE(J) .EQ. CHARS(7))INLINE(J)=CHARS(1)

Common CHECK FOR NUMERIC

IF(INLINE(J) .LT. CHARS(1) .OR. INLINE(J) .GT. CHARS(2))GO TO 300

Common DETERMINE BINARY VALUE OF ASCII DIGIT

DU 225 KK=110

IF(INLINE(J) .NE. CHARS(KK+6))GO TO 223

KK=KK+1

Common INSERT FRACTIONAL DIGIT

IVAL(L)=KK

223 CONTINUE

L=L+1

IF(L .GT. 12)GO TO 110

250 CONTINUE

GU TO 110

300 CONTINUE

Common BAD CHARACTER FOUND IN INPUT STRING

ITEM=1

RETURN

ENU


OPTIONS =/ON,/SU,/OPP:1

BLOCK	LENGTH
NUMBER	437 (001552)*
INBUF	1V (000024)
SPCUC	11 (000026)

\*COMPILER ----- COMPILE  
PHASE USED FILE  
DECLARATIVES V4222 V2349  
EXECUTABLES V4262 V2344  
ASSEMBLY 01257 V6339

#### SUBROUTINE RLNB<sub>CD</sub>

The purpose of this routine is to convert a double precision number to packed decimal format. The RLNASC routine is used to convert the number to a BCD string and the BCD routine is used to convert the resultant BCD string to packed decimal.



FORTRAN V6.13            00:14:23            21-JAN-76   PAGE 1

```
SUBROUTINE RLNBOD (RLN,BCDNUM,TERR)
C
C*** THE PURPOSE OF THIS ROUTINE IS TO CONVERT A DOUBLE
C*** PRECISION REAL NUMBER TO THE FIVE BYTE BCD FORMAT
C*** USED BY THE INTEL.
C
C****  
      BYTE WORK(5)
      DOUBLE PRECISION RLN,MULD
      BYTE SIGN(1),BCDNUM(5),IVAL(12)
      ILEN(2)
      C*** CHECK FOR NUMBER OUT OF RANGE
      IF (RLN.GT.*2499999999.96) GO TO 200
      C*** MAKE SIGN POSITIVE
      MIGN1=VAL(SIGN(1))
      MULUSRLN
      C*** CHECK FOR NEGATIVE NUMBER
      IF (MULD.GE.-2) GO TO 10
      C*** NEG NUMBER-MAKE SIGN NEG AND NUM POSITIVE
      MIGN1=-1
      MULUSMULD
      10  CONTINUE
      C*** CONVERT #3 NUM TO BCD STRING
      CALL MLNA3C(MULD,IVAL)
      C*** PUT SIGN IN BCD STRING
      IF(IVAL(1).EQ.IGN(1))
      C*** CONVERT BCD STRING TO INTELL FORM
      CALL HCD(IVAL,WORK)
      C*** RETURN THE FIVE BYTE STRING TO THE USER ARRAY
      DD 2N K1,5
      BCDNUM(K)=WORK(K)
      20  CONTINUE
      RETURN
      C*** FOR NUMBER IS OUT OF RANGE
      200  ILEN(1)
      RETURN
      END
```


ROUTINES CALLED:  
PLASC, BCD

OPTIONS =/ON,/SU,/OP:1

```
*COMPILE ----- COFF*
PHASE      USED   FREE
DECLARATIVES   Nv22   02344
EXECUTABLES   Nv783   021A3
ASSEMBLY   01029   06577
```

#### SUBROUTINE RLNASC

The purpose of this routine is to convert a double precision number to the BCD representation described in the description of the NUMBER subroutine. The BCD string is generated by a series of divisions of the number by powers of 10 and subtractions of the quotient times the power of 10. Each quotient value, when converted to integer, represents one of the digits of the BCD representation of the number.



FORTRAN VRS.15

02:14:11 21-JAN-76 PAGE 1

SUBROUTINE RLNASC(DPRLN,ASCII)

C\*\*\* THE PURPOSE OF THIS ROUTINE IS TO CONVERT A DOUBLE

C\*\*\* PRECISION FLOATING POINT NUMBER TO A BCD STRING.

C\*\*\*  
C\*\*\* DOUBLE DP :CISION UPRLN,HOLD,DIVIS(10)

BYTE ASCII(12)

DATA DIVIS/1.0D9,1.0D4,1.0D7,1.0D6,1.0D5,1.0D4,1.0D3,

11.0D2,1.0D1,1.0D2/,

MULD,OPRT,N

DU10 I=1,10

C\*\*\* DIVIDE FP NUM BY POWER OF TEN

ITEMP=MUL/DIVIS(I)

C\*\*\* SUBTRACT INT QUOTIENT TIMES POW OF TEN

MUL0=MUL-(DIVIS(I)\*ITEMP)

C\*\*\* SAVE BCD DIGIT FOR CALLER

ASCII(I+1)=ITEMP

10 CONTINUE

C\*\*\* MAKE SIGN POSITIVE

ASCII(1)=^

RETURN

END

OPTIONS =ON,/SU,/OP:1

BLOCK RLNASC 119 LENGTH (000356)\*

\*COMPILER ----- CORE\*\*

PHASE USED FREE


DECLARATIVES 00522 02344

EXECUTABLES 00783 02183

ASSEMBLY 00965 06641

#### SUBROUTINE RLNBIN

The purpose of this routine is to determine the integer equivalent of a double precision number. Division by  $16^6$ ,  $16^4$ ,  $16^0$  is used to generate integer quotients that if concatenated as bytes would represent the double word integer equivalent of the double precision number. The integer quotients are returned in a 4 element integer array.



FURTAN V46.15

00:14:41

21-JAN-76


PAGE 1

SUBROUTINE: RLNBIN(RLN,BIN)

```
*****  
C  
C*** THE PURPOSE OF THIS ROUTINE IS TO CONVERT A DOUBLE PRECISION  
C*** NUMBER TO BINARY. THE ROUTINE RETURNS A 4 WORD INTEGER ARRAY  
C*** WHOSE LOW BYTE VALUES WHEN CONCATENATED TOGETHER WILL GIVE THE  
C*** BINARY EQUIVALENT OF THE FP NUMBER.  
C  
*****  
DOUBLE PRECISION RLN,HOLU  
INTEGER H(1:N/4)  
DOUBLE PRECISION DIVIS(4)  
DOUBLE PRECISION HEX  
INTEGER IITMP(2)  
BYTE DYT(4)  
EQUIVALENCE (BYT(1),IITMP(1))  
C*** PUT FP NUMBER INTO WORK VARIABLE  
HOLD=RLN  
HEX=16.  
J=6  
DO 20 I=1,4  
C*** GENERATE DIVISOR  
DIVIS(I)=EX**J  
C*** DIVIDE TO GENERATE QUOTIENT IN 0=255 RANGE  
JTE=HEX*HOLD/DIVIS(I)  
J=J-2  
C*** SUBTRACT INTEGER RESULT TIMES DIVISOR  
HOLD=HOLD-(JTEMP*DVIS(I))  
C*** SAVE REMAINDER  
BIN(I)=JTEMP  
20 CONTINUE  
RETURN  
END  
  
OPTIONS =/ON,/SU,/OP:1  
BLCK LENGTH  
RLNBIN 130 (000404)*  
**COMPILE ----- CORE**  
PHASE USED FREE  
DECLARATIVES 00522 02344  
EXECUTABLES 00793 02173  
ASSEMBLY 01421 06585
```

### SUBROUTINE BCD

The purpose of this routine is to convert a BCD string to five packed decimal bytes. The format of the BCD string is described with the description of the NUMBER subroutine. A description of the packed decimal form is contained in the real-time mode section.



```


SUBROUTINE BCD(ANUM,BVAL)
C
C*** THE PURPOSE OF THIS ROUTINE IS TO CONVERT AN 11 BYTE BCD STRING
C*** INTO A COMPRESSED 5 BYTE BCD STRING.
C
C
      BYTE ANUM(12),BVAL(6)
      INTEGER I,NUM(6)
      COMMON
      C        CONVERT MILLIMILLITZ
      INUM(1)=(ANUM(10)*16)+ANUM(11)
      C        CONVERT MILLI 100 AND HERTZ UNITS
      INUM(2)=(ANUM(8)*16)+ANUM(9)
      C        CONVERT HERTZ 102 AND 10
      INUM(3)=(ANUM(6)*16)+ANUM(7)
      C        CONVERT KI-HERTZ 10 AND UNITS
      INUM(4)=(ANUM(4)*16)+ANUM(5)
      C        CONVERT KI-HERTZ 120 TO EIGHT NIBBLE
      INUM(5)=(ANUM(2)*16)+ANUM(3)+(120*ANUM(1))
      DO 10 I=1,5
      BVAL(I)=INUM(I)
10   CONTINUE
      RETURN
      END

OPTIONS =ON,/SJ,/OP11
BLOCK LENGTH
BCD 154 (000464) *
**COMPILER ---- CONE**
PHASE USED FREE
DECLARATIVES 00522 02344
EXECUTABLES 00563 02103
ASSEMBLY 00977 06629

```

### SUBROUTINE ASCRLN

The purpose of this routine is to perform BCD to double precision conversion. The format of the BCD string passed is described in the description of the NUMBER subroutine. A double precision number is determined by multiplying each BCD digit by its corresponding power of 10 and adding to a running sum.



## SUBROUTINE ASCRLN(ASCII,RLN)

```

*****  

C      THE PURPOSE OF THIS ROUTINE IS TO CONVERT AN BCD  

C      NUMERIC STRING TO A FLOATING POINT DOUBLE PRECISION  

C      NUMBER. SUCCESSIVE MULTIPLICATIONS BY THE APPROPRIATE  

C      POWER OF TEN AND AUDITIONS TO A RUNNING SUM WILL  

C      YIELD THE DESIRED FLOATING POINT NUMBER.  

C  

C      *****  

C      DOUBLE PRECISION RMULT(10),RLN  

C      BYTE ASCII(12)  

C      DATA RMULT/1.0D9,1.0D8,1.0D7,1.0D6,1.0D5,1.0D4,1.0D3,  

C           11.0D2,1.0D1,1.0D0/  

C      COMMON ZERO FLOATING POINT RESULT  

C      RLN=0.  

C      DD 10 1$1,1$0  

C      COMMON ADD TO SUM BCD DIGIT TIMES ITS POWER OF TEN  

C      RLN=RLN+(RMULT(I)*ASCII(I+1))  

C      10  CONTINUE  

C      COMMON CHECK IF BCD STRING IS NEGATIVE  

C      J=ASCII(1)  

C      IF(J.EQ.1)RLN=-RLN  

C      RETURN  

C      END

```

OPTIONS =/ON,/SU,/OP:1

```

BLOCK LENGTH
ASCRLN 131 (000426) *
**COMPILER ---- CORE**
PHASE USED FREE
DECLARATIVES 00522 02344
EXECUTABLES 00783 02143
ASSEMBLY 00989 06617

```

## REAL-TIME MODULE

The real-time module is responsible for loading the main program and reader routine into RAM, performing the system parameter and pattern value table input from PDP-11, and executing the real-time mode. The module is composed of a main program that executes the real-time mode, a reader program that performs the input from the PDP-11, and a loader program to load the main and reader programs.

Detailed descriptions of each program follow.

## REAL-TIME MAIN

This program is designed to output a random frequency to the Rockland synthesizer in real-time. A cycle rate of approximately 2.45 milliseconds has been obtained and is maintained in software by delay loops when necessary. Since no internal hardware clock accessible to software is present in the Intellec, this is the only feasible method of maintaining a fairly uniform cycle rate.

The system parameter tables and pattern value tables for the HOP, MFSK, and Doppler effects are obtained from the PDP-11 via a down line load process using the DL11 interface and Intellec serial input/outputs. The format of the system parameter table is shown in Figure 8.

In order to simulate current time, the program maintains a counter that is updated after each output to the Rockland frequency synthesizer. This counter is initialized to zero at the start of the real-time run. There are also three counters for each of the three effect types that are initialized in static mode and updated by their cycle rate each time a corresponding effect pattern value is used in computing an output frequency for the Rockland. During each cycle, all three effect counters are compared with the value of the simulation counter. If the effect counter value is less than or equal to the simulation counter value, than a value for that effect is used in computing the Rockland frequency. When no effect types satisfy this requirement, only the base frequency is output.

Both the base frequency and pattern value tables are stored in packed decimal form. The format of this storage is given in Figure 9. A running sum, also in packed decimal form, is initialized at the beginning of each cycle period to that of the base frequency. Effect values are added or subtracted from the current running sum value using BCD arithmetic. The addition and subtraction routines used have been programmed using straightline repetitive code to minimize the time required for these time consuming operations. A delay loop is used with the addition routine to account for the longer time required for the subtraction process.

ADR		TYPE	LENGTH
20	SIMULATION CURRENT CYCLE	BINARY	3
23	BASE FREQUENCY	PACKED DEC	5
28	RUNNING SUM	PACKED DEC	5
2D	SIMULATION STOP VALUE	BINARY	3
30	HOP CURRENT CYCLE	BINARY	3
33	RANDOM NUMBER INDICATOR (FF)	BINARY	1
34	HOP RANDOM NUMBER MASK	BINARY	1
35	HOP RANDOM NUMBER SEED	BINARY	3
38	HOP PATTERN TABLE LOC	BINARY	2
3A	HOP CYCLE RATE	BINARY	2
3C	HOP STOP VALUE	BINARY	3
3F	MFSK CURRENT CYCLE	BINARY	3
42	RANDOM NUMBER INDICATOR (FF)	BINARY	1
43	MFSK RANDOM NUMBER MASK	BINARY	1
44	MFSK RANDOM NUMBER SEED	BINARY	3
47	MFSK PATTERN TABLE LOC	BINARY	2
49	MFSK CYCLE RATE	BINARY	2
4B	MFSK STOP VALUE	BINARY	3
4E	DOP CURRENT CYCLE	BINARY	3
52	DOP TABLE INDEX	BINARY	2
55	NOT USED		
58	DOP PATTERN TABLE LOC	BINARY	2
5A	DOP CYCLE RATE	BINARY	2
5C	DOP STOP VALUE	BINARY	3

\*All fields are in LSB to MSB order

Figure 8. System Parameter Table




Figure 9. Pattern Storage Format

Since the output format required by the Rockland, see Figure 10, is binary, not packed decimal, a conversion of the running sum value is required before output to the synthesizer can be performed. The conversion process uses a binary equivalent table in tens/units, hundreds, and hundreds/tens denominations. For example, byte one of the running sum containing the millihertz tens/units value is used as an index into the tens/units tables. Stored at this location is the binary equivalent of the tens/units packed decimal value specified in byte one. The millihertz hundreds value, stored in the lower nibble of byte two of the running sum, is used as an index into the hundreds equivalent table. Since two bytes are generally needed to store a value between 0 and 900, the millihertz hundreds digit must be doubled to get the correct address of the two byte binary equivalent. Similar processes must be performed for both hertz and kilohertz. The conversion process, although time consuming and wasteful of memory, has been found to be more economical than use of other addition/subtraction algorithms that generate a running sum more compatible with the Rockland output format.

The size of the HOP and MFSK tables is always a power of two up to a maximum of 128 for HOP and 64 for MFSK. The Doppler table size is always equal to 1024. Allowing for a fixed five bytes per value, the HOP table may occupy 640 bytes, the MFSK table 320 bytes, and the Doppler table is always 5120 bytes. The starting location for each table is not variable. HOP always begins at location 1A00 HEX, MFSK at location 1000 HEX, and Doppler at location 600 HEX.


Values are chosen from the HOP and MFSK tables using a pseudorandom number generator for index selection. The random number generator used, a P-N sequence based on a primitive polynomial of degree 24, will provide a series of three byte random numbers that will not repeat for more than 1 hour. The actual table index chosen is gotten by a masking operation on the LSB of the random number with a mask value one less than table size. This technique produces a series of random numbers whose values will range from zero to table size minus one that will be uniform and will repeat each index with equal probability.


	PORT #
MILLIHERTZ LSB (BINARY)	8
MILLIHERTZ MSB (BINARY)	9
HERTZ LSB (BINARY)	10
HERTZ MSB (BINARY)	11
KILOHERTZ LSB (BINARY)	12
KILOHERTZ MSB (BINARY)	13
MEGAHERTZ	14


\*\*Binary value of 0 output followed by binary value of 1, both to  
PORT 15 signals output


Figure 10. Rockland Interface Format


Values are chosen from the Doppler table using an index value that is merely incremented after each selection. When the index value exceeds table size, the index is reset to zero to begin another Doppler cycle.





























\*\*\*\*\* KBAND MICROPROCESSOR SYSTEM REAL TIME PROGRAM

THE PURPOSE OF THIS PROGRAM IS TO OUTPUT A RANDOM FREQUENCY TO THE ROCKLAND SYNTHESIZER IN REAL TIME. THE FREQUENCY OUTPUT IS FORMED BY ADDITION OF HOP, MFSK, AND DOPPLER VALUES TO A BASE FREQ. A FREQUENCY IS OUTPUT EVERY 2.45 MLS. THREE COUNTERS(ONE FOR EACH EFFECT) ARE MAINTAINED AND CHECKED EACH OUTIUT CYCLE TO DETERMINE IF ITS CORRESPONDING VALUE SHOULD BE ADDED TO A RUNNING SUM. IF THE EFFECT COUNTER IS LESS THAN OR EQUAL TO THE VALUE OF THE MASTER SIMULATION COUNTER THAN A VALUE IS CHOSEN AND ADDED TO THE RUNNING SUM. IF NO EFFECTS SATISFY THIS REQUIREMENT, THAN ONLY THE BASE FREQUENCY IS OUTPUT. IN ANY CASE EA EFFECT COUNTER AND THE MASTER COUNTER ARE UPDATED EACH OUTPUT PERIOD. THE EFFECT COUNTERS ARE UPDAT BY A PREDEFINED VALUE THAT IS INPUT BY THE USER. MASTER COUNTER IS ALWAYS INCREMENTED BY ONE EACH OUTPUT PERIOD.

DOPPLER VALUES ARE CHOSEN ON THE BASIS OF AN INDE VALUE THAT IS INCREMENTED BY ONE AFTER EACH SEL- ECTION AND RECYCLED AT 1024. HOP AND MFSK VALUES ARE CHOSEN ON THE BASIS OF AN INDEX DETERMINED BY THE OUTPUT OF A RANDOM NUMBER GENERATOR.

ALL EFFECT VALUES ARE STORED IN PACKED DECIMAL FORM, MLSB TO MSB. SYSTEM PARAMETER VALUES ARE LIKEWISE STORED IN LSB TO MSB ORDER BUT ARE ALL I BINARY WITH THE EXCEPTION OF BASE FREQ AND RUNNI SUM.

BOTH SYSTEM PARAMETER AND EFFECT VALUES ARE INPUT FROM THE PDP- 11.

COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION

**COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION**

\*\*\*\*\* SYSTEM TABLES-DATA AREA DEFINITIONS

0020	ORG	20H	
0020	SIM:	DS	3 ;SIMULATION CLOCK
0023	BFREQ:	DS	5 ;BASE FREQ
0028	SFREQ:	DS	5 ;RUNNING SUM
002D	STOP:	DS	3 ;STOP CLOCK FOR SIMULATION
,			
,			
	SYSTB:		
0030		DS	3 ;DOP CUR EVENT CLOCK
0033		DS	2 ;DOP PATTERN MASK
0035		DS	3 ;DOP RAND NUMB SEED
0038		DS	2 ;DOP PAT ADR(1A00)
003A		DS	2 ;DOP CYCLE RATE
003C		DS	3 ;DOP STOP TIME
,			
003F		DS	3 ;MFSK CUR EVENT CLOCK
0042		DS	2 ;MFSK PAT MASK
0044		DS	3 ;MFSK RAND NUMB SEED
0047		DS	2 ;MFSK PAT ADR(1D00)
0049		DS	2 ;MFSK CYCLE RATE
004B		DS	3 ;MFSK STOP TIME
,			
004E		DS	3 ;DOP CUR EVENT CLOCK
0051		DS	2 ;DOP PAT INDEX
0053		DS	3 ;NOT USED FOR DOP
0056		DS	2 ;DOP PAT LOCATION(600)
0058		DS	2 ;DOP CYCLE RATE
005A		DS	3 ;DOP STOP TIME
005D	ENDAD:	DS	1
005E	SAV:	DS	2
0063	TEN	ECU	03 ;HIGH BYTE ADR OF 10/UNIT BIN TAB
0064	HUN	ECU	04 ;HIGH BYT2 ADR OF 100/10 BIN TABL
,			
,			
	***** ESTABLISH RUNNING SUM-SETUP ADDRESSES ETC		
,			
0060 010300	STEP0:	LXI	B, BFREQ ;LOAD ADR OF BASE FREQ
0060 210300		LXI	H, SFREQ ;LOAD ADR OF RUNNING SUM
0060 1004		MVI	D, 4
0068 0A	MVE:	LDAK	B
0069 77		MOV	H, A ;MOVE BASE BYTE TO SUM
006A 0C		INR	C ;ADR NEXT BASE BYTE
006B 2C		INR	L ;ADR NEXT SUM BYTE
006C 15		DCR	D
006D F26300		JP	MVE ;MOVE ANOTHER BYTE
0070 213600		LXI	H, SYSTB ;START ADR OF SYS TABLE

COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION

```

; **** DETERMINE IF THIS EFFECT WILL BE INCLUDED
;

0073 54      STEP1: MOV    D,H
0074 5D      MOV    E,L
0075 225E00   SHLD   SAV    ;SAVE START ADR OF THIS EFFECT
0078 2C      INR    L      ;ADR NMISB CUR EVENT
0079 2C      INR    L      ;ADR MSB CUR EVENT
007A 012200   LXI    B, SIM+2 ;ADR LSB OF SIM CLOCK
007D 0A      LDAX   B      ;LOAD MSB SIM CLOCK
007E 0E      CMP    M      ;COMPARE WITH MSB CUR EVENT CLOCK
007F C28D80   JNZ    CTME
0082 CD      DCR    C      ;ADR NMISB SIM CLOCK
0083 2D      DCR    L      ;ADR NMISB CUR CLOCK
0084 0A      LDAX   B      ;LOAD NMISB SIM CLOCK
0085 0E      CMP    M      ;COMPARE WITH NMISB CUR EVENT CLOC
0086 C28D80   JNZ    CTME
0089 0D      DCR    C      ;ADR LSB OF SIM CLOCK
008A 2D      DCR    L      ;ADR LSB CUR EVENT CLOCK
008B 0A      LDAX   B      ;LOAD LSB SIM CLOCK
008C 0E      CMP    M      ;COMPARE WITH LSB CUR EVENT CLOCK
008D D29900   CTME: JNC    STEP2  ;NO CAR-SIM GT = CUR EVENT
;

; **** THIS EFFECT NOT INCLUDED-KILL TIME TAKEN IF EFFEC
; **** WAS INCLUDED
;

J090 3E3C      MVI    A,60
0092 3D      NO:   DCR    A
0093 F29200   JP    NO
0096 C3A901   JMP    OK    ;NOW CHECK IF THIS WAS LAST EFFEC
;

; **** DETERMINE IF DOPPLER EFFECT-IF YES GET DOPPLER IN
; **** OTHERWISE GO GENERATE RANDOM # FOR INDEX VAL
;

0099 EB      STEP2: XCHG
009A 2C      INR    L      ;START THIS EFFECT WAS IN D,E
009B 2C      INR    L      ;ADR NMISB CUR EVENT
009C 2C      INR    L      ;ADR MSB CUR EVENT
009D 4E      MOV    C,M    ;LOAD LSB PAT MASK
009E 2C      INR    L      ;ADR MSB PAT MASK
009F 46      MOV    B,M    ;LOAD MSB PAT MASK
00A0 78      MOV    A,B
00A1 EFFF   XRI    FFH    ;CHECK FOR DOP EFFECT-NOT FFH
00A2 CAL200   JZ     STEP3  ;NOT FFH THAN GET RANDOM # INDEX
;

; **** GET DOPPLER INDEX AND UPDATE
;
00A6 03      IUX    B      ;NEXT DOP INDEX
00A7 78      MOV    A,B
00A8 E603   ANI    USH    ;RECYCLE DOP WHEN IT HITS !C24
00A9 77      MOV    U,A    ;STORE NEW MSB DOP INDEX
00AD 2D      DCR    L      ;ADR LSB DOP INDEX
00AC 71      MOV    L,C    ;STORE LSB DOP INDEX
00AD 2C      IMR    L      ;ADR MSB OF DOP IND
00AE 2C      IMR    L      ;ADR OF LSB OF DOP
00AF C00000   JMP    STEP3  ;NEXT INDEX INDEX & CPU
;
```

**COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION**

```

;***** RANDOM # INDEX GENERATION FOR HOP AND MFSK
;

00B2 2C      STEP3: INR    L      $ADR OF LSB OF SEED
00B3 5E      MOV    E,M    $LOAD SEED LSB
00B4 2C      INR    L      $ADR NLSB SEED
00B5 56      MOV    D,M    $LOAD NLSB OF SEED
00B6 2C      INR    L      $ADR MSB OF SEED
00B7 7E      MOV    A,M    $ADR TO D,E-VAL TO H,L
00B8 EB      XCHG   H      $DOUBLE LSD AND NLSB
00B9 29      DAD    H      $DOUBLE MSB WITH CARRY FROM DAD
00BA 8F      ADC    A      $VAL TO D,E-ADR BACK TO H,L
00BB EB      XCHG   H      $NO CARRY THEN NO XOR NEEDED
00BC D2CA03  JNC    STORE  BSH    $MSB XOR
00BF EE30  XRI    BSH    $SAVE MSB IN B
00C1 47      MOV    B,A    $HIGH MASK=0
00C2 AF      XRA    A      $NLSB XOR
00C3 AA      XRA    D      $MSB XOR
00C4 57      MOV    D,A    $SAVE NMSB IN D
00C5 3E33  HVI    A,33H  $LSD MASK
00C7 AB      XRA    E      $LSD XOR
00C8 5F      MOV    E,A    $SAVE LSB IN E
00C9 78      MOV    A,B    $MSB BACK TO A

;***** STORE OFF NEW RANDOM NUMBER
;

00CA 77      STORE: MOV    M,A    $SAVE MSB
00CB 2D      DCR    L      ;
00CC 72      MOV    H,D    $NEW NMSB
00CD 2D      DCR    L      ;
00CE 73      MOV    M,E    $NEW LSB

;***** GET INDEX FROM LSB OF RANDOM # USING MASK FROM TH
;

00CF 7B      MOV    A,E    $LSB STILL IN E
00D0 A1      ANA    C      $MASK WAS IN C FROM STEP 2
00D1 4F      MOV    C,A    $SETUP B,C WITH INDEX
00D2 AF      XRA    A      $HIGH INDEX VAL IS ZERO
00D3 47      MOV    B,A    ;

;***** GET BYTE LOC OF FREQ BY MULT OF INDEX BY 5 AND AD
;***** TO THE BASE ADDRESS OF THE PARTICULAR PATTERN TABL
;

00D4 2C      STEP4: INR    L      $ADR OF NMSB OF SEED
00D5 2C      INR    L      $ADR OF MSB OF SEED
00D6 2C      INR    L      $ADR OF LOC : PAT LOC
00D7 55      MOV    E,M    $LSD OF PAT BASE ADR
00D8 2C      INR    L      $ADR OF MSB OF ADR
00D9 56      MOV    D,H    $MSB OF PAT BASE ADR
00DA 2B      XCHG   D      $BASE ADR TO H,L-LJR ADR TO D,E
00DB 19      DAD    D      $ADD INDEX 5 TIMES TO GET ACT ADR
00DC 69      DAD    D      ;
00DD 69      DAD    D      ;
00DE 12      DAD    D      ;
00DF 69      DAD    D      $ADR OF INDEX NOW IN H,L

```

\*\*\*\*\* BCD ADDITION ROUTINE-SUM+PATTERN  
 ;  
 00EC C30001      JMP      CONT      ;JUMP OVER MONITOR STACK AREA C0-  
 00E3              ORG      100H  
 CONT:  
 0100 1E28      MVI      E, SFREQ ;ADR OF RUNNING SUM  
 0102 7E          MOV      A,M      ;LOAD MSB OF PATTERN  
 0103 C600      ADI      0      ;AFFECT SIGN CONDITION  
 0105 FA3101    JM      DSUB      ;SIGN BIT SET-HAVE NEG FREQ  
 0106 2B          DCX      H      ;GET LSB OF PATTERN  
 0109 2B          DCX      H  
 010A 2D          DCX      H  
 010B 2B          DCX      H  
 \*\*\*\*\* ADDITION OF LSB BYTES  
 010C 1A          LDAX     D      ;LOAD LSB OF SUM  
 010D 8E          ADC      M      ;ADD LSB OF PAT TO IT  
 010E 27          DAA  
 010F 12          STAX     D      ;BCD ADJUST  
 ;STORE NEW LSB OF SUM  
 \*\*\*\*\* NLSB ADDITION  
 0110 13          INX      D      ;ADR OF NLSB OF SUM  
 0111 23          INX      H      ;ADR NLSB OF PAT  
 0112 1A          LDAX     D      ;LOAD NLSB OF SUM  
 0113 8E          ADC      M      ;ADD TO IT PAT NLSB  
 0114 27          DAA  
 0115 12          STAX     D      ;BCD ADJUST  
 ;STORE NEW NLSB OF SUM  
 \*\*\*\*\* NNLSB ADDITION  
 0116 13          INX      D      ;ADR NNLSB BYTE  
 0117 23          INX      H      ;ADR NNLSB OF PAT  
 0118 1A          LDAX     D      ;LOAD NNLSB  
 0119 8E          ADC      M      ;ADD IN NNLSB OF PAT  
 011A 27          DAA  
 011B 12          STAX     D      ;BCD ADJUST  
 ;STORE NEW NNLSB OF SUM  
 \*\*\*\*\* NNNLSB ADDITION  
 011C 13          INX      D      ;ADR OF NNNLSB OF SUM  
 011D 23          INX      H      ;ADR OF NNNLSB OF PAT  
 011E 1A          LDAX     D      ;LOAD NNNLSB OF SUM  
 011F 8E          ADC      M      ;ADD TO PAT  
 0120 27          DAA  
 0121 12          STAX     D      ;BCD ADJUST  
 ;STORE NEW NNNLSB OF SUM  
 \*\*\*\*\* NSB ADDITION  
 0122 13          INX      D      ;ADR OF SUM BYTE  
 0123 23          INX      H      ;ADR OF PAT BYTE  
 0124 1A          LDAX     D      ;LOAD SUM BYTE  
 0125 8E          ADC      M      ;ADD TO PAT  
 0126 27          DAA  
 0127 12          STAX     D      ;BCD ADJUST  
 ;STORE NEW NSB OF SUM  
 ;  
 \*\*\*\*\* KILL TIME FOR DIFFERENCE IN AD SUB ROUTINES  
 ;  
 0128 3E06      MVI      A, 6  
 0129 3D          DCR      A  
 012A F22A01    JP      S-1  
 012E C37001    JMP      STEPS

COPY AVAILABLE TO DDC DOES NOT  
 PERMIT FULLY LEGIBLE PRODUCTION

COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION

```

;***** BCD SUBTRACTION ROUTINE
;
DSUB:
 0131 E67F      ANI      07FH    ;GET RID OF SIGN BIT FROM PAT
 0133 4F          MOV      C,A     ;SAVE MSB OF PAT
 0134 2B          DCX      H       ;GET ADR OF LSB OF PAT
 0135 2B          DCX      H
 0136 2B          DCX      H
 0137 2B          DCX      H     ;LSB ADR IN H,L
;
;***** LSB SUBTRACTION
 0138 0699      MVI      B,99H   ;USED IN GETTING 99 OR 100 COMPL
 013A 37          STC      ;INDICATE NO BORROW
 013B 78          MOV      A,B
 013C CE00      ACI      0       ;SETUP FOR 99 OR 100 COMP
 013E 96          SUB      M       ;99 OR 100 COMP OF PAT
 013F EB          XCHG
 0140 86          ADD      M       ;PAT ADR TO D,E-SUM ADR TO H,L
 0141 27          DAA
 0142 EB          XCHG
 0143 12          STAX      D     ;SUM ADR TO D,E-PAT ADR TO H,L
;
;***** NLSB SUBTRACTION
 0144 13          INX      D       ;ADR NLSB OF PAT
 0145 23          INX      H       ;ADR OF NLSB OF PAT
 0146 78          MOV      A,B   ;99H TO A
 0147 CE00      ACI      0       ;SETUP FOR 99 OR 100 COMPL
 0149 96          SUB      M       ;99 OR 100 COMP OF PAT
 014A EB          XCHG
 014B 86          ADD      M       ;PAT ADR TO D,E-SUM ADR TO H,L
 014C 27          DAA
 014D EB          XCHG
 014E 12          STAX      D     ;SUM ADR TO D,E-PAT TO H,L
;
;***** NNLSB SUBTRACTION
 014F 13          INX      D       ;ADR OF NNLSB OF SUM
 0150 23          INX      H       ;ADR OF NNLSB OF PAT
 0151 78          MOV      A,B   ;LOAD A WITH 99H
 0152 CE00      ACI      0
 0154 96          SUB      M       ;99 OR 100 COMP OF PAT
 0155 EB          XCHG
 0156 86          ADD      M       ;ADD SUM BYTE
 0157 27          DAA
 0158 EB          XCHG
 0159 12          STAX      D     ;NEW NNLSB OF SUM
;
;***** NMSP SUBTRACTION
 015A 13          INX      D       ;ADR OF SUM NMSP
 015B 23          INX      H       ;ADR OF PAT NMSP
 015C 78          MOV      A,B   ;LOAD A WITH 99H
 015D CE00      ACI      0
 015F 96          SUB      M       ;99 OR 100 COMPL OF PAT
 0160 EB          XCHG
 0161 86          ADD      M       ;PAT ADR TO D,E-SUM ADR TO H,L
 0162 27          DAA
 0163 EB          XCHG
 0164 12          STAX      D     ;ADD SUM NMSP TO RESULT
;
```

**COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION**

**\*\*\*\*\* MSB SUBTRACTION**

0165 13	INX	D	3ADR MSB OF SUM
0166 23	INX	H	3ADR MSB OF PAT
0167 78	MOV	A,B	3LOAD A WITH 99H
0168 C000	ACI	B	
016A 91	SUB	C	3PAT MSB WITHOUT SIGN SAVED IN C
016B EB	XCHG		3PAT ADR TO D,E-SUM ADR TO H,L
016C 86	ADD	M	3ADD IN SUM BYTE
016D 27	DAA		3BCD ADJUST
016E EB	XCHG		3SUM ADR TO D,E-PAT ADR TO H,L
016F 12	STAX	D	3NEW MSB OF SUM

**\*\*\*\*\* UPDATE CURRENT EVENT CLOCK WITH CYCLE VALUE**

0170 2A5E00	STEP5: LHLD	SAV	3PUT ADR OF START THIS EFFECT IN
0173 55	MOV	D,L	3SAVE LOW ADR IN D
0174 7D	MOV	A,L	3
0175 C60A	ADI	I0	3ADDING 8 GETS ADR OF CYCLE RATE
0177 6F	MOV	L,A	3POINT H,L AT CYCLE RATE
0178 4E	MOV	C,M	3LOAD LSB OF CYCLE RATE
0179 2C	INR	L	3ADR OF MSB OF CYCLE RATE
017A 46	MOV	B,M	3LOAD B WITH MSB OF CYCLE RATE
017B 6A	MOV	L,D	3POINT H,L AT CURRENT EVENT CLOCK
017C 5E	MOV	E,M	3LOAD LSB OF CUR EVENT
017D 2C	INR	L	3ADR OF NMSB OF CUR CLOCK
017E 56	MOV	D,M	3LOAD NMSB OF CUR EVENT CLOCK
017F 2C	INR	L	3ADR OF MSB OF CUR EVENT
0180 AF	XRA	A	3ZERO A
0181 EB	XCHG		3ADR TO D,E-LSB,NMSB OF CUR EV TO
0182 C9	DAD	B	3UPDATE LSB AND NMSB OF CUR EVENT
0183 EB	XCHG		3ADR MSB TO H,L-VAL TO D,E
0184 CE	ADC	M	3ADD C+NMSB CUR EVENT+CARRY
0185 77	MOV	M,A	3UPDATE MSB OF CUR EVENT CLOCK
0186 2D	DCR	L	3ADR NMSB OF CUR EVENT
0187 72	MOV	M,D	3UPDATE NMSB CUR EVENT
0188 2D	DCR	L	3ADR OF LSB
0189 73	MOV	M,E	3UPDATE LSB CUR EVENT CLOCK
018A 47	MOV	B,A	3SAVE MSB CUR EVENT
018B 4D	MOV	C,L	3SAVE ADR LSB CUR EVENT

**\*\*\*\*\* COMPARE STOP CLOCK WITH CURRENT EVENT CLOCK-IF TI  
TO END THIS EFFECT SET CURRENT EVENT CLOCK TO MAX**

018C 3E0E	MVI	A,14	3OFFSET TO EFFECT STOP
018E 85	ADD	L	3L HAS START THIS EFFECT
018F 6F	MOV	L,A	3POINT H,L AT EFFECT STOPMSB
0190 78	MOV	A,B	3MSB CUR CLOCK SAVED IN B
0191 EE	CMP	M	3COMPARE MSB CUR TO STOP
0192 C29E01	JNE	CLC	
0193 7D	MOV	A,E	3E HAS NMSB OF CUR EVENT
0196 2D	DCR	L	3ADR MSB OF STOP CLOCK
0197 EE	CMP	N	3COMPARE NMSB CUR TO STOP
0198 C00001	JNE	CLC	
0199 7D	MOV	A,E	3LOAD LCB CUR EVENT CLOCK
019C 2D	DCR	L	3ADR LSB OF STOP CLOCK
019D EE	CMP	H	3COMPARE LSB OF CUR TO STOP
019E D00001	CLC	H	3END OF THE STOP-CUR IS STOP

```

;
***** SET CUR EVENT CLOCK FOR THIS EFFECT TO MAX
01A1 69 NOV L,C ;ADR LSB CUR EVENT CLOCK TO L
01A2 3EFF MVI A,0FFH
01A4 77 MOV M,A ;MAX LSB BYTE
01A5 2C INR L ;ADR NMSB CUR EVENT
01A6 77 MOV M,A ;MAX NMSB
01A7 2C INR L ;ADR HSD OF CUR EVENT
01A8 77 MOV M,A ;MAX MSB

;
***** CHECK FOR MORE EFFECTS
;

01A9 3A5E00 OK: LDA 5EH ;LOAD LOW BYTE OF START ADR THIS
01AC C60F ADI 15 ;GET ADR OF START NEXT EFFECT
01AE FESD CPI 5DH ;5DH IS OUT OF EFFECT TABLE
01B0 6F MOV L,A
01B1 C27300 JNZ STEPI ;NOT EQUAL TO 5DH THAN HAVE ANOTH

;
***** HAVE CONSIDERED ALL THREE EFFECTS-CONVERT VALUE I
***** TO BINARY TWO BYTE FORM OF INTELL
;

01B4 112800 LXI D,SFREQ ;ADR OF LSD OF SUM
01B7 1A LDAX D ;LOAD LSB OF SUM
01B8 2603 MVI H,TEN ;ADR OF TEN/UNIT CONVERSION TAB
01BA 6F MOV L,A ;VAL OF MILL 10/UNIT VAL IS INDEX
01BB 4E MOV C,M ;SAVE BIN EQUIV OF MILL 10/UNITS
01BC 1C INR E ;ADR OF HLSB OF SUM
01BD 1A LDAX D ;LOAD HERTZ UNIT/MILLI 100 BYTE
01BE 47 MOV B,A ;SAVE HLSB
01BF E60F ANI 0FH ;MASK OFF HERTZ UNITS VAL
01C1 67 RLC ;DOUBLE 100 VAL TO GET TAB OFFSET
01C2 C69A ADI 154 ;ADD IN BASE OF 100 BIN TABLE
01C4 6F MOV L,A ;POINT H,L AT 100 BIN EQUIV
01C5 5E MOV E,M ;LOAD LOW BYTE OF MILLI 100 BIN EQ
01C6 23 INX H
01C7 56 MOV D,M ;HIGH VAL OF MILLI 100 BIN EQUIV
01C8 69 MOV L,C ;LOAD MILLI 10/UNITS VAL
01C9 2600 MVI H,6
01CB 19 DAD D ;MILLI BIN EQUIV IN H,L

***** MILLIHERTZ OUTPUT
;

01CC 7C MOV A,H ;HIGH BYTE VAL
01CD 2F CMA
01CE D3C9 OUT 9 ;OUTPUT HIGH BYTE VAL
01D0 7D MOV A,L ;LOAD LOW BYTE VAL
01D1 2F CMA
01D2 D3C8 OUT 8 ;OUTPUT LOW BYTE VAL

```

\*\*\*\*\* HERTZ CONVERSION

;

01D4 78	MOV	A,B	JNLSB OF SUM SAVED IN B
01D5 1F	RAR		JSHIFT HIGH 4 BITS TO LOW 4 BITS
01D6 1F	RAR		
01D7 1F	RAR		
01D8 1F	RAR		
01D9 E60F	ANI	0FH	JMASK OUT HIGH 4 BITS
01DB 4F	MOV	C,A	JSAVE HERTZ UNITS VAL
01DC 112A00	LXI	D,SFREQ+2	JADR OF HERTZ 100/10 BYTE
01DF 1A	LDAX	D	JLOAD HERTZ BCD 100/10 BYTE
01E0 6F	MOV	L,A	
01E1 2600	MVI	H,0	
01E3 29	DAD	H	JDOUBLE 100/10 VAL TO GET BIN TAB
01E4 110004	LXI	D,0400H	JADR OF 100/10 BIN EQUIV TABLE
01E7 19	DAD	D	JACTUAL ADR OF HERTZ 100/10 BIN V
01E8 5E	MOV	E,M	JLOAD LOW BIN EQUIV
01E9 23	INX	H	JADR OF HIGH BIN EQUIV
01EA 56	MOV	D,M	JLOAD HIGH BINARY EQUIV
01EB 69	MOV	L,C	JLOAD HERTZ UNITS
01EC 2600	MVI	H,0	
01EE 19	DAD	D	JHERTZ BIN EQUIV IN H,L

\*\*\*\*\* HERTZ OUTPUT

;

01EF 7C	MOV	A,H	JHIGH BYTE VAL
01F0 2F	CIA		
01F1 D30B	OUT	I,I	JOUTPUT HIGH BYTE VAL
01F3 7D	MOV	A,L	JLOW BYTE VAL
01F4 2F	CMA		
01F5 D30A	OUT	I,O	JOUTPUT LOW BYTE VAL

\*\*\*\*\* KILLHERTZ CONVERSION

;

01F7 112B00	LXI	D,SFREQ+3	JADR OF NMSB OF SUM
01FA 1A	LDAX	D	JLOAD KHERTZ 10/UNIT BCD BYTE
01FB 2603	MVI	H,TEN	JADR TEN/UNIT BIN EQUIV TABLE
01FD 6F	MOV	L,A	JBCD 10/UNIT VAL IS TABLE INDEX
01FE 4E	MOV	C,M	JSAVE BIN EQUIV IN C
01FF 1C	INR	E	JADR OF MSB OF SUM
0200 1A	LDAX	D	JLOAD KHERTZ 100,MEGA BYTE
0201 47	MOV	B,A	JSAVE FOR MEGA CONVERSION
0202 E60F	ANI	0FH	JMASK OFF MEGA BITS
0204 67	RLC		JDOUBLE TO GET 100 TAB INDEX
0205 C69A	ADI	154	JADD TABLE BASE
0207 6F	MOV	L,A	
0208 52	MOV	E,N	JLOW BIN EQUIV OF KHERTZ 100
0209 23	INX	H	
020A 56	MOV	D,M	JHIGH BIN EQUIV
020B 69	MOV	L,C	JLOAD 10/UNITS BIN EQUIV
020C 2600	MVI	H,G	
020E 19	DAD	D	JKHERTZ BIN EQUIV

COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION

			***** KHZ OUTPUT
			;
020F 7C	MOV	A,H	
0210 2F	CMA		
0211 D30D	OUT	13	;OUTPUT HIGH BYTE VAL
0213 7D	MOV	A,L	;LOAD LOW BYTE VAL
0214 2F	CMA		
0215 D30C	OUT	12	;OUTPUT LOW BYTE VAL
			***** MEGA HERTZ CONVERSION AND OUTPUT
			;
0217 78	MOV	A,B	;MEGA BYTE SAVED IN B
0218 1F	RAR		;SHIFT TO LOW 4 BITS
0219 1F	RAR		
021A 1F	RAR		
021B 1F	RAR		
021C E6CF	ANI	0FH	;MASK OFF HIGH 4 BITS
021E 2F	CMA		
021F D30E	OUT	14	;OUTPUT MEGA HERTZ
			***** SEND LOAD PULSE
			;
0221 3EFF	MVI	A,0FFH	;LOW PULSE VAL
0223 D3CF	OUT	15	
0225 3EFE	MVI	A,0FEH	;HIGH PULSE VAL=BIN 1
0227 D3CF	OUT	15	
			***** UPDATE SIMULATION CLOCK
			;
0229 212000	LXI	H,SIM	;ADR OF SIMULATION CLOCK
022C 5E	MOV	E,M	;LSB OF SIM CLOCK
022D 2C	INR	L	;ADR OF NMSB
022E 56	MOV	D,M	;LOAD NMSB
022F 2C	INR	L	;ADR OF MSB
0230 AF	XRA	A	;ZERO A
0231 EB	XCHG		;ADR TO D,E-VAL TO H,L
0232 010100	LXI	B,I	;PUT A I IN B,C PAIR
0235 69	DAD	B	;UPDATE SIM LSB AND NMSB
0236 EB	XCHG		;ADR TO H,L-VAL TO D,E
0237 8E	ADC	M	;SIM MSB+CARRY+ZERO
0238 77	MOV	M,A	;UPDATE SIM MSB
0239 2D	DCR	L	;ADR OF NMSB
023A 72	MOV	M,D	;UPDATE NMSB OF SIM CLOCK
023B 2D	DCR	L	;ADR OF LSB
023C 73	MOV	M,E	;UPDATE SIM LSB

COPY AVAILABLE TO DDC DOES NOT  
PERMIT FULLY LEGIBLE PRODUCTION


\*\*\*\*\* COMPARE SIM CLOCK WITH SIM STOP FOR END SIMULATION  
 \*\*\*\*\*  
 023D 2E2F MV1 L,STOP+2 ;LOAD ADR OF STOP CLOCK  
 023F EE CMP M ;COMPARE MSB OF SIM CLOCK TO STOP  
 0240 C24C02 JNZ CHSTP  
 0243 2D DCR L ;ADR OF NMSB OF STOP CLOCK  
 0244 7A MOV A,D ;LOAD NMSB OF SIM CLOCK  
 0245 BE CMP M ;COMPARE WITH NMSB OF STOP CLOCK  
 0246 C24C02 JNZ CHSTP  
 0249 2D DCR L ;ADR LSB OF STOP CLOCK  
 024A 7B MOV A,E ;LOAD LSB OF SIM CLOCK  
 024B BE CMP M ;COMPARE WITH LSB STOP CLOCK  
 024C DA5000 CHSTP: JC STEP0 ;DO ANOTHER CYCLE  
 024F C30000 JMP 00H ;RETURN TO THE MONITOR


## READER PROGRAM

This program is used to input and store the system parameter tables and pattern tables output from the PDP-11. Input is performed by repetitively testing the status of input port 5 until the status indicates that a byte has been received. The byte sent from the PDP-11 is then received via input port 4 and stored in memory. To insure that the byte has been received properly, the program then transmits the byte received back to the PDP-11 that compares it with what had been sent.

The program uses a predefined sequence of byte transfers to determine where in memory to store the data it receives. The high byte address of the starting location is sent and is immediately followed by the low byte address and a block count. Data is then input and stored at consecutive memory locations until the byte block count is satisfied.

A zero block count received causes the real-time mode to begin.





```

;
;
***** SYSTEM TABLES/PATTERN TABLES INPUT ROUTINE
;
; THREE INITIAL READS ARE USED TO IDENTIFY HIGH BYT
; LOAD ADDRESS,LOW BYTS LOAD ADDRESS, AND NUMBER OF
; BYTES IN TRANSFER. THE NUMBER OF BYTES SPECIFIED A
; THEN READ AND STORED ACCORDING TO BYTE COUNT AND
; START MEMORY ADDRESS GIVEN. EACH BYTE READ FROM TH
; IS ECHOED BACK FOR VERIFICATION PURPOSES.
;

0252          ORG      27CH
0270 CD8E02    ST:     CALL    INPUT   ;INPUT HIGH LOAD ADR
0273 62        MOV      H,D    ;INPUT IS IN D
0274 CD8E02    CALL    INPUT   ;INPUT LOW LOAD ADR
0277 6A        MOV      L,D    ;H,L NOW POINT TO START ADR FOR B
0273 CD8E02    CALL    INPUT   ;GET NUMBER OF BYTES IN BLOCK
027B 42        MOV      B,D    ;B WILL BE LOOP REG
027C 78        MOV      A,B
027D FE03        CPI    0      ;CHECK FOR END($ BLOCK COUNT)
027F CAA502    JZ     LOADX  ;GO START REAL TIME PROGRAM

;
;***** INPUT BLOCK OF BYTES
;
0282 CD8E02    CHIN:   CALL    INPUT   ;INPUT BYTE
0285 72        MOV      M,D    ;STORE IN MEMORY
0286 23        INX      H      ;NEXT MEMORY ADR TO LOAD
0287 05        DCR      B      ;DECREMENT BLOCK COUNT
0288 C2C202    JNZ    CHIN   ;NOT ZERO THEN HAVE ANOTHER CHAR
0289 C37002    JMP    ST      ;GET NEXT LOAD ADR, ETC


;
;***** BYTE INPUT AND ECHO ROUTINE
;
0295          SPORT   ECU     5      ;STATUS PORT
0294          DATAP  ECU     4      ;DATA IN/OUT PORT
029E DD85    INPUT:  IN      SPORT   ;INPUT STATUS
0290 E001        ANI    01H    ;CHECK INPUT READY
0292 C28E02    JNZ    INPUT   ;BIT D=1 THEN INPUT NOT THERE
0295 DB04        IN      DATAP  ;INPUT BYTE FROM THE II
0297 4F        MOV      C,A    ;SAVE COMPLIMENTED VERSION
0296 2F        CLA
0299 57        MOV      D,A    ;GET REAL VERSION OF INPUT BYTE
;
;***** ECHO BYTE RECEIVED BACK TO THE II
;
029A DB05    ECHO:   IN      SPORT   ;GET XMIT STATUS
029C E604        ANI    CAH    ;CHECK IF READY
029E C99A02    JNZ    ECHO   ;BIT D=1 THEN NOT READY TO SEND
02A1 79        MOV      A,C    ;MOVE COMPLIMENTED VERSION
02A2 D384        OUT    DATAP  ;OUTPUT BYTE BACK TO II
02A4 C9        RET
;
;***** ZERO BYTE COUNT RECEIVED-LOADING DONE-START RTN
;
02A5 CD8E02    LOADX: CALL    INPUT   ;INPUT AND ECHO FUNKY BYTE
02A3 C30000    JMP    STEPS  ;START REAL TIME MODE
02A5

```

## **LOADER PROGRAM**

**This program is used to load the real-time program into RAM from its location in ROM. The program when executed will transfer the contents of locations 2C200 through 31FF to RAM beginning at location zero and cause program execution of the system tables, input routine.**

**This program is also located in ROM and is intended to act as a bootstrap loader of the real-time run.**



; KBAND REAL TIME PROGRAM LOADER

; THE PURPOSE OF THIS PROGRAM IS TO MOVE THE KBAND  
; FROM ROM TO RAM AND INITIATE THE TABLE READ PART  
; THE PROGRAM.

0000		ORG	2B00H	ROM ADR FOR THIS PROGRAM
0270	RDR	EQU	270H	;ADR OF TABLE INPUT ROUTINE
0600	RAM	EQU	0	;START ADR IN RAM TO LOAD
2C00	ROM	EQU	2C00H	;START ADR OF RTP IN ROM
				;
2B03 110300		LXI	D, RAM	BEGIN ADR TO LOAD
2B03 21032C		LXI	H, ROM	;ADR IN ROM TO BEGIN LOAD FROM
2D36 7E	INST:	MOV	A,M	;LOAD A WITH INSTRUCT BYTE
2B07 12		STAX	D	;MOVE INTO RAM
2B03 23		INX	H	;NEXT ROM ADR
2B09 13		INX	D	;NEXT RAM ADR
2D3A 7A		MOV	A,D	;LOAD RAM HIGH ADR BYTE
2B0D FE06		CPI	06H	;FINISHED LOAD AT 0600H
2B0D C2062B		JNZ	INST	
2B10 C37002		JMP	RDR	;JUMP TO TABLE LOAD ROUTINE
0000		END		