Technical Note

83346

Copy No. _ of 2 cys.

The Lincoln Digital Voice Terminal System

1975-53

- P. E. Blankenship
- E. M. Hofstetter
- A. H. Huntoon
- M. L. Malpass
- S. Seneff
- V. J. Sferrino

25 August 1975

Prepared for the Department of the Air Force under Electronic Systems Division Contract F19628-76-C-0002 by

Lincoln Laboratory

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

LEXINGTON, MASSACHUSETTS

Approved for public release; distribution unlimited.



ADA017569

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the support of the Department of the Air Force under Contract F19628-76-C-0002.

1-1

This report may be reproduced to satisfy needs of U.S. Government agencies.

This technical report has been reviewed and is approved for publication.

FOR THE COMMANDER

Evene C. Raabe, Lt. Col., USAF Chief, ESD Lincoln Laboratory Project Office

MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN LABORATORY

THE LINCOLN DIGITAL VOICE TERMINAL SYSTEM

P. E. BLANKENSHIP E. M. HOFSTETTER A. H. HUNTOON M. L. MALPASS S. SENEFF V. J. SFERRINO

Group 24

TECHNICAL NOTE 1975-53

25 AUGUST 1975

Approved for public release; distribution unlimited.

LEXINGTON

MASSACHUSETTS

ABSTRACT

The Lincoln Digital Voice Terminal (LDVT) is an integrated, ultra-high performance, speech processing system consisting of a specially-designed 55-nsec, 16-bit minicomputer and a set of associated peripherals. Compact, cost effective, practical to replicate, easy to use, and amply matched to the processing loads imposed by current and evolutionary narrowband speech processing algorithms, 18-MHz cycle times have been achieved via an optimum coupling of state-of-the-art technology and special architectural features. To date, four entirely different full-duplex vocoder systems have been programmed. They are a linear predictive vocoder operating at 4.8, 3.6, or 2.4 Kbs, an adaptive predictive vocoder at 8 Kbs, an adaptive residual coding technique at 9.6 and 16 Kbs*, and a new algorithm called TRIVOC operating at 2.4 and 3.6 Kbs. In this report the LDVT hardware is described from the architectural viewpoint, a detailed enumeration of parts, costs, and services is given, and the vocoder algorithms are presented along with implementation details including breakdowns of running times and storage requirements.

iii

^{*}The linear predictive vocoder, the adaptive predictive vocoder and the adaptive residual coding algorithms were developed under the sponsorship of the Defense Communications Agency.

TABLE OF CONTENTS

ABSTRACT					iii		
Ι.	INTRO	DUCTION			1		
11.	LDVT	LDVT SYSTEM DESCRIPTION					
	2.1 2.2 2.5 2.4	Minicompute Instruction Timing Phil Peripheral	r Architecture Formats osophy System		2 7 10 13		
111.	ENGIN	ENGINEERING CONSIDERATIONS					
	3.1 3.2	System Fabr Parts and S	ication and Packaging ervices Compilation		15 17		
IV.	VOCOD		20				
	4.1	The Linear	Predictive Vocoder		20		
		4.1.1 4.1.2	General Description of Details of the LDVT 1	of the Algorithm Implementation	20 23		
	4.2	2 The APC Vocoder					
		4.2.1 4.2.2	General Description of Details of the LDVT 1	of the Algorithm Implementation	27 32		
	4.3 The Triple-Function Voice Coder				35		
		4.3.1 4.3.2	General Description of Details of the LDVT 1	of the Algorithm Implementation	35 37		
	4.4	4.4 The Adaptive Residual Coder			39		
		4.4.1 4.4.2	Description of the Al Details of the LDVT 1	lgorithm Implementation	39 42		
ν.	SUMMA	RY			45		
ACKNOWLEDGEMENT				46			
REFERENCES					47		
APP	ENDICES			49			

I. INTRODUCTION

The Department of Defense sponsors an ongoing program of speech compression research with applications primarily in the area of narrowband, secure communications. The effort is coordinated by a consortium whose mandate is to uncover the most efficient, highest quality, lowest cost, minimum-bit-rate, compression systems possible. In the past few years, many systems such as channel vocoders, adaptive-prediction coders, linear-prediction coders, voice-excited linear prediction, adaptive residual coding and continuously varying slope delta modulation have been developed to accommodate varying bit-rate requirements. As more such systems can be expected to evolve, the consortium generally believes that a programmable processor, capable of real-time system implementation, constitutes a valuable experimental tool.

Lincoln Laboratory's initial effort in this direction is the Fast Digital Processor (FDP) computer complex [1], a large, immobile, laboratorybased machine with a highly parallel, pipelined architecture, which has been in operation since 1970. With second-generation emitter-coupled logic, FDP exhibits a 6.7-MHz, instruction execution rate and has borne out the desirability of a flexible, high performance, speech research facility.

Inherent with this large, complex, expensive, one-of-a-kind facility are programming difficulties and the inability to operate in a stand-alone mode. These shortcomings indicated that a second-generation processor was needed. A compact, easy to use, easy to replicate, relatively inexpensive facility capable of stand-alone operation and of equivalent or superior performance capability to FDP became the overall objective.

The Lincoln Digital Voice Terminal (LDVT) was designed to meet this objective. Comprised of a custom designed 55-nsec, 16-bit minicomputer and appropriate integrated peripherals, the LDVT has proven to be well matched to the real-time speech processing problem. In this report a technical description of the LDVT system is presented along with detailed parts/services compilation and costing. The genuine power and versatility of the processor is illustrated via detailed descriptions of 4, fully operational vocoder software packages that have been written for it. These algorithms include Linear Predictive Coding (LPC), Adaptive Predictive Coding (APC), Adaptive Residual Coding (ARC), and the new Triple Function Voice Coder System (TRIVOC).

11. LDVT SYSTEM DESCRIPTION

2.1 Minicomputer Architecture

The high performance minicomputer forms the "heart" of the LDVT processor and accounts for most of the circuitry. To handle the anticipated rigorous real-time processing loads, the machine's architecture had to be sufficiently simple to accommodate maximum rate-cycle times, yet sophisticated enough to permit implementation of a substantially powerful instruction set. At a 50-nsec cycle time, it should be possible to execute a large variety of nontrivial operations in a single machine epoch.

The end result (Figure 1) is a 2's complement, 16-bit, essentially fixed-point processor with software-controlled, extended-precision capability. The major subassemblies are a 512 x 16-bit high speed RAM used exclusively for program data and constants (M_D), a separate 1K x 16-bit RAM strictly for





executable code (M_p) , a bused file comprised of four active registers (A, X, P, B), a versatile arithmetic/logic unit (ALU), and an input-output system. In a typical operation an operand selected from M_D and another selected from the register file are operated on in the ALU. The result is returned to the register file. The register file can be loaded from or stored into M_D using the ALU as an intermediary where appropriate.

Each of the four conceptual elements of the register file has special functions. The A register is the primary machine accumulator, but also serves as a bootstrap buffer for code destined for loading into M_p . The X register can be used as an ancilliary accumulator, but serves mostly as an indexing component in M_p address calculation. The P register is actually the machine program counter, hence supplying address information to M_p . Alteration or sequencing of P in response to program status is normally controlled automatically by special hardware. However, its inclusion in the register file facilitates status save/restore operations in subroutine and interrupt handling. The B register is actually a pair of registers that serve as interface buffers for the input-output system. Peripheral in-out traffic handling and initial power-up bootstrapping are effected through this port.

The ALU (Figure 2) is divided conceptually into halves, only one of which can be actuated at a given time. One half consists of the logic necessary to perform the fundamental add/subtract and Boolean operations. Provisions are made for several output scaling options via a selection matrix. Subordinate logic is also included to implement overflow detection and carry status preservation for programmed multiple precision.



Fig. 2 The LDVT arithmetic unit.

The other half is a 16 x 16-bit multiplication element that forms a 32-bit signed product in 220 nsec. The design is a reentrant/reclocked type consisting of two hardware iterations of Booth's 3-bit multiplier coding algorithm. Four machine cycles are necessary to perform the effective eight iterations required to produce a 32-bit product. Any one of four possible 16-bit multiplier outputs can be selected at a time for transmission to the A register. They consist of the lower product half, upper half, and two shifted versions of the upper half. The lower half is always preserved for future retrieval in cases where the full 32-bit product is desired.

The R and MOR registers serve as intermediate buffers for the operands sourced from the register file and M_D , respectively. They are necessary due to the pipelined timing structure of the processor. The R register serves in a secondary capacity as an input buffer for M_D during data store operations.

The input-output system consists of single, 16-bit input and output channels along with appropriate control. Each of the channels is further multiplexed to four subchannels. Simultaneous input and output may be active, but only one subchannel of each type can be accommodated at a time. Transactions can be conducted on a vector priority interrupt basis, or by using a simple programmed test for completion. Input takes priority over output and only one level of interrupt service routine nesting is permitted, i.e., once an interrupt has been honored, all further interrupts are locked out until the interrupt service is completed. Completion is signalled via a special indirect branch instruction used to terminate the service routine and to return to the main program. Overflow, ALU carry, and program counter

statuses are saved automatically on interrupt. They are restored via the special termination instruction. Active register status must be saved and restored under software control.

2.2 Instruction Formats

To minimize cycle time, it was essential that a control with minimum decoding requirements be designed. For this reason, the LDVT minicomputer is virtually a one-format machine. The format (Figure 3) consists of a 6-bit operation code field, a 9-bit address/constant field (Y), and a single-bit special field (x). With the necessity of differentiating among several formats as a function of OP code eliminated, decoding could be effected efficiently by a fast 32 x 64-bit, micro-code read-only memory (ROM). Though the ROM technique affords the obvious advantage of custom instructionset tailoring, its primary advantages are compactness and speed. The LDVT control constitutes somewhat of a degenerate case of the classic microprocessor control in that all but one machine instruction can be implemented in a single microstep. Overhead operations such as program counter maintenance and memory address calculation are performed automatically and in parallel with special explicit control logic.

The instruction repertoire that evolved, summarized in Appendix A, can be classified in three basic categories according to the type of action governed. The first of these, the arithmetic/logic class is of the general form:

f {[R], [M_D (
$$\alpha$$
)]} \rightarrow [R]





Fig. 3. Basic instruction format.

where

R = A, X, B, P
Y, if x = 0

$$\alpha = \{$$

Y + [X], if x = 1

The 9-bit Y field serves as a base address, capable of spanning all of M_D , which can be modified under control of the x bit by the contents of the X register.

The second class is the memory transfer group and has virtually the same structure as the arithmetic operations. Operations governed are of the general form:

$$\begin{bmatrix} M_{D} (\alpha) \end{bmatrix} \rightarrow \begin{bmatrix} R \end{bmatrix}$$
or
$$\begin{bmatrix} R \end{bmatrix} \rightarrow \begin{bmatrix} M_{D} (\alpha) \end{bmatrix}$$

where

R = A, X, B, P as before. Operations of the form $[M_{\rm D}~(\alpha)] \rightarrow [P]$

have the interesting effect of branching the running program. In fact, this is the means by which return-point restoration and indirect jumps are actually implemented.

The most interesting class is the control group and contains all conditional/unconditional branch codes as well as miscellaneous in/out handling instructions. Branches are of the general form

$$Y \rightarrow [P],$$

if conditions are met and

$$[P] + 1 \rightarrow [M_D(1)], \quad \text{if } x = 1.$$

Described verbally, a branch to location Y in M_p can be conditionally or unconditionally effected, and P status (return point) saved optionally in location 1 of M_D . Given a 1K M_p and a 9-bit Y field, branches can take place only within a 512-word page. Page boundaries are crossed using memory transfers into P, as described previously. Condition codes include overflow, input/output status, ALU sign, and sense switch tests. Auto-incrementing/ decrementing jumps operating in conjunction with the X register are also included.

2.3 Timing Philosophy

The following sequence of events must occur to fully execute a given instruction:

- a. P counter assumes desired state
- b. M_p accessed
- c. Fetched instruction interpreted, decoded
- d. M_D address computed, if applicable
- e. M_{D} and register file read
- f. Execution
- g. Result recorded.

Assuming the fastest circuit technology available, it would be impossible to accomplish this sequence in 50-nsec unless an utterly simplistic machine structure with very small memories is assumed. Calculations indicate that the above event chain could be segmented in thirds in a well-balanced way yielding a net cycle time on the order of 55-nsec. This implies a triple overlapped, pipelined type of timing arrangement with the usual attendant increase in control complexity. However, experience shows that the overall

package count increases suffered in such cases are usually modest and that the increased cycle time potential justifies the sacrifice.

To clarify details, consider the following symbolic code segment:

$$\begin{bmatrix} A \end{bmatrix} + \begin{bmatrix} M_D \end{bmatrix} \rightarrow \begin{bmatrix} A \end{bmatrix}$$
$$\begin{bmatrix} A \end{bmatrix} \rightarrow \begin{bmatrix} M_D \end{bmatrix}$$
$$JPA = Y$$

In this example, the A register is added to a location in M_D , the result is tested, and a branch to M_p (Y) takes place if it is positive. In a timing diagram of this sequence (Fig. 4) three time lines are marked off in units of machine cycles corresponding to M_p activity, decoding and setup, and final execution. The process begins by fetching the "add" instruction from M_p . At the end of the access cycle the instruction is buffered in an instruction register (IR) and M_p is accessed again to fetch the "store" instruction. Simultaneous with the second access, the "add" instruction is decoded and the register file is read. Also, the M_D operand address is computed and M_D is read. At the instant the "store" instruction is loaded into the IR, the operands associated with the "add" instruction are loaded into ALU buffers R and MOR. During the next cycle the "jump" instruction is fetched, the "store" instruction is decoded, and the "add" takes place in the ALU. At this point the three-level pipeline is full.

M_D address calculation requires half a machine cycle (25 nsec). The actual read takes place during the latter half. Rather than leave the memory idle during the first half, it is available for store operations. Therefore the execute portion of a store instruction actually occurs during the first half of the decode epoch of the subsequent operation.

13-2-2508

FETCH A + M - A	FETCH	A→M _D	FETCH JPA Y	FETCH	NEXT	FETCH MP(Y)
- 55 nsec				1		
ļ	DECODE	READ M		JPA Y	TEST A	4
			DO A + M A	WRITE A-+M _D		WRITE P+1+M _D (1)

Fig. 4. LDVT timing example.

A curiosity of the pipelined type of timing arrangement involves emptying the pipeline on a branch operation. Because of the overlap, a further instruction is read from M_p before the control realizes a branch is to occur. In essence, a cycle is needlessly lost in emptying the pipe. In the case of the LDVT minicomputer it was decided that this cycle be available for use on an optional basis. That is, each branch instruction can either waste the cycle or not. If the cycle is used, the effect is to perform the next instruction subsequent to the branch irregardless of whether the branch actually takes place. Many programmers find this an exceedingly useful, though somewhat unusual, feature.

2.4 Peripheral System

To make a self-sufficient speech terminal out of what has been described as a general-purpose minicomputer required a wholly integrated set of appropriate peripheral elements. The LDVT peripheral complex (Fig. 5) consists of a 12-bit, analog-to-digital/digital-to-analog converter set, two 16-bit serial-to-parallel/parallel-to-serial converter sets, 4K x 16 ROM, 2K x 16 RAM, and a host computer channel.

The ADC/DAC set serves the obvious purpose of interfacing the local handset. The S-P/P-S sets mediate traffic flow of serialized data out to modems that interface with telephone lines or whatever other transmission medium is desired. The two sets provided include a conferencing capability wherein a given LDVT can transmit from one speaker yet receive from two others.

The host comptuer channel permits program assembling and editing in laboratory-based experimental environments. New software systems are thus easily transmitted to the LDVT. The host computer is also an effective debugging

18-2-12508



Fig. 5. Input-output complex.

tool to monitor LDVT memory dumps, etc. For stand-alone applications, however, a 4K x 16-bit bootstrap ROM takes the place of the computer channel. In such cases, the ROM contains the necessary operational firmware to personalize the LDVT to whatever speech compression algorithm the user desires. ROM contents are loaded into the minicomputer automatically on power-up controlled by a nonvolatile bootstrap loader in the first few M_p locations. This bootstrap loader can also acquire code from a host computer, if desired.

A high speed 2K x 16 auxiliary RAM (M_{χ}) in the peripheral complex enhances the rather limited memory capacity of the minicomputer. Read/write operations can be streamed at a 200-nsec rate because of the RAM's high performance capability and the way its control is wedded to the computer in-out complex. Address information is supplied through the X register. In a typical operational system, M_{χ} is used to store speech buffers, coding/ decoding tables, or perhaps executable code bound for loading in M_p . The latter could occur when the running program is too large to fit into M_p at once, thus necessitating real-time code overlays.

III. ENGINEERING CONSIDERATIONS

3.1 System Fabrication and Packaging

The stringent performance and compactness requirements of the LDVT minicomputer restricted the choice of circuit technology to 10,000-series emitter-coupled logic (ECL 10K), a fully populated 2-nsec MSI family. The lower performance requirements of the peripheral system and outside world compatibility considerations indicated that standard 7400-series TTL could be utilized safely. The minicomputer has 498 ECL packages, all but 12 of which are of the 16-pin DIP configuration. The remainder, used in the ALU, are 24-pin

DIPs. 197 TTL 16-pin DIPs serve the peripheral complex along with a small analog board containing the DAC/ADC system, associated sampling/desampling filters, and miscellaneous audio amplification.

Given the brief development interval allotted, the entire LDVT, except the analog subsystem, was built with wirewrap construction techniques. It is well known [2] that ECL 10K with a 3-nsec rise time can be well controlled in a wirewrap environment as long as proper care is taken in signal path conditioning and DC power distribution. For example, signal paths must be terminated properly to control reflections, and loads must be constrainted carefully in number and physical position to preserve waveform quality. The terminations, ranging typically from 50 to 150 ohms, pose a special problem in that they consume board space and increase dissipation. The usual practice in ECL systems is to provide a special -2V termination voltage in addition the the standard -5.2V supply to conserve power. Since the DC distribution system must exhibit very high capacitance and low inductance in the interests of noise margin preservation, explicit strapping of a -2V supply on a standard, single-voltage, wirewrap board is an extremely dangerous practice. For this reason a special family of wirewrap board, intended for use with ECL systems and currently commercially available, was developed by Lincoln Laboratory. Though essentially similar to standard 180-pack configurations they differ in that a second, buried voltage plane is provided, along with proper decoupling capability, to handle the -2V distribution. In spaces between the 16-pin DIP sockets, special 8-pin, single-inline (SIP) sockets accommodate Cermet termination resistor packs of compatible configuration. The sockets connect directly to the buried -2V plane. In the LDVT system, only two standard

terminator SIP values were necessary: 100 and 150 ohms. By connecting pairs in parallel, values of 50, 60, and 75 ohms could also be achieved.

Four power supplies supplying 225 W of real power for the LDVT, include: 40-A switching supply for the ECL -5.2 V, 10-A linear regulator for the -2 V ECL termination voltage, 9-A linear regulator for the TTL +5 V, and \pm 15 V supply for the analog equipment. Four 3-in., low acoustic noise fans at 50 CFM each provide forced air cooling.

The basic LDVT package (Fig. 6) fits in a 19 x 5 $_{\rm X}$ 22 in. drawer, occupies about 1.25 cubic feet, and weighs 60 pounds. A small outboard box houses the analog equipment and serves as a receptacle for the handset. The LDVT digital electronics, housed on four wirewrap boards arranged in a stack (Fig. 7), open for access much as the pages of a book. Interboard connections are provided by controlled-impedance, flat ribbon cables running along the spine or "binding," obviating the need for a back plane. The bottom three boards are of the special ECL variety and comprise the minicomputer. The topmost board is a standard, single voltage, 180-pack, wirewrap board accommodating most of the peripheral system. Parts purchased for a single drawer [3] totalled about \$13,500.

3.2 Parts and Services Compilation

Appendix B contains a detailed tabulation of DVT parts as of 15 July, 1975. The 5 categories delineated are as follows:

- 1. Integrated circuits
- 2. P/C cards, W/W boards, power supplies
- 3. Resistors and capacitors
- 4. Components
- 5. Mechanical package parts



Fig. 6. LDVT ready for use.



Fig. 7. LDVT open for service.

They are listed separately for the LDVT main drawer and for the external signal conditioner. Manufacturer's part numbers are given along with Lincoln stock numbers if applicable. It should be noted that wire-wrap charges are included and that integrated circuit costs reflect the 4K x 16 bootstrap ROM though this subsystem has not been populated in any of the existing LDVT units. Cost summary information is presented in Table 1.

Applying the extrapolation factors provided by the Narrowband Voice Consortium Hardware Subcommittee for estimation of "cost to produce," the results are as follows:

500 equipments: \$32,400 ea.
1000 equipments: \$29,700 ea.
10000 equipments \$25,110 ea.

IV. VOCODER SOFTWARE IMPLEMENTATIONS

4.1 The Linear Predictive Vocoder

4.1.1 General Description of the Algorithm

LPC was first described by Atal and Hanauer in 1971 [4]. Since then many variations on this algorithm have appeared in the literature (see bibliography in [5] and [6]). We have chosen to implement the Markel form of the LPC algorithms for reasons detailed in [7].

This algorithm is described in block-diagram form in Figure 8. Speech samples taken every 132 μ s are divided into 158 point groups corresponding to approximately 20 ms of data. These groups are multiplied by a Hamming window and then used to form P+1 autocorrelation coefficients $R_0, \ldots R_p$. The parameter P is the order of the filter used to model the vocal tract and ranges from 10 to 12 in current LPC systems.

The autocorrelation coefficients are used as the constants in a set of linear equations that must be solved to obtain the parameters of

CATEGORY	DVT	SIGNAL CONDITIONER	TOTAL
Integrated circuits	6262.15	433.59	6695.74
PC, WW panels, power supplies	3639.99	281.68	3921.67
Resistors, capacitors	510.92	38.77	549.69
Components	1475.26	463.31	1938.57
Mechanical package parts	290.72	84.45	375.17
TOTAL	12179.04	1301.80	13480.84

TABLE 1. DVT Parts Costs Summary



THE LPC VOCODER

Fig. 8. The LPC vocoder.

the vocal tract filter. These equations are solved by means of the Levinson recursion [8] which yields a set of P reflection coefficients $K_0, \ldots K_{P-1}$ and a residual energy E. These reflection coefficients will be used at the receiver to implement the vocal tract filter. The structure chosen for this filter is the acoustic tube filter described in detail in [5]. The residual energy is used at the receiver to generate the amplitude of the excitation for the acoustic tube.

In addition to the processing described above, the raw speech samples are fed to a pitch and voicing detector which produces both a voicedunvoiced decision and an estimate of pitch. The particular algorithm used for this purpose is the Gold-Rabiner pitch detector which is described in detail in [9].

The parameters produced as described above are next coded by means of a logarithmic-search table-look-up procedure and formed into a serial bit stream for transmission to the remote receiver. The receiver portion of the algorithm accepts such a serial bit stream from the remote transmitter and unpacks it to form the code book addresses of the various parameters. These addresses are then decoded to obtain the actual values of the parameters which are then used to implement the acoustic tube filter and its excitation. The output of the filter is the final synthetic speech.

4.1.2 Details of the LDVT Implementation

The LDVT program for realizing the LPC algorithm consists of two major pieces; a real-time program which is interrupt-driven by the A/D converter and handles those computations that must be made every time a new speech

sample is received, and a non-real-time program which handles those computations that must be made only when a complete frame of speech has been received.

The main task of the real-time program is to update the windowed correlator, the six elementary pitch detectors and the synthesizer filter. The details of the pitch detector update are presented in [9]. The synthesizer update consists of generating a sample of white noise whose amplitude is governed by the residual energy, E, if the frame is unvoiced, or the generation of either a zero or a pitch pulse of appropriate amplitude if the frame is voiced. The resultant excitation is then used to update the acoustic tube algorithm thus producing a synthetic speech sample which is fed to the D/A converter.

The correlation update is somewhat more complicated because of the requirement to produce complete 158 point correlations at a flexible rate. The need for this flexibility will be discussed later; the method used to achieve it was to start a new correlation every 159-S points rather than every 158 points. This means that more than one correlation must be updated at each interrupt but, as long as S is held less than 79, no more than two correlations must be updated at each interrupt. This provides a frame rate flexibility of 96 Hz to 48 Hz which is more than adequate for our needs.

The update of a single correlator is accomplished by first multiplying the incoming speech sample by its appropriate window value. The windowed speech sample is then pushed down on a stack of the previous P+1 such samples. The kth (k=0,...P) running correlation sum is then updated by adding to it the product of the most recent addition to the stack with the

kth entry of the stack. This addition is done with double-precision arithmetic; the full double-length stack product is added to the double-length running correlation sum. This process is facilitated by special LDVT double-precision instructions.

When the correlation routine determines that a 158-point doubleprecision correlation has been finished, it sets a flag that tells the non-realtime program to start its computation as soon as the real-time program has finished its current updates.

The basic tasks of the non-real-time program are the Levinson recursion, determination of pitch from the current state of the six elementary pitch detectors and, coding and framing. The Levinson recursion is straightforward and the final determination of pitch is described in [9]. The Levinson recursion is done with single-precision arithmetic; however, the necessary correlation coefficients are presented to it in block-floatingpoint format. A special routine left-justifies the double-precision RØ given it by the correlator and produces single-precision, block-floating-point correlation coefficients. The divisions required by the Levinson recursion are handled by an exact, but fairly slow (5 μ s), divide subroutine.

The coding of the parameters produced by the non-real-time analysis, except for pitch which is transmitted as is, is accomplished by a logarithmic-search table-look-up routine. The residual energy is logarithmically coded to 5 bits. The reflection coefficients are coded by means of truncated, log-area ratios in which each reflection coefficient is first clamped to an individually selected interval, transformed by the log-area-ratio function $(\log [(1-K)/(1+K)])$, and finally truncated to the desired number of bits.

After coding, the code-book addresses of the various parameters are packed into 16-bit words and delivered to the output buffer which is emptied by the parallel-to-serial converter and delivered to the transmit modem.

Since the transmit modem absorbs bits at an average rate determined by its internal clock, the analyzer portion of the LPC algorithm must adjust the average rate at which it produces bits accordingly. The latter rate is governed by the number of code bits assigned each frame and the independent A/D converter clock. Equality between these two rates is achieved by dynamic adjustment of the frame rate. This is the reason for the requirement that the real-time correlator be able to produce new correlations at arbitrary intervals.

Frame-rate control is achieved by means of a "bang-bang" servo technique. The locations of the buffer pointers loading and unloading the output buffer are monitored once each frame. The difference between these two pointers determines whether the overlap parameter, S, controlling the frame rate should be left as is or set to produce a higher or lower frame rate. This strategy guarantees that, on the average, the number of bits/second produced by the analysis program matches the number of bits/second being taken by the modem.

A similar tactic is employed by the real-time synthesis portion of the program which must insure that the rate at which it uses up bits matches, on the average, the rate at which the receiver modem is supplying them. Here control is exerted by monitoring the input-buffer loading and unloading pointers and using their difference to determine for how many samples the current

synthesis should continue before a new set of synthesis parameters are derived from the input buffer.

The final details of the LPC algorithm are summarized in Table 2 which depicts the running times and memory requirements of the various components of the algorithm. The salient points to be made here are that, with regards to running time, the machine is at least twice as fast as required for LPC, and just adequate as far as program and data memory requirements are concerned if overlay techniques are to be avoided. The use of overlays; however, enables the LDVT to execute considerably more demanding algorithms as will be illustrated in the later discussion of the TRIVOC algorithm.

4.2 The APC Vocoder

4.2.1 General Description of the Algorithm

The Adaptive Predictive Coding (APC) algorithm which was implemented on the LDVT is an 8K-bit system which recreates the speech waveform from a set of predictor parameters and an error signal. The algorithm was developed by Atal at Bell Laboratories in 1970 [10]. The LDVT version closely follows the modified algorithm described by Goldberg in [11], except that the sampling rate (and therefore the bit rate) is somewhat higher. Included is a fourth-order linear prediction, a pitch prediction, and a nonlinear feedback loop.

The APC algorithm is diagrammed in Figure 9. The speech is filtered using a $170_{-\mu}$ sec analog filter and sampled at $154_{-\mu}$ sec intervals. Processing is begun on a new frame every 25.8 msec (N=168 samples). The first step is to determine the pitch, M, using the simple (but time consuming) AMDF pitch detector [11]. After M has been determined (regardless of whether a frame is voiced or unvoiced) the pitch predictor coefficient α is computed. Both

ALGORITHM	PROGRAM MEMORY	DATA MEMORY	OUTBOARD MEMORY	EXECUTION TIME	PER SAMPLE OR PER FRAME
Double Windowed Correlator	109	88	79	22 µs	PS
Real-Time Pitch	152	95		10 μs-23 μs	PS
Acoustic Tube Synthesis	72	67		8 µs	PS
Levinson Recursion	142	42		220 µs	PF
Pitch Determination	141	50		545 µs	PF
Coding/ Decoding	59	56	467		PF
Framing/ Deframing	110	32			PF

TABLE 2. LPC Breakdown







M and α are computed using double precision arithmetic. It is now a simple matter to determine the waveform d(n) which is the output of the pitch filter and the input to the LPC analysis. In this analysis, five auto-correlation coefficients R_i are computed double precision, but stored single precision in a block floating point representation as in LPC. The linear prediction coefficients, a_i, reflection coefficients, K_i, and residual error, E, are computed using a fourth-order Levinson Recursion. The parameter q is determined from the residual error by the empirical approximation, $q \approx .72\sqrt{\frac{E}{N}}$. Translation from E to q is achieved by table look-up in a 5-bit log table, to avoid the necessity of a square root algorithm. The four reflection coefficients, M, α , and q are all coded and the bits are packed and stored in the modem transmit buffer. The reflection coefficients and α are coded using a 5-bit arcsine table, q is coded logarithmically, and M is left uncoded. The coded values of the parameters are used by the analyzer in the feedback loop shown in Figure 9 to generate synthetic speech, $\tilde{s}(n)$, and the error signal, e(n).

A direct form filter, as contrasted with an acoustic tube realizatic is used in the linear prediction component of the speech synthesizer, following a conversion from coded reflection coefficients back to the coefficients a_i . The error is quantized to 1-bit/sample (the sign bit) and packed into the bit stream in the modem transmit buffer. The bits are then shipped across the channel to the other LDVT where, as shown in Figure 10, the synthesizer unpacks and decodes the parameters, and reconstructs synthetic speech which, in the absence of channel errors, is identical to the $\tilde{s}(n)$ previously computed by the analyzer.





Fig. 10. The APC receiver.
4.2.2 Details of the LDVT Implementation

The APC implementation, unlike the LPC implementation, has essentially no real-time computation. In the real-time program, a new sample is received from the A/D converter and stored in the input buffer which is located in the LDVT's outboard memory. A new sample is fetched from the output buffer in this memory and sent to the D/A converter, and the modems (both transmit and receive) are checked and serviced if ready. In order to assure that no bits are dropped due to inadequate sampling of the modem, since the bit rate is higher than the sampling rate, the A/D converter is set to twice the sampling rate necessary, and on the odd-numbered interrupts only the modem is serviced.

The problem of drift between the modem clock and the A/D clock is handled quite differently than in the LPC program. Adjustment due to slippage of the pointers in both the analyzer and the synthesizer is done by either skipping an entire frame or repeating an entire frame twice, but only during silence periods. Pointers remain in a danger region for a sufficiently long time that at least one silence frame essentially always occurs before the pointers would collide.

It was decided to incorporate an elaborate synchronization algorithm into the APC program which is capable of resynchronizing in a few seconds should a bit be dropped. Both analyzers send with each frame a 2-bit synchronization code which is verified by each receiver. If a receiver finds 3 frames in which the 2-bit message was incorrect, it assumes that it has lost synchronization and responds by sending a 32-bit special code to the other DVT. When this code is detected, by a matched filter routine which is always

checking, a new frame is started at the end of the 32-bit message and the 32-bit special code is then sent to the first LDVT. Finally, these 32-bits are detected and the other LDVT resynchronizes.

Since there is no real-time processing in the APC implementation, the program structure is a straightforward sequence of subroutines corresponding to the block diagrams in Figures 9 and 10. In Table 3, these subroutines are listed and their memory and time requirements are given. The most costly algorithm in terms of time is the AMDF pitch detection. If time were tight, one could easily cut the AMDF time in half by only allowing even values of pitch, at some slight degradation in quality.

As in the LPC implementation, program memory and data memory are essentially exhausted. Some memory could be gained, if necessary, by replacing the matched filter synchronization algorithm with something simpler.

APC is characterized by a large number of speech buffers because the pitch filter necessitates a delay of M samples. Both the synthetic speech and the input speech are double buffered in the outboard memory. In each case, one buffer is a slave to the A/D-D/A while the other is used in the processing of the next frame. In addition, the analyzer's feedback loop requires a buffer of the previous M samples, but need not be double buffered since the synthetic speech produced in the analyzer is not sent to the D/A converter. The current implementation requires 3 buffers of length N+PMAX (PMAX is the maximum allowable pitch period) and two of length N and uses up 65% of the outboard memory.

ALGORITHM	PROGRAM MEMORY	DATA MEMORY	OUTBOARD MEMORY	EXECUTION TIME
Buffer Handling	62	N+PMAX = 288	0	.84 Msec
Pitch Extraction	37	7	N+PMAX = 288	13.3
Computation of α	56	5		. 27
Correlation	80	14		.84
$d(n) = s(n) - \alpha s(n-M)$	11	0		.10
Levinson Recursion	134	20		PMAX=1
Coding	161	60	64	.12
Analysis Feedback Loop	67	10	N+PMAX = 288	.82
Decoding	87	60	64	.05
Synthesis	61	20	N+PMAX = 288	.72
A/D-D/A, Modem	75	9	2N = 366	.77
Matched Filter, Synchronization	154	8		.55
TOTAL	985=96%	507=99%	1328=65%	18.415=74%

TABLE 3. APC Breakdown

4.3 The Triple-Function Voice Coder

4.3.1 General Description of the Algorithm

The basic idea behind the TRIVOC algorithm is to divide the speech spectrum into a low-frequency and a high-frequency portion. The lowfrequency portion is analyzed and synthesized using LPC techniques and the high-frequency portion is analyzed and synthesized using classical channel vocoder techniques. The two synthesized speech waveforms are then summed to reproduce the final speech output [12].

The Lincoln version of the TRIVOC algorithm uses a sampling interval of 132 µs and divides the 0-3300 Hz speech spectrum into roughly two equal parts, 0-1500 Hz and 1500-3300 Hz. The low-frequency portion is produced by digitally filtering the input speech samples using a sixth-order version of the LPC algorithm described above. This produces a set of six reflection coefficients and a residual energy which is coded, packed and shipped to the receiver. The unfiltered speech is also sent to a Gold-Rabiner [9] pitch detector and the resulting pitch is also packed into the bit stream being sent to the receiver.

The algorithm used for the high-frequency portion of the spectrum is sketched in Figure 11. The input speech is suitably scaled and then passed to a Lerner filter bank consisting of eight filters each having a bandwidth of 225 Hz and spaced to cover the range 1500-3300 Hz. Each Lerner filter consists of a parallel combination of four second-order sections, however, a polesharing technique is employed [13] so that only two additional pole-pairs are required for each additional filter in the bank. This results in the entire filter bank realization with a total of eighteen pole-pairs.



THE TRIVOC TRANSMITTER

Fig. 11. The TRIVOC transmitter.

The magnitude of the output of each filter is then taken, the result is scaled and then low-pass filtered using a third-order Butterworth filter. The outputs of these filters are sampled at the end of each frame (roughly every 20 ms) and the resulting values are logarithmically coded, packed and sent to the receiver.

At the receiver, the incoming bit stream is unpacked and the parameters pertinent to the LPC portion of the spectrum are used to generate a low-pass speech waveform. Since this portion of the synthesis was done at half the sampling rate, these output samples must now be upsampled by a factor of two and low-pass filtered before being added to the output of the channel vocoder part of the synthesis.

As depicted in Figure 12, the pitch information coming from the transmitter is used to derive a constant RMS valued excitation (white noise or a periodic pulse train) for a Lerner filter bank that is an exact replica of the one used at the transmitter. The channel amplitudes coming from the transmitter are decoded and smoothed using a third-order Butterworth filter. The outputs of these filters are then used to amplitude modulate the outputs of the filter-bank filters. The resulting outputs are then summed and added to the LPC output to produce the final outputspeech.

4.3.2 Details of the LDVT Implementation

The TRIVOC program is basically an addition to the LPC program described earlier. All framing, coding, decoding serialization and deserialization are carried out by the LPC program. The addition of the code to perform the channel vocoder part of the algorithm was quite straightforward except for the fact that, due to the lack of program memory space, program



THE TRIVOC RECEIVER

Fig. 12. The TRIVOC receiver.

overlays were required. This was accomplished by dividing the non-real-time part of the program into three tasks each of which was stored in the LDVT's outboard memory. A control program was then written that, at the appropriate times, read these tasks in from the outboard memory and stored then in program memory where they were then executed. Interrupts are active during the overlay process so that there is no chance of losing data even though the overlay process is quite time consuming. A detailed breakdown of the memory allocations and running times for the channel vocoder part of the TRIVOC algorithm is given in Table 4.

- 4.4 The Adaptive Residual Coder
 - 4.4.1 Description of the Algorithm

The general algorithm for the Adaptive Residual Coder has been discussed in detail in [14]. The particular algorithm being used by Lincoln Laboratory consists of a second-order fixed predictor and an adaptive error quantizer as shown in Figure 13. Two systems have been implemented on the LDVT, one with a five-level quantizer which transmits at a rate of 9600 bits per second and another with a seven-level quantizer which runs at 16,000 bits per second. The adaptive quantizer has both a slow and fast decaying memory of previous quantization levels, and it determines the unit of quantization. At the kth instant, both the transmitter and receiver update the unit of quantization T(k), using the equations:

$$G'(k) = G'(k-1)*(1-2^{-7}) + f_1(d(k-1)) \ge 0$$

$$C(k) = C(k-1)*(1-2^{-2}) + f_2(d(k-1))$$

$$G(k) = G'(k) + C(k) + GMIN$$

$$T(k) = 2^{G(k)},$$

ALGORITHM	PROGRAM MEMORY	DATA MEMORY	OUTBOARD MEMORY	RUNNING <u>TIME</u>	PER SAMPLE OR PER FRAME
LPC Input LPF	26	21	0	5.34 µs	PS
LPC Output LPF	33	9	0	5.91 µs	PS
8th Order Channel Analyzer	76	79	16	31.82 µs	PS
8th Order ChanneI Synthesizer	85	70	16	34.07 µs	PS
Extra Memory Due to Overlay Structure & ChanneI Additions	37	2	543		

TABLE 4. TRIVOC Subsystem Breakdown



THE ARC VOCODER

Fig. 13. The ARC vocoder.

where f_1 and f_2 are functions of the previous slice level d(k-1) and GMIN is a constant. The function of the quantizer is to increase the quantization unit when the previous errors have reached the outer levels and to decrease the quantization unit when the previous errors have approached the zero level. The quantity G'(k) serves to adjust the quantization unit based upon the long-term behavior of the slice levels. C(k) responds quickly to occurrences of outer slice levels but persists for a shorter period of time. Once the quantization unit has been computed, the transmitter determines the quantizer error Q(e(k)) and the slice level d(k) as shown in Figure 14. The predicted signal at the transmitter plus the quantized error is remembered for later use by the fixed predictor. The receiver adds the quantized error to its predicted value to produce the output signal which is also to be used by its fixed predictor.

4.4.2 Details of the LDVT Implementation

Speech is sampled and outputed at $165-\mu s$ intervals via direct interrogation of the analog-to-digital and digital-to-analog converters, and all processing is done in real-time. When the transmitter determines the slice level, (-2 through +2 or -3 through +3), this level is coded into one of five or seven variable length codes and entered into a serial bit stream buffer 512 bits long. The receiver extracts and decodes the next slice level in its 512-bit buffer. At the rates of 9600 and 16,000 bits per second, the modem clock is faster than the A/D clock. A sufficient number of interrogations to the serial-to-parallel and parallel-to-serial converters is made during each $165-\mu s$ interval to assure that a modem clock pulse will never be missed.



Fig. 14. The ARC quantizer.

To prevent overflow and underflow of either buffer, a bit count is maintained at both the transmitter and receiver. These bit counts are inspected every sample period to maintain stable buffers. The parallel-to-serial and serial-to-parallel converters receive and transmit 16-bit words, and the two buffers must at all times be in a state to accommodate the converters. When the possibility of buffer underflow is detected at the transmitter, a unique filler code is detected at the transmitter buffer which will eventually be discarded at the receiver. If there is danger of buffer overflow at the transmitter, the outer slice levels (which are represented by the longest code words) are truncated to the adjacent inner levels until this danger has passed, thereby degrading the speech signal but maintaining word synchronization. The receiver responds to impending buffer overflow by reading and discarding one additional code word. If the receiver buffer does not contain enough bits to represent a filler code plus the longest code word (i.e., buffer underflow may occur), no bits are read and the zero slice level is used. With an error-free channel and a modem clock with little or no drift, the transmitter buffer should never overflow, and the discard of codes at the receiver should occur only during silence. Channel errors, which may or may not cause loss of word synchronization, will result in degradation of speech quality; but the predictors and the quantizers at the transmitter and receiver will decay during silence, and synchronization of transmitter and receiver parameters should be restored.

The Adaptive Residual Coder as implemented in the LDVT occupies 454 program locations and uses 179 data locations. The worst case estimate of processing time is 64 μ s per sample, or less than a fourth percent of real-time.

V. SUMMARY

An easily programmed [16], integrated real-time speech processor was designed and fabricated within 15 months. Five* different speech compression systems, spanning bit rates from 2400 to 16,000 bps, have been implemented successfully and undergone exhaustive test and evaluation. Support software developed includes a full diagnostic system [15] and an offline assembler written in Fortran to maximize compatibility with varying host facilities. The LDVT has proven by direct measurement to be 20 to 60 percent faster than realtime depending on the complexity of the algorithm simulated. It has been fully demonstrated that a compact, high performance processor can be replicated practically and at reasonable cost, making available to the speech research community a potentially exciting new class of experimental tool.

*2, quite different TRIVOC systems have actually been coded.

ACKNOWLEDGEMENT

The authors gratefully acknowledge the contributions of: A.J. McLaughlin and S.D. Pezaris to the minicomputer design; J. Tierney to the analog peripheral system design; V. Sferrino to the digital peripheral system design and overall system fabrication and debugging; J. Drinan and R. Tucker to the support software system preparation; and B. Gold to the various vocoder algorithm designs. We also acknowledge the many helpful discussions we have had with C.P. Smith of the Electronic System Division and Ronald Sonderegger of the Defense Communications Agency.

References

- 1. B. Gold <u>et al.</u>, "The FDP, a Fast Programmable Signal Processor," IEEE Trans. Computers C-20, 33-38 (1971), DDC AD-728092.
- 2. W.R. Blood, MECL System Design Handbook (Motorola, Inc., 1971).
- P.E. Blankenship, "Preliminary Investigation of Digital Speech Processor Hardware Implementations," Technical Note 1975-8, Lincoln Laboratory, M.I.T. (5 February 1975), DDC AD-A007062/3.
- 4. B.S. Atal and S.L. Hanauer, "Speech Analysis and Synthesis by Linear Prediction of the Speech Wave," Acoust. Soc. Am. 50, (1971).
- J.D. Markel et al., "Linear Prediction of Speech Theory and Practice," SCRL Monograph No. 10, Speech Communications Laboratory, Inc., Santa Barbara, CA (September 1973).
- J.D. Makhoul and J.J. Wolf, "Linear Prediction and the Spectral Analysis of Speech," BBN Report No. 2304, Bolt, Beranek and Newman, Inc. Cambridge, MA (August 1972).
- 7. J.D. Markel and A.H. Gray, Jr., "A Linear Prediction Vocoder Simulator Based Upon the Autocorrelation Method," IEEE Trans. Acoustics, Speech, and Signal Processing ASSP-22, (1974).
- N. Wiener, <u>Extrapolation</u>, Interpolation and Smoothing of Stationary Time Series (The Technology Press and J. Wiley and Sons, New York, 1957), Appendix B.
- M.L. Malpass, "The Gold-Rabiner Pitch Detector in a Real-Time Environment," to be presented at EASCON Conference, Washington, DC, 29 September-1 October 1975.
- B.S. Atal and M.R. Schroeder, "Adaptive Predictive Coding of Speech Signals," Bell Sys. Tech. J. 49, 1973-1968 (1970).
- A.J. Goldberg and H. Shaffer, "Low Data Rate Voice-Communication Using Small Computers," Proceedings of the IEEE Communications Systems and Technology Conference, Dallas, TX, April 1974.
- J.E. Roberts, C.P. Smith, and R.H. Wiggins, "Triple-Function Voice Coder (TRIVOC)," Acoust. Soc. Am. 57, Supp. 1, 535 (1975).
- P.R. Drouilhet and L.M. Goodman, "Pole-Shared Linear-Phase Band-Pass Filter Bank," Proc. IEEE 54, 701 (1966), DDC AD-642206.

- 14. S.U.H. Qureshi and G.D. Forney, "A 9.6/16 KBPS Speech Digitizer," ICC 75 Conference Record, San Francisco, CA, Session 30.
- 15. R.I. Tucker, "The Lincoln DVT Diagnostic System," (to be published).
- 16. R.I. Tucker, "The Lincoln DVT Programming Manual," (to be published).

APPENDIX A

LDVT Instruction List

Mnemonic

STP/STPX
ADDA/ ADDAX
ADDP/ADDPX
ADDX/ADDXX
SUBA/SUBAX
SUBP/SUBPX
SUBX/SUBXX
MULI/MULIX
MULF/MULFX
MULD/MULDX
MULH/MULHX
STPLA
AAND/AANDX
AOR/AORX
AXOR/AXORX
СМРА
ADDAD/ADDADX
SUBAD/SUBADX
LDAYP
LDAYN
DBA
HVA
ΟΤΑ
DBX
HVX
YIX
IOS
STAMP/STAMPX
IP / IP / IP S / IP S
107A / 107AK / 107AS / 107AKS
$\frac{1}{2}$ $\frac{1}$
ID7 V / ID7 VV
INX / INXK
JUK/JUKK/JUKS/JUKKS
JUV/JUVK/JUVS/JUVKS
JSW/JSWK/JSWS/JSWKS
JSV/JSVK/JSVS/JSVKS
1JP 101 ID
101JP
HLT

Action	Execution Time
$\begin{bmatrix} A \end{bmatrix} \leftarrow \begin{bmatrix} M \\ M^{D} \end{bmatrix}$ $\begin{bmatrix} B \end{bmatrix} \leftarrow \begin{bmatrix} M^{D} \\ M^{D} \end{bmatrix}$ $\begin{bmatrix} P \end{bmatrix} \leftarrow \begin{bmatrix} M^{D} \\ M^{D} \end{bmatrix}$	T T T
$\begin{bmatrix} X \end{bmatrix} \leftarrow \begin{bmatrix} M_D \end{bmatrix}$ $\begin{bmatrix} M \end{bmatrix} \leftarrow \begin{bmatrix} A \end{bmatrix}$ $\begin{bmatrix} M^D \end{bmatrix} \leftarrow \begin{bmatrix} B \end{bmatrix}$ $\begin{bmatrix} M^D \end{bmatrix} \leftarrow \begin{bmatrix} P \end{bmatrix}$	T T T T
$ \begin{bmatrix} M_{\overline{D}} \end{bmatrix} \leftarrow \begin{bmatrix} X \end{bmatrix} $ $ \begin{bmatrix} A \end{bmatrix} + \begin{bmatrix} M_{D} \end{bmatrix} \rightarrow \begin{bmatrix} A \end{bmatrix} $ $ \begin{bmatrix} P \end{bmatrix} + \begin{bmatrix} M_{D} \end{bmatrix} \rightarrow \begin{bmatrix} P \end{bmatrix} $ $ \begin{bmatrix} X \end{bmatrix} + \begin{bmatrix} M_{D} \end{bmatrix} \rightarrow \begin{bmatrix} X \end{bmatrix} $	T T T
$ \begin{bmatrix} IA \\ I \end{bmatrix} - \begin{bmatrix} IM_D \\ I \end{bmatrix} \neq \begin{bmatrix} IA \\ I \end{bmatrix} $ $ \begin{bmatrix} P \\ I \end{bmatrix} - \begin{bmatrix} M_D \\ I \end{bmatrix} \neq \begin{bmatrix} P \\ I \end{bmatrix} $ $ \begin{bmatrix} X \\ I \end{bmatrix} - \begin{bmatrix} M_D \\ I \end{bmatrix} \neq \begin{bmatrix} X \end{bmatrix} $ $ \begin{bmatrix} A \\ I \end{bmatrix} = \begin{bmatrix} A \\ I \end{bmatrix} $	T T 4T
Bits 14-29 of $[A] \times [M_D] \rightarrow [A]$ Bits 14-29 of $[A] \times [M_D] \rightarrow [A]$ Bits 16-31 of $[A] \times [M_D] \rightarrow [A]$ Lower byte of last product	$ \begin{array}{c} 1 & 4T \\ 1 & 4T \\ 1 & 4T \\ \rightarrow [A] T \\ T \end{array} $
$ \begin{bmatrix} [A] \\ + \\ [M_D] \\ + \\ [M_D] \\ + \\ [A] \\ [A] \\ + \\ [M_D] \\ + \\ + \\ [M_$	T T T T
$\begin{bmatrix} A \end{bmatrix} + \begin{bmatrix} M_D \end{bmatrix} + C_{save} \rightarrow \begin{bmatrix} A \end{bmatrix}$ $000000 + IR \qquad $	T T T T
$2^{-1} \cdot [A] \rightarrow [A]$ $2^{-2} \cdot [A] \rightarrow [A]$ $2 \cdot [X] \rightarrow [X]$ $2^{-1} \cdot [X] \rightarrow [X]$	T T T T
$Y \rightarrow [X]$ Initiate I/O transfers [A] $\rightarrow [M_p (Y + [X])]$ $Y \rightarrow [P]$	T T 2T T
$\begin{array}{l} Y \rightarrow [P] \text{if} [A] \geq 0 \\ Y \rightarrow [P] \text{if} [A] < 0 \\ Y \rightarrow [P] \text{if} [X] \geq 0, [X] - 1 \\ Y \rightarrow [P] \text{if} [X] < 0, [X] + 1 \end{array}$	T T → [X] T · [X] T
$Y \rightarrow [P]$ if input transfer r $Y \rightarrow [P]$ if output transfer r $Y \rightarrow [P]$ if overflow flag se $Y \rightarrow [P]$ if sense switch W se	ready T ready T et T et T
$Y \rightarrow [P]$ if sense switch V set $[M_D(1)] + Y \rightarrow [P]$ $[M_D(2)] + Y \rightarrow [P]$ stop execution	et T T T T

Notes:

- 1. T = 55 nanoseconds
- 2. Suffix X appended to a mnemonic signifies that M_{D} address is Y + [X], otherwise it is Y + 0.
- 3. $[M_D(0)] = 0$. Thus an "LDA 0" clears A, etc.
- 4. Suffix S appended to jump code signifies that return point is to be saved, i.e., $[P] + 1 \rightarrow [M_D (1)]$.
- 5. Suffix K appended to jump code signifies suppression of the next subsequent operation. Transfer time is effectively 2T in this case.
- 6. Machine NO-OP is a "STA 0."

APPENDIX B

COST/ SYSTEM	3.96	39.60	16.83	5.94	14.85	8.91	7.75	3.75	10.02	56.43	14.88	4.96	2.09	6.20	13.30	39.90	59.94	5.33	127.76	9.63	141.24	3.21	165.90	28.89
COST/ UNIT	66.	66.	66.	66.	66.	66.	1.55	1.24	1.67	2.09	1.24	1.24	2.09	1.24	2.66	2.66	3.33	5.33	15.97	3.21	3.21	3.21	4.74	3.21
#11 1		334-101	384-102			384-105	384-106	384-107	384-109	384-110	384-111		384-117	184-121	384-124	384-125	384-131			-384-161	384-164			
MFR.	Motorola																		Signetics	Motorola				
MFR. PART#	MC 10100	10101	10102	10103	10104	10105	10106	10107	10109	10110	10111	10113	10117	10121	10124	10125	10131	10135	10139	10161	10164	10171	10173	10174
DESCRIPTION																								
, quantity/ SYSTEM	4	40	17	9	S	6	5	3	6	27	12	4	1	5	5	15	18	1	80	3	44	1	35	6
ITEM #																								

LDVT Parts and Costs Enumeration

Integrated Circuits

	and the second sec	A state of the	A COLUMN TWO IS NOT	and the second se		A		and the owner where the party of the party o		_	_	And in case of the local division of the loc	 -		The second se		the second second			_	_	and the second se		_
	COST/ SYSTEM	195.36	68.85	216.24	15.82	6.78	7.68	81.36	06-12	960.00	1344.00	1.98	1440.00	1.04	. 80	1.63	1.38	.50	. 35	2.37	28.12	1.02	8.76	20.24
	COST/ UNIT	5.28	13.77	18.02	2.26	2.26	1.92	6.78	14.38	15.00	21.00	66.	45.00	.26	.265	.325	.345	.25	.345	.592	1.48	1.024	2.92	.92
	rr#	384-176		384-181								384-116		383-000	383-002	383-004	383-008	383-010	383-011	.383-074	383-153	383-157	383-163	383-165
	MFR.						Motorola			Fairchild		Motorola	Intersil											
	MFR. PART#	MC 10176	10180	10181	10210	10211	10216	10231	10237	10405	10410	10116	5304	7400	7402	7404	7408	7410	7411	7474	74153	74157	74163	74265
	DESCRIPTION																							
1	QUANTITY/ SYSTEM	37	5	12	7	5	4	12	S	64	64	2	 32	4	2	S	4	2	1	4	19	1	3	22
	ITEM	50 K.s																						

Integrated Circuits

-				 -	 _	 -	 	 	 	 _	 	_	 	_	-
COST/ SYSTEM	1.49	6.64	896.00	90.60	6262.15										
COST/ UNIT	1.49	6.64	28.00	15.10											
#11 T	383-774	383-838		735-100											
MFR.			Fairchild	Engineered											
MFR. PART#	MC 74S74	74S138	93415	TDR 1084											
DESCRIPTION															
¢QUANTITY/ SYSTEM	1	1	32	6											
ITEM	S. S. L.														

Integrated Circuits

COST/ SYSTEM	1116.00	558.00	344.75	445.00	190.00	240.00	30.00	17.50	90.00	12 00		596.74		3639.99				
COST/ UNIT	558.00	558.00	344.75	445.00	190 00	240.00	30.00	17.50	22.50	3 00		.084						
LL#																		
MFR.	- Augat	- Augat	Augat	Hewlett-Pac	Lambda	Lambda	Lambda	LL	LL	T		LL	i nori					
MFR. PART#	8136-ECL21-180	8136-ECL25-162	8136-PG5-180-2	62605 J	LCS-C-5-0V	LCS-CC-2	LM-0V-1											
DESCRIPTION	panel, wirewrap, ECL	panel, wirewrap, ECL	panel, wirewrap, T ² L	power supply. 5 volt	power supply, 5 volt	power supply, 2 volt	overvoltage protector	PC board, control panel	bus bar, laminated PC	PC hoard, thermostat		wirewrap - wîre & instal.						
QUANTITY/	2	1	1	1		1	-	1	4	4		7104	WITes					
s, s, lies ITEM	1.00																	

٠.

PC & Wire-wrap panels power suppl

COST/ SVCTEM	15.30	4.05	153.74	162.90	151.20	2.50	4.60	7.50	1.62	.57	6.94		510.92					
COST/	1.70	. 27	.277	90	.90	1.25	2.30	1.25		. 095	.095							
тг# ГГ#	260-268	274-101	230-510						273-122	133-439	133-410							
MFR.	Kemet	Kemet	MIL	CTS	CTS	CTS	Beckman	Beckman	Kemet	Nllen- Bradley	vllen- Bradley							
MFR. PART#	F330C686M006AS	SS138F105K	CK13BX103K	750-81-150	750-81-100	750-83-100	398-5-R220/330	398-1-R330	CS13BE225K	BB3925	881025							
DESCRIPTION	capacitor, 68 MFD	capacitor, 1 MFD	capacitor, .01 MFD Ceram	resistor network. SIP	resistor network, SIP	resistor network, SIP	resistor network, 330/220D1P8	resistor network, 330 DIP	canacitor. taut 2.2 MFD	resistor, 1/8W,3.9K,5% E	resistor, 1/8W.1K, 5%							
,QUANTITY/	6	15	555	181	168	2	2	9	9	9	73							
ITEM	10.001				•													

Resistors, Capacitors

	UANTITY/ SYSTEM 1 1 1 1 1 1 1 4 4 4 4 4 4	DESCRIPTION line cord, AC bushing, strain relief fuse holder, 3AG fuse, 3AG 5A SB fuse, 3AG 5A SB switch, SPDT moment relay, solid state AC wire, #30 solid twisted wire, #30 solid twisted cable, flat braid, 1/4" bumper, rubber 3/4" bumper, solid state indicator, solid state	MFR. PART# 17408 black SR-6P3-4 SR-6P3-4 532004 342004 313005 1785 1785 1785 1231 1231 1231 1231 1231 1231 1231 123	MFR. Belden Heyman Littelfuse Littelfuse Monsanto Prestolite Alpha Atlantic Frestolite Packard Augat	LL# 614-341 614-341 850-634 850-634 469-515 547-412 547-412 502-100 609-222 649-008 990-075 r 107-516	COST/ UNIT 1.30 1.30 .0332 .0332 .172 .172 .172 2.85 17.00 17.00 .02 .02 .1378 .101 .55	COST/ SYSTEM 1.30 .03 .03 .03 .03 .03 .03 .17 .00 8.40 8.40 8.40 8.40 6.06 .10.45
	4	terhmostat, Klixon Filter, EMI	3BTL2-38 5K1	Texas Inst. Corcom		7.72 6.40	30.88 6.40
	1	switch, 5PST Toggle assembly, key lock	82600 EXA-112	Arrow-Hart Chicaglock		1.68 5.51	1.68
	3 3	connector, 88 pin, BLKHD connector, 88 pin Jackscrew	WSS0088P00BN 500 WSS0088S08BN	Hughes		12.00	36.00
1 1	3	Seal, 88 pin interfacial	001 WAC0088G000	Hughes		5.07	47.79
	300	contacts, female crimp	WS22Y28C000	Hughes		.4387	131.61
	300	contacts, male crimp	WP22Y28C000	Hughes		.2591	77.73
	3	shell, connector	G435-1A	Glen Air		9.24	27.72
	2274*	wire, #28 stranded twisted		Wirecraft		.0535	121.66
r 1	61	cable, 26 cond. ribbon	3365/26	3M		.2106	1.26
4	34	connector, 26 pin ribbon	3399-0000	3M		2.36	80.24

Components

																									1475.26
COST/	SYSTEM	5.96	36.25	18.60	12.02	2.89	19.94	16.00	387.00	130.00	4.47	9.82	1.75	91.40	2.40	21.10	1.36	7.08	24.89	17.51	15.92	. 32	.66	2.82	8.22
COST /	UNIT	2.98	1.45	1.55	.3006	.241	.4986	8.00	587.00	130.00	.104	.065	.035	22.85	1.20	21.10	1.36	2.36	1.31	17.51	15.92	.3187	.22	.2014	8.22
3#																						861-093	861-092		547-120
MFR	• • • •	3M	Augat	Augat	Alpha	Alpha	Alpha	Berg	Digital Equip.	Vectron	Augat	Augat	Augat	Amphenol	Amphenol	Grayhill	Rogan	CGK	CGK	Jonathan	Jonathan	H.H. Smith	H.H. Smith	Amatom	ACI
MFR DART#		3399-1000	1P14-1	1P16-1	FIT-105-1/4	F1T-105-3/16	F1T-105-3/4	H-856	DR-11C	CO-233 MET	LSG-1FG10-1	LSG-1DG4-1	8136-592P2	76099 XM	760-9901-43	9A45-03-1-8N	RB-67-0-SK-7- M	7205SYZBC/709	101SYZBE/7099	110QD-24-1	CRS-25	8433	8431	8158-N-0632	DS16A VARI
* DESCRIPTION		connector, 26 pin twist pr	interfacing plug, 14 pin	interfacing plug, 16 pin	tubing, PVC 1/4"	tubing, PVC 3/16"	tubing, PVC 3/4"	connector, 44 pin	bus interface card	oscillator, crystal	lead socket, 2-wrap	lead socket, no wrap	solder clip	blower, 3 5/8"	finger guard	switch, 8 pos. rotary	knob, skirted	swithc, DPDT moment toggle	swithc, SPDT toggle	slides, drawer	cable retractor	Hex alum. spacer 3"	Hex alum. spacer 2"	spacer, nylon 3/4x1/4	switch, DIP, 4 pole, 2 pos
COLLANT TTY /	SYSTEM	2	25	12	401	12'	40'	2	-	1	43	151	50	4	2		1	3	19	l pr.	1	1	3	14	1
TTFM																									

Components

COST/	5Y5TEM 45.00	31.00	38.50	12.50	20.00	25.50	20.00	8.75	20.31	.88	3.70	2.37	4.80		57.41	290.72			
COST/	45.00	31.00	38.50	12.50	10.00	25.50	2.50	8.75	20.31	.88	3.70	2.37	1.20		57.41				
LL#																			
MFR.	T			Hexcel	LL										LL				
MFR. PART#				AL-3/16-5052- 0.002N-5.7															
, DESCRIPTION	control panel	front panel	rear panel	Honeycomb, Alum	Honeycomb, Filter	front blower mount	panel hinge block	drawer bottom, 3/32 alum	channel alum, 6"	hatch hinge	perforated alum, 1/32	board spacer, G10 glass	board spacer tab		misc. parts drafting design, fab. labor				
QUANTITY/	SYSTEM		1		2	1	8	1				1	4						
ITEM																			

Mechanical Package Parts

									-																-
	COST/ SYSTEM	1.25	1.52	.30	40.50	129.00	89.00	47.00	. 78	1.30	4.83	.25	.35	12.48	2.37	11.68	5.88	18.00	7.40	2.76	3.39	8.75	13.50	16.20	15.10
	COST/ UNIT	1.25	1.52	.30	6.75	129.00	89.00	47.00	.26	.325	.345	.25	.345	4.16	.592	2.92	1.47	4.50	1.85	.92	3.39	8.75	6.75	5.40	15.10
	TL#	379-041	367-503	367-219					383-000	383-004	383-008	383-010	383-011		383-074	383-163	383-164		383-174	383-265		383-320			735-100
	MFR.	Fairchild	Fairchild	Fairchild	Fairchild	Analog Dev	Datel	Analog Dev	TI													National	Signetics	Signetics	Engineered Components
	MFR. PART#	A741	2N3503	2N2219A	A747	ADC-12QZ	H8-12B	SHA-5	7400	7404	7408	7410	7411	7414	7474	74163	74164	74165	74174	74265	74390	DM8520	8T15	8T16	TDR1084
-	DESCRIPTION	operational amplifier	transistor, PNP	transistor, NPN	operational amp, dual	converter, A/D	converter, D/A	amplifier, sample & hold																	
N. 1	QUANTITY/ SYSTEM	1	1	1	9	1	1	1	3	4	14	1	1	ß	4	4	4	4	4	M	1	1	2	3	1
	ITEM	*+1 .	- *																						
Integrated Circuits	Signal	Conditioner			L				L			L		L	4	·		L	I	L	¹				

433.59

COST/ SYSTEM	85.00	28.80	7.20	3.50	69.00	10.00	15.00	20.00			43.18		281.68		•		
COST/ UNIT	85.00	28.80	7.20	3.50	69.00	10.00	15.00	10.00			.084						
 #11	855-804	445-503	445-905						 			 					
MFR.	Augat	Powertec	Powertec	Datel	Datel	TL	LL	LL			TL						
MFR. PART#	8136-RG4-60	2BT-3	CVP-1	MS - 7	BPM-15/200												
* DESCRIPTION	panel, wirewrap	power supply, 5VG 3A	module, overvoltage prot.	socket, power supply	power supply, <u>+</u> 15V	P.C. Board, Audio pwr amp	P.C. Board, Analog	P.C. Board, filter module			s wirewrap wire & install.						
QUANTITY/ SYSTEM	1	1	1	1	1	1	1	2			514 wire						
ITEM	5 A B																
 e- els, oplie						L			 	l		 •`	 	 	 	 	

PC & Wire-wrap panel: power supp

COST/ SYSTEM	7.41	1.66	1.49	2.50	.12	.09	.23	.18	60.	60.	1.44	60.	.36	.46	60.	.32	.46	.24	. 26 .	.61	.80	. 30	1.32
COST/ UNIT	7.41	1.66	1.49	1.25	.115	60.	.115	60.	60.	60.	60.	60.	60.	. 228	60.	.16	. 228	.12	.13	.152	.20	.15	.33
#TT	170-310	177-450	177-520		153-301	153-499	153-604	154-100	154-150	154-499	155-100	155-200	155-402	155-523	156-150	155-178	155-187	 200-224	200-262	200-291	200-320	200-330	200-336
MFR.	/ishay	Beckman	Beckman	Beckman	Vepco/Elec.													EL-Menco					
MFR. PART#	1202-LB-10K	62PR5K	62PR20K	898-1-R330	MF4C-D-301-F	-499-F	-604-F	-1000-F	-1500-F	-4990-F	-10.0K-F	-20.0K-F	-40.2K-F	-52.3K-F	-150K-F	-17.8K-F	-18.7K-F	DM10C-240-J	DM10E-620-J	DM10F-910-J	DM10F-201-J	DM15F-301-J	DM15C-361-J
DESCRIPTION	volume control, 10K	resistor, variable, 5K	resistor, variable, 20K	resistor network, 330 D1P	resistor, 1%, 300	500	600	1K	1.5K	5K	10K	20K	40K	52K	150K	17.8K	18.7K	capacitor, Mica 24Pf	62Pf	91Pf	200Pf	300Pf	360Pf
QUANTITY/	1	1	1	2	1	1	2	2	1	1	16	1	4	2	1	2	2	2	2	4	4	2	4
ITEM	9 9 1 S				·																		

Resistors, Capacitors Signal Conditioner

Resistors, Capacitors		<u> </u>							
Signal	ITEM	QUANTITY/	DESCRIPTI(NC	MFR. PART#	MFR.	#TT	COST/ UNIT	COST/ SYSTEM
Conditioner		2		430Pf	DM15F-431-J		200-343	.37	.74
		2		620Pf	DM19F-621-J		200-362	.21	.42
		4		750Pf	DM19F-751-J		200-375	.53	2.12
	1	9	capacitor, Mica	1000Pf	DM19F-102-J	El-Menco	200-410	.26	1.56
		14		1500Pf	DM19F-152-J		200-415	.27	3.78
		2		2200Pf	DM19F-222-J		200-422	.44	.88
		2	Capacitor, Mylar	.olMFD	232A1B103J	Electrocub	e244-510	.57	1.14
		2		.015	232A1B153J		244-515	.84	1.68
		4		.03	232A1B303J		244-530	.66	2.64
		1		.47	232A1B474J		244-647	1.00	1.00
		1	¥	.01			251-510	.11	.11
		2		.02			251-520	.21	.42
		3	capacitor, tant	22	CS13BF226K	Kemet	272-222	.40	1.20
		I	capacitor, mylay	1000Pf	MR-330001nf	Paktron	243-410	.473	.47
									38.77

										1								1							
	COST/ SYSTEM	.68	.08	12.34	1.39	6.68	4.74	.03	1.06	9.48	20	4.98	.49	. 25	24.00	31.86	10.14	87.74	51.82	16.00	18.48	18.20	3.90	5.10	2.26
	COST/ UNIT	.34	.02	12.34	1.39	3.34	2.37	.0332	1.064	9.48	70	.0244	.49	.252	12.00	15.93	5.07	.4387	.2591	.32	9.24	.065	1.95	2.55	1.13
	LL#	861-114	990-043	701-315	407-505	811-021	811-001	850-636	614-313	702-169	702-910	609-216	469-515	463-810											
	MFR.	Keystone	Atlantic India Rubb.	UTC	Drake	Kines	Kings	Heyman	GE	Triad	Triad	Prestolite	Littelfuse	Littelfuse	Hughes	Hughes	Hughes	Hughes	Hughes	Metex	Glen Air	Harvey	Amphenol	Amphenol	Amphenol
	MFR. PART#	354	1925W	S0-15P	6039-004-304	1074-4	1075-1	SR-30-1	2074-4-beige	SP-69	SP-310	UL#1422	342004	313001	ISS0088P00BN500	ISS0088S08BN001	AC 0088 G 000	WS22428C000	WP22Y28C000	05-0860-0602	G435-1A		17-20150-1	17-10150-1	17-311-01
	DESCRIPTION	Spacer hinged 1/4 x 1	bumper, rubber 7/16"	transformer speaker	indicator, solid state	recentable. 2-pin	plug, 2-pin	Bushing strain relief	line cord, AC	transformer, wideband	transformer shield	wire, #26 solid twisted	fuseholder, 3AG	fuse, 3AG 1A SB	connector, 88 pin blkhd	connector, 88 pin jackscrew	seal, 88 pin interfacial	contacts, female crimp	contacts, male crimp	shielding, mesh	shell. connector	wire, #24 stranded twisted	connector, 15 pin blkhd	connector, 15 pin cable	backshell. metal
	QUANTITY/ SYSTEM	2	4	1	1	2	2	-	1	1	1	2041	1	1	2	2	2	200	200	501	2	280'	2	2	2
	ITEM	1.1.1			·																				
ts																									

Component Signal Conditioner

		1						
	ITEM	QUANTITY/	DESCRIPTION	MFR. PART#	MFR.	LL#	COST/ UNIT	COST/ SYSTEM
	***	2	assy, jacksocket & screw	17-895	umphenol		1.68	3.36
		1	handset	Trendline 20000/BA/30M	ITT		54.00	54.00
		-	cord. sprial handset	8409	Belden		16.1	1.91
		1	jack handset	RA1.304NYL U/6	2 Lemo		5.63	5.63
		1	plug, handset	F1.304NYL U/6.	Гето		7.06	7.06
		1	Switch, toggle AC	7101 PCBE	C & K		1.80	1.80
		1	meter, VU	IWM	Jewell		32.48	32.48
		-	speaker 2"	99F60329	afayette		1.75	1.75
		208	lead socket, no wrap	LSG-1DG4-1	Augat		.065	13.52
		50	fastener, steel 2-56	S-256-3	Electronic		.0364	1.82
		4	spacer, hex alum 1/4x1/4	8421	H.H. Smith	861-082	.08	.32
		4	spacer, rd alum 1/4x1/2	3487	Keystone		.0675	.27
		9	spacer, nylon 1/4x3/4	8158-N-0632	Amatom		.2014	1.21
		2	spacer rd alum 1/4x1	3489	Keystone		11.	. 22
1		4	spacer rd alum 1/4x1 1/2	3490	Keystone		.15	.60
		-	switch. DIP. 4 pole 2 pos	DS16A VARI	ACI	547-120	8.22	8.22
1 1		27	contact, filter mod, female	NS-441-D1	Robinson- Nugent		.34	9.18
		27	contact, filter mod, male	CP-95	Robinson- Nugent		.28	7.56
								463.31
1								

Components Signal Conditioner

COST/ SYSTEM	20.00	38.00	3.30		23.15		84.45							
 COST/ UNIT	20.00	38.00	3.30		23.15									
LL#														
MFR.														
MFR. PART#														
DESCRIPTION	front panel	rear panel	perforated alum, 1/32		Misc. parts drafting design, fab. labor									
QUANTITY/ SYSTEM	1	1												
ITEM	****													
Mechanical Package Parts		Signal	Conditioner	/		 	 		·9	 				

Distribution List:

Caldwell P. Smith (ESD) (12 copies)

Hardware Subcommittee (12 copies)

Dir. Nat. Security Agency Fort Meade, Maryland 20755 Attn: S4E

UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered) READ INSTRUCTIONS REPORT DOCUMENTATION PAGE BEFORE COMPLETING FORM 1. REPORT NUMBER 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER ESD-TR-75-253 4- TITLE (and Subtitle) S. TYPE OF REPORT & PERIOD COVERED Technical Note The Lincoln Digital Voice Terminal System 6. PERFORMING ORG. REPORT NUMBER Technical Note 1975-53 8. CONTRACT OR GRANT NUMBER(S) 7. AUTHOR(s) Blankenship, Peter E. Malpass, Marilyn L. F19628-76-C-0002 Hofstetter, Edward M. Huntoon, Albert H. Seneff, Stephanie Sferrino, Vincent J. 9. PERFORMING ORGANIZATION NAME AND ADDRESS 10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS Lincoln Laboratory, M.I.T. P.O. Box 73 Program Element No. 33401F Project No. 7820 Lexington, MA 02173 11. CONTROLLING OFFICE NAME AND ADDRESS 12. REPORT DATE Air Force Systems Command, USAF 25 August 1975 Andrews AFB 13. NUMBER OF PAGES Washington, DC 20331 74 14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) 15. SECURITY CLASS. (of this report) **Electronic Systems Division** Unclassified Hanscom AFB 150. DECLASSIFICATION DOWNGRADING SCHEDULE Bedford, MA 01731 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Black 20, if different from Report) 18. SUPPLEMENTARY NOTES None 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Lincoln Digital Voice Terminal vocoder systems speech processing systems speech compression 20. ABSTRACT (Continue on reverse side if necessary and identify by block number) An ultra-high performance programmable speech processor, consisting in the main of a custom designed 55-nsec microcomputer, has been designed and constructed. To date, five real-time speech compression programs have been implemented and evaluated.