



**ADAPTIVE-HYBRID REDUNDANCY
MIPS ARCHITECTURE
VERSION 2.2**

TECHNICAL REPORT

Nicolas Hamilton, Major, USAF
AFIT/EN/TR-19-04

**DEPARTMENT OF THE AIR FORCE
AIR UNIVERSITY**

AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio

DISTRIBUTION STATEMENT A
APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

Disclaimer: The views expressed in this paper are those of the authors, and do not reflect the official policy or position of the United States Air Force, Department of Defense, or the U. S. Government. This material is declared a work of the U.S. Government and is not subject to copyright protection in the United States. This document has been approved for public release; distribution unlimited, case number 88ABW-2019-5336

Abstract

This report describes in detail the architecture of an Adaptive-Hybrid Redundancy (AHR) MIPS processor based upon the Basic MIPS processor [1] and Triple Modular Redundancy (TMR) processor [2]. The AHR MIPS processor is the result of Adaptive-Hybrid Redundancy for Radiation-Hardening research and combines TMR and Temporal Software Redundancy. The AHR MIPS processor is hybrid in that it utilizes both hardware and software redundancy. It is adaptive because it has the capability to switch between TMR and TSR modes. There may be many other applications for the AHR MIPS processor beyond this specific research area.

Table of Contents

	Page
Abstractii
List of Figures	iv
List of Tables	v
I. Introduction	1
II. Inputs and Outputs	3
III. Internal Control Signals	6
IV. Finite State Machine (FSM)	10
V. Figures Illustrating AHR Controller Operation	46
Appendix A. AHR Controller VHDL Code	53
Appendix B. Version History	110
Bibliography	111

List of Figures

Figure	Page
1 Basic MIPS Inputs and Outputs	46
2 TMR MIPS High-Level Block Diagram	47
3 TMR MIPS Detailed Block Diagram	48
4 AHR MIPS Detailed Block Diagram	50
5 AHR Controller Detailed Block Diagram	52

List of Tables

Table	Page
1 AHR Controller Inputs and Outputs	3
2 AHR Controller Internal Control Signals Descriptions	7
3 AHR Controller FSM States	11
4 AHR Controller Outputs	18

I. Introduction

The AHR MIPS Architecture integrates both Triple Modular Redundancy (TMR) MIPS and Temporal Software Redundancy (TSR) MIPS. The key feature of this architecture is an overarching controller that selects to run TMR MIPS or TSR MIPS depending on the occurrence of errors. The controller begins executing in TMR MIPS mode. If no errors occur in TMR MIPS during a predefined time interval, the controller transitions operations from TMR MIPS to TSR MIPS. Operation continues in TSR MIPS until an error occurs. If no error has previously occurred during TSR MIPS operation or no error has occurred since the last time TSR MIPS created a save/restore point, TSR MIPS will be allowed to recover from the error; however, an error flag is set indicating that this error has occurred. After recovering from the error, if TSR MIPS successfully creates a save/restore point, the error flag is cleared. If a second error occurs before the error flag is cleared, the controller recovers from the error and returns to TMR MIPS operation.

The controller is able to detect when errors occur by monitoring the TMR Voter outputs when operating in TMR mode and monitoring the outputs of a single Basic MIPS processor when operating in TSR mode. The controller does not add clock cycle delays to the memory accesses performed by the TMR Voter or single Basic MIPS processor. The only added delay is due to combinational logic; this logic is utilized by the controller to reroute signals when the controller needs to change between TMR and TSR modes.

When switching between modes, the controller overrides the signals between the

TMR Voter and memory, the Basic MIPS processors and TMR Voter, and between the Basic MIPS processor being used in TSR mode and memory. The controller does this to send appropriate commands to the TMR Voter, Basic MIPS processors, and memory to effectively switch between modes. During the transition period, the controller will add clock cycle delays when relaying information to memory from the TMR Voter or Basic MIPS processor used for TSR mode and from memory to the TMR Voter or Basic MIPS processor used for TSR mode.

Special consideration must be made for the TSR mode when the program is complete. Program completion causes memory to issue a DONE signal back to the Basic MIPS processor running the TSR instructions. This DONE signal resets the Basic MIPS processor and causes its program counter to return to 0. However, program location 0 is the start of the TMR instructions. When this occurs, the controller intervenes and issues a branch command to the Basic MIPS processor so that its program counter will jump to the start of the TSR instructions.

II. Inputs and Outputs

The AHR Controller inputs and outputs are shown in Table 1. In order to make the AHR Controller work with the TMR Voter, two outputs were added to the TMR Voter that are inputs to the AHR Controller. These signals are the NEXT_INSTR and TMR_ERROR signals. The NEXT_INSTR signal is ‘1’ when the TMR Voter is in state FSM_0 and ‘0’ otherwise. The AHR Controller detects the change in this signal from ‘0’ when the TMR Voter completes processing one instruction to ’1’ when the TMR Voter begins processing the next instruction. When this occurs, the AHR Controller increments an internal counter that tracks how many instructions have been processes since the last error occurred or since TMR MIPS operation began. The TMR_ERROR signal is ‘1’ when the TMR Voter encounters a type 0 (one processor) or type 1 (multiple processor or timeout) error. When the TMR_ERROR signal is ‘1’, the AHR Controller resets its internal instruction counter to zero.

Table 1. AHR Controller Inputs and Outputs

Name	Type	Width	Description
i_NEXT_INSTR	In	1	Signal indicating when the TMR Voter is ready to access the next instruction from memory
i_TMR_ERROR	In	1	Signal indicating when the TMR Voter is performing error recovery operations
i_MEM_READ	In	1	Voter’s memory read signal
i_MEM_WRITE	In	1	Voter’s memory write signal
i_MEM_ADDRESS	In	32	Voter’s memory address signal
i_MEM_IN	In	32	Data the voter is attempting to write to memory
i_MEM_READY	In	1	Memory ready signal

Table 1 – *Continued on next page*

Table 1 – *Continued from previous page*

Name	Type	Width	Description
i_MEMORY_OUT	In	32	Data memory provides in response to a read request
i_MEMORY_DONE	In	1	Signal from memory at program completion
i_MEMORY_READ0	In	1	Basic MIPS Processor 0 read signal
i_MEMORY_WRITE0	In	1	Basic MIPS Processors 0, 1, and 2 write signals
i_MEMORY_ADDRESS0	In	32	Basic MIPS Processors 0, 1, and 2 address signals
i_MEMORY_IN0	In	32	Data Basic MIPS Processor 0 is attempting to write to the voter or memory
i_MEMORY_READY0 i_MEMORY_READY1 i_MEMORY_READY2	Out	1	Ready signals sent from the voter to Basic MIPS processors 0, 1, and 2
i_MEMORY_OUT0 i_MEMORY_OUT1 i_MEMORY_OUT2	Out	32	Data or instruction the voter is providing to Basic MPS processors 0, 1, and 2
i_RESET0 i_RESET1 i_RESET2	Out	32	Reset signals from the voter to Basic MIPS processors 0, 1, and 2
o_MEMORY_READ	In	1	Read signal sent to memory
o_MEMORY_WRITE	In	1	Write signal sent to memory
o_MEMORY_ADDRESS	In	32	Memory address signal sent to memory
o_MEMORY_IN	In	32	Data to write to memory
o_MEMORY_READY	In	1	Ready signal sent to the voter
o_MEMORY_OUT	In	32	Data sent to the voter in response to a read request
o_MEMORY_DONE	In	1	Done signal sent by the controller to the voter
o_MEMORY_READY0 o_MEMORY_READY1 o_MEMORY_READY2	Out	1	Ready signals sent from the controller to Basic MIPS processors 0, 1, and 2
o_MEMORY_OUT0 o_MEMORY_OUT1 o_MEMORY_OUT2	Out	32	Data or instruction the controller is providing to Basic MPS processors 0, 1, and 2
o_RESET0 o_RESET1	Out	32	Reset signals from the controller to Basic MIPS processors 0, 1, and 2

Table 1 – *Continued on next page*

Table 1 – *Continued from previous page*

Name	Type	Width	Description
o_RESET2			

III. Internal Control Signals

Table 2 describes the AHR Controller’s internal control signals. These signals are used to determine the outputs of the AHR Controller to the Basic MIPS processors, TMR Voter, and Memory.

Table 2. AHR Controller Internal Control Signals Descriptions

Name	Description
f_MEM_ADDRESS	Address to possibly send to memory for read and write operations. Address sent to memory depends on f_MEM_ADDRESS_SEL
f_MEM_IN	Data to possibly send to memory for write operations. Data sent to memory depends on i_MEM_WRITE_SEL
f_MEM_OUT	Data to possibly send to the voter. Data sent to voter depends on i_MEM_READY_SEL
f_MEM_OUT0	Data to possibly send to Basic MIPS processor 0. Data sent to MIPS0 depends on i_MEM_READY0_SEL
f_MEM_READ_SEL	Determines which read signal to send to memory 00 - Pass Voter read signal to memory 01 - Pass MIPS0 read signal to memory 10 - Send a '0' read signal to memory 11 - Send a '1' read signal to memory
f_MEM_WRITE_SEL	Determines which write and data signals to send to memory 00 - Pass Voter write signal and i_MEM_IN signal to memory 01 - Pass MIPS0 write signal and i_MEM_IN signal to memory 10 - Send a '0' write signal and f_MEM_IN signal to memory 11 - Send a '1' write signal and f_MEM_IN signal to memory
f_MEM_ADDRESS_SEL	Determines which address signal to send to memory 00 - Pass Voter address signal to memory 01 - Pass MIPS0 address signal to memory 10 - Send f_MEM_ADDRESS signal to memory 11 - Send f_MEM_ADDRESS signal to memory
f_MEM_READY_SEL	Determines which ready and data signals to send to the voter 00 - Pass memory ready signal and i_MEM_OUT0 signal to the voter 01 - Send a '0' ready signal and a zero o_MEM_OUT signal to the voter

Table 2 – *Continued on next page*

Table 2 – *Continued from previous page*

Name	Description
	10 - Send a ‘1’ ready signal and f.MEM_OUT signal to the voter 11 - Send a ‘1’ ready signal and f.MEM_OUT signal to the voter
f_MEMORY_DONE_SEL	Determine the done signal to send to the voter 00 - Pass memory done signal to the voter 01 - Send a ‘0’done signal to the voter 10 - Send a ‘1’ done signal to the voter 11 - Send a ‘1’ done signal to the voter
f_MEMORY_READY0_SEL	Determine which ready and data signals to send to MIPS0 00 - Pass memory ready signal and i_MEMORY_OUT0 signal from the voter to MIPS0 01 - Pass memory ready signal and i_MEMORY_OUT0 signal from memory to MIPS0 10 - Send a ‘0’ ready signal and f_MEMORY_OUT0 signal to the voter 11 - Send a ‘1’ ready signal and f_MEMORY_OUT0 signal to the voter
f_MEMORY_READY12_SEL	Determine which ready and data signals to send to MIPS1 and MIPS2 0 - Pass memory ready signal and i_MEMORY_OUT1(2) signal from the voter to MIPS1(2) 1 - Send a ‘0’ ready signal and zero to MIPS1(2)
f_MEMORY_RESET0_SEL	Determine which reset signal to send to MIPS0 00 - Pass reset signal from the voter to MIPS0 01 - Send a ‘0’ reset signal to MIPS 10 - Send a ‘1’ reset signal to MIPS 11 - Send a ‘1’ reset signal to MIPS
f_MEMORY_RESET12_SEL	Determine which reset signals to send to MIPS1 and MIPS2 00 - Pass reset signals from the voter to MIPS1(2) 01 - Send a ‘0’ reset signal to MIPS1(2) 10 - Send a ‘1’ reset signal to MIPS1(2) 11 - Send a ‘1’ reset signal to MIPS1(2)
f_loop	Temporary storage used to hold the value of the current loop iteration during TMR to TSR and TSR to TMR transitions.

Table 2 – *Continued on next page*

Table 2 – *Continued from previous page*

Name	Description
	This value may be updated to accomodate these transitions
f_loop1	Temporary storage used to hold the value of the current loop iteration during TMR to TSR and TSR to TMR transitions. This value is not updated to accomodate these transitions
f_TEMP_ADDRESS	Stores the offset from the begininig of TSR save/recovery memory to the active save/recovery point in memory, then added to the save/recovery memory start point and the constant loop counter location offset
f_instr_count	Count the number of instructions since the last system reset or TMR Error. Returns to 0 upon reset or TMR Error
f_NEXT_INSTR	Stores the value of i_NEXT_INSTR
f_err_flag	Indicates that TSR MIPS has encountered an error when 1
f_rec_flag	Indicates that TSR MIPS is attempting to create a save/restore when 1

IV. Finite State Machine (FSM)

Table 3 shows the states in the AHR Controller Finite State Machine (FSM). The table shows the current state, next state, description, and condition upon which the current state transitions to the next state. States 0 and 1 represent normal TMR MIPS operation. State 2 is entered when TMR MIPS encounters an error. States 3 through 24 are the states that transition operations from TMR to TSR. State 25 represents normal TSR MIPS operation. Special handling is required when the program is completed while operating in TSR and states 26 to 28 facilitate this. States 29 through 52 are the states that transition from TSR to TMR.

The transition from TMR to TSR is only permitted to occur at the beginning of loops because there is no one-to-one mapping for internal registers, temporary memory, and save/restore point data between TMR and TSR, except for the loop counter. The registers and save/recovery memory containing the register values at the active save/recovery point will also not match because TMR allows 29 user defined registers while TSR only allows 14 (these counts exclude the loop counter and the zero register). While permanent memory locations are the same for TMR and TSR, any temporary memory usage will not. Variables stored to temporary memory by TMR and TSR will not match. When loops begin, the values of the registers are yet-to-be determined in the sense that normal program operation will overwrite the values in the registers to be the correct values for TMR or TSR operation, so copying the loop counter value from TMR to TSR or vice versa and starting at the beginning of that loop will result in correct transition between operating modes.

Table 3. AHR Controller FSM States

Current State	Next State	Transition Condition	Description
FSM_0	FSM_1	(i_NEXT_INSTR = 1 and f_NEXT_INSTR = 0)	Idle state. Waiting for TMR Voter next instruction signal
FSM_0	FSM_2	i_TMR_ERROR = 1	Idle state. Waiting for TMR error to occur
FSM_0	FSM_3	(f_instr_count \geq k_switch_point and i_MEM_READ = 1 and i_MEM_ADDRESS = k_TMR_LOOP_START)	Idle state. Waiting to reach point at which TMR to TSR transition occurs
FSM_1	FSM_0	None	Increment f_instruction_count
FSM_2	FSM_0	i_TMR_ERROR = 0	Wait for TMR error to be resolved
FSM_3	FSM_4	i_MEM_READY = 1	Start transition from TMR MIPS to TSR MIPS. Wait for memory ready signal
FSM_4	FSM_5	i_MEM_READY = 0	Provide TMR Voter command to write loop count to TSR save/recovery memory location 14. Wait for memory read signal to return to 0.
FSM_5	FSM_6	i_MEM_READ = 0	Wait for TMR Voter ready signal signal to return to 0.
FSM_6	FSM_2	i_TMR_ERROR = 1	Wait for TMR error to occur
FSM_6	FSM_7	i_MEM_WRITE = 1	Wait for TMR Voter write signal signal
FSM_7	FSM_8	i_MEM_WRITE = 0	Wait for TMR Voter write signal signal to return to 0. Store the loop value presented as i_MEM_IN to f_loop and f_loop1
FSM_8	FSM_9	None	Add 1 to f_loop, but leave f_loop1

Table 3 – *Continued on next page*

Table 3 – *Continued from previous page*

Current State	Next State	Transition Condition	Description
			unchanged
FSM_9	FSM_10	i_MEMORY_READY = 1	Write f_loop to TSR save/recovery memory location 14. Wait for memory ready signal
FSM_10	FSM_11	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_11	FSM_12	i_MEMORY_READY = 1	Write f_loop to TSR save/recovery memory location 29. Wait for memory ready signal
FSM_12	FSM_13	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_13	FSM_14	i_MEMORY_READY = 1	Write active save/recovery point to TSR save/recovery memory location 30. Wait for memory ready signal
FSM_14	FSM_15	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_15	FSM_16	None	Reset all MIPS Processors
FSM_16	FSM_17	i_MEMORY_READ0 = 1	Wait for MIPS0 read signal
FSM_17	FSM_18	i_MEMORY_READ0 = 0	Send LW R31 0 command to MIPS 0. Wait for MIPS0 read signal to return to 0
FSM_18	FSM_19	i_MEMORY_READ0 = 1	Wait for MIPS0 read signal
FSM_19	FSM_20	i_MEMORY_READ0 = 0	Send f_loop1 to MIPS 0. Wait for MIPS0 read signal to return to 0

Table 3 – *Continued on next page*

Table 3 – *Continued from previous page*

Current State	Next State	Transition Condition	Description
FSM_20	FSM_21	i_MEMORY.READ0 = 1	Wait for MIPS0 read signal
FSM_21	FSM_22	i_MEMORY.READ0 = 0	Send ADDI R31 R30 0 to MIPS 0. Wait for MIPS0 read signal to return to 0
FSM_22	FSM_23	i_MEMORY.READ0 = 1	Wait for MIPS0 read signal
FSM_23	FSM_24	i_MEMORY.READ0 = 0	Send BEQ R0 R0 TSR Branch Distance to MIPS0. Wait for MIPS0 read signal to return to 0
FSM_24	FSM_25	i_MEMORY.READ0 = 1	Wait for MIPS0 read signal. Once in FSM_25, normal TSR operations begin
FSM_25	FSM_25a	i_MEMORY.READ0 = 1 and i_MEMORY.ADDRESS0 = k_TSRECOVERY and f_err_flag = 0	Wait for MIPS0 read signal, MIPS0 to read an instruction from the recovery code, and the error flag to be 0. This is the first error to occur since the start of the TSR program or the creation of the last save/restore point
FSM_25a	FSM_25	i_MEMORY.READ0 = 0	Wait for MIPS0 read singal to return to 0. This ensures that the read operation is completed and the error will not trigger TMR recovery
FSM_25	FSM_25	i_MEMORY.READ0 = 1 and i_MEMORY.ADDRESS0 = k_TSRSAVE and	Wait for MIPS0 read signal and MIPS0 to read an instruction

Table 3 – *Continued on next page*

Table 3 – *Continued from previous page*

Current State	Next State	Transition Condition	Description
			from the save/restore creation code. Set f_rec_flag = 1
FSM_25	FSM_25	i_MEMORY.READ0 = 1 and i_MEMORY.ADDRESS0 != k TSRMLS-END and f_rec_flag = 1	Wait for MIPS0 read signal, MIPS0 to read an instruction from the TSR instruction set, and thre recovery flag to be 1. TSR has successfully created a new save/restore point after an error. Set the f_err_flag = 0 and the f_rec_flag = 0
FSM_25	FSM_26	i_MEMORY.DONE = 1	Wait for memory done signal
FSM_26	FSM_27	i_MEMORY.READ0 = 1	The program is complete. Without appropriate intervention, MIPS0 will reset and try to read address zero (TMR instructions) rather than the TSR instructions. Interrupt communications between MIPS0 and Memory. Wait for MIPS0 Read Signal after reset. Set the f_err_flag = 0 and the f_rec_flag = 0
FSM_27	FSM_28	i_MEMORY.READ0 = 0	Send branch instruction to branch to start of TSR instructions to MIPS0. Wait for MIPS0 read signal to return to 0
FSM_28	FSM_25	i_MEMORY.READ0 = 1	Wait for MIPS0 read signal

Table 3 – *Continued on next page*

Table 3 – *Continued from previous page*

Current State	Next State	Transition Condition	Description
			to resume normal TSR operation
FSM_25	FSM_29	i_MEMORY_READ0 = 1 and i_MEMORY_ADDRESS0 = k_TSRECOVERY and f_err_flag = 1	Wait for MIPS0 read signal, MIPS0 to read an instruction from the recovery code, and the error flag to be 1. A second error has occurred before save/restore point creation could be completed
FSM_29	FSM_30	i_MEMORY_READY = 0	Intercept all communications from memory to MIPS0. Wait for memory ready signal to return to 0. Reset MIPS0
FSM_30	FSM_31	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_31	FSM_32	i_MEMORY_READY = 1	Read active save/recovery point from memory and wait for memory ready signal
FSM_32	FSM_33	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0. Store i_MEMORY_IN to f_TEMP_ADDRESS to keep track of the active save/recovery memory location
FSM_33	FSM_34	i_MEMORY_READY = 1	Read active save/recovery loop counter from memory and wait for memory ready signal
FSM_34	FSM_35	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0. Store the loop value

Table 3 – *Continued on next page*

Table 3 – *Continued from previous page*

Current State	Next State	Transition Condition	Description
			presented as i_MEMORY_IN to f_loop and f_loop1
FSM_35	FSM_36	None	Subtract 1 from f_loop, but leave f_loop1 unchanged
FSM_36	FSM_37	i_MEMORY_READY = 1	Write f_loop to save/recovery memory location 30. Wait for memory ready signal
FSM_37	FSM_38	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_38	FSM_38	i_MEMORY_READY = 1	Write f_loop to save/recovery memory location 62. Wait for memory ready signal
FSM_39	FSM_40	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_40	FSM_41	i_MEMORY_READY = 1	Write the memory address for the start of the TMR instruction loop (2) to recovery memory location 31. Wait for memory ready signal
FSM_41	FSM_42	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_42	FSM_43	i_MEMORY_READY = 1	Write the memory address for the start of the TMR instruction loop (2) to recovery memory location 63. Wait for memory ready signal
FSM_43	FSM_44	i_MEMORY_READY = 0	Wait for memory ready signal

Table 3 – *Continued on next page*

Table 3 – *Continued from previous page*

Current State	Next State	Transition Condition	Description
			to return to 0
FSM_44	FSM_45	i_MEMORY_READY = 1	Write active save/recovery point to recovery memory location 64. Wait for memory ready signal
FSM_45	FSM_46	i_MEMORY_READY = 0	Wait for memory ready signal to return to 0
FSM_46	FSM_47	i_MEMORY_READ = 1	Allow TMR MIPS operations to begin. Wait for voter read signal
FSM_47	FSM_48	i_MEMORY_READ = 0	Send LW R31 R0 0 instruction to the TMR Voter. Wait for voter read signal to return to 0
FSM_48	FSM_49	i_MEMORY_READ = 1	Wait for voter read signal
FSM_49	FSM_50	i_MEMORY_READ = 0	Send f_loop to the TMR Voter. to load the loop counter into R31 Wait for voter read signal to return to 0
FSM_50	FSM_51	i_MEMORY_READ = 1	Wait for voter read signal
FSM_51	FSM_52	i_MEMORY_READ = 0	Send NOP command to Voter so TMR MIPS can proceed to instruction 2, the beginning of TMR MIPS instruction loop
FSM_52	FSM_0	None	Begin normal TMR operations

Table 4. AHR Controller Outputs

Current State	Outputs
FSM_0	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 00 f_MEMORY_WRITE_SEL = 00 f_MEMORY_ADDRESS_SEL = 00 f_MEMORY_READY_SEL = 00 f_MEMORY_DONE_SEL = 00 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_1	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 00 f_MEMORY_WRITE_SEL = 00 f_MEMORY_ADDRESS_SEL = 00 f_MEMORY_READY_SEL = 00 f_MEMORY_DONE_SEL = 00 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_2	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 00 f_MEMORY_WRITE_SEL = 00 f_MEMORY_ADDRESS_SEL = 00 f_MEMORY_READY_SEL = 00 f_MEMORY_DONE_SEL = 00 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_3	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 00 f_MEMORY_WRITE_SEL = 00 f_MEMORY_ADDRESS_SEL = 00 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_4	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = SW R31 R0 save/recovery memory location 14 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 11 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_5	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = SW R31 R0 save/recovery memory location 14 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_6	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = SW R31 R0 save/recovery memory location 14 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_7	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 10 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_8	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_9	f_MEMORY_ADDRESS = Save/recovery memory location 14 f_MEMORY_IN = f_loop f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_10	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_11	f_MEMORY_ADDRESS = Save/recovery memory location 29 f_MEMORY_IN = f_loop f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_12	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_13	f_MEMORY_ADDRESS = Save/recovery memory location 30 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 00
FSM_14	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 00 f_MEMORY_RESET12_SEL = 00
FSM_15	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_16	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 11
FSM_17	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = LW R31 R0 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 11 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_18	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = LW R31 R0 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 11
FSM_19	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = f_loop1 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 11 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_20	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = f_loop1 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 11
FSM_21	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = ADDI R30 R31 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 11 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_22	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = ADDI R30 R31 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 11
FSM_23	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = BEQ R0 R0 TSR Branch Distance f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 11 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_24	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = BEQ R0 R0 TSR Branch Distance f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 11
FSM_25	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 01 f_MEMORY_WRITE_SEL = 01 f_MEMORY_ADDRESS_SEL = 01 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 01 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 01

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_25a	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 01 f_MEMORY_WRITE_SEL = 01 f_MEMORY_ADDRESS_SEL = 01 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 01 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 01 f_MEMORY_RESET12_SEL = 11
FSM_26	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_27	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = BEQ R0 R0 TSR Branch Distance f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 11 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 11
FSM_28	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = BEQ R0 R0 TSR Branch Distance f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_29	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_30	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_31	f_MEMORY_ADDRESS = Save/recovery memory location 30 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 11 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_32	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_33	f_MEMORY_ADDRESS = Save/recovery memory location 14 + f_TEMP_ADDRESS f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 11 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_34	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_35	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_36	f_MEMORY_ADDRESS = Save/recovery memory location 30 f_MEMORY_IN = f_loop f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_37	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_38	f_MEMORY_ADDRESS = Save/recovery memory location 62 f_MEMORY_IN = f_loop f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_39	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_40	f_MEMORY_ADDRESS = Save/recovery memory location 31 f_MEMORY_IN = TMR loop start address f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_41	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_42	f_MEMORY_ADDRESS = Save/recovery memory location 63 f_MEMORY_IN = TMR loop start address f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_43	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_44	f_MEMORY_ADDRESS = Save/recovery memory location 64 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 11 f_MEMORY_ADDRESS_SEL = 11 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 11
FSM_45	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 11 f_MEMORY_READY0_SEL = 10 f_MEMORY_READY12_SEL = 1 f_MEMORY_RESET0_SEL = 11 f_MEMORY_RESET12_SEL = 11
FSM_46	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 01
FSM_47	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = LW R31 R0 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 11 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 01
FSM_48	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 01
FSM_49	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = f_loop f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 11 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 01
FSM_50	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 01
FSM_51	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = NOP f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 11 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10 f_MEMORY_RESET12_SEL = 01
FSM_52	f_MEMORY_ADDRESS = 0 f_MEMORY_IN = 0 f_MEMORY_OUT = 0 f_MEMORY_OUT0 = 0 f_MEMORY_READ_SEL = 10 f_MEMORY_WRITE_SEL = 10 f_MEMORY_ADDRESS_SEL = 10 f_MEMORY_READY_SEL = 01 f_MEMORY_DONE_SEL = 01 f_MEMORY_READY0_SEL = 00 f_MEMORY_READY12_SEL = 0 f_MEMORY_RESET0_SEL = 10

Table 4 – *Continued on next page*

Table 4 – *Continued from previous page*

Current State	Outputs
	f_MEMORY_RESET12_SEL = 01

V. Figures Illustrating AHR Controller Operation

Figure 1 shows the external connections to the Basic MIPS processor, excluding the clock and reset inputs. The inputs are on the left and the outputs are on the right. Signals with an “i_” preceding them are input signals and those with an “o_” preceding them are output signals.




Figure 1. Basic MIPS Inputs and Outputs

Figure 2 shows how Basic MIPS processors are connected to the TMR Voter and Memory at a high-level where the individual memory access and memory response signals are replaced by single lines for simplicity.




Figure 2. TMR MIPS High-Level Block Diagram

Figure 3 shows a detailed view of the interconnections between the Basic MIPS processors, TMR Voter, and Memory. This figure illustrates each individual connecting wire. The elongated hexagon blocks are used to label signals. If the routing of these signals were shown in the figure, it would be very difficult to discern where all of the signals were connecting. The gates used to determine the reset signals to be sent to the Basic MIPS processors are two and three input OR gates. The *i_clk* inputs on the Basic MIPS processors and TMR Voter are connected to the master clock and the *i_reset* signal on the TMR Voter is connected to the master reset (*i_RESET*).




Figure 3. TMR MIPS Detailed Block Diagram

Figure 4 illustrates how the AHR Controller is integrated into the Basic MIPS, TMR Voter, and Memory structure. The logic determining the reset signals to be sent to the individual Basic MIPS processors has been integrated into the AHR Controller. Signal wires that cross over one another do not connect to one another. Signal wires that intersect at a “T” are connected and represent the same signal. This is true for the MEM_READ0, MEM_WRITE0, MEM_ADDRESS0, and MEM_IN0 signals. The i_clk inputs on the Basic MIPS processors, TMR Voter, and AHR Controller are connected to the master clock and the i_reset signals on the TMR Voter and AHR Controller are connected to the master reset (i_RESET).




Figure 4. AHR MIPS Detailed Block Diagram

Figure 5 shows the internals of the AHR Controller. The state machine determines the control signals which are used to determine the outputs to the Basic MIPS processors, the TMR Voter, and Memory. The state machine control signals were previously described in Table 4. The elongated pentagons with tips pointing to the right are used to denote input signals. The elongated pentagons with tips pointing to the left denote output signals. The trapezoids in this figure represent multiplexers. The top input on the left side of the two input multiplexers is the 0 input and the bottom input is the 1 input. Similarly, the inputs are the 00, 01, 10, and 11 inputs from top to bottom on the left side of the four input multiplexers. The select signals shown as connecting to the bottom of the multiplexers determine which input is passed through the multiplexer such that a 0 signal passes the 0 input, a 1 signal passes the 1 input, a 00 signal passes the 00 input, a 01 signal passes the 01 input, and so on.




Figure 5. AHR Controller Detailed Block Diagram

Appendix A. AHR Controller VHDL Code

This appendix provides an example of the Adaptive-Hybrid Redundancy (AHR) Controller. This voter has been customized so so that it knows the start of TMR MIPS and TSR MIPS instructions in memory and switches from TMR to TSR mode after 15,000 instructions are processed without error. The start of the TMR MIPS program is always memory location 0 and the start of the TMR MIPS program loop is indicated by $k_TMR_LOOP_START$. The start of the TSR MIPS program is indicated by $k_TSR_START_BRANCH$ while the start of the TSR MIPS program loop is indicated by $k_TSR_LOOP_START_BRANCH$. The transition point is set by the k_switch_point variable. The AHR Controller also has knowledge of where the TSR MIPS error recovery instructions($k_TSR_RECOVERY$) and save/restore point creation instructions (k_TSR_SAVE) reside in memory. It has also been customized to point to a specific memory location for the save/restore point. This value is set by the $k_mem_location$ variable.

```
1  --| AHR_Controller_v2_Test1001.vhd
2  --| Author: Nicolas Hamilton using write_AHR_Controller_v2.m
3  --| Created: 23 July 2019 at 20:19:02
4  --| Switch between TMR MIPS and TSR MIPS operation depending
5  --| on the radiation
6  --| environment. Starts operating in TMR MIPS. If no errors
7  --| occur over a
8  --| predefined time period , automatically switches to
9  --| operating in TSR MIPS.
10 --| If an error occurs while operating in TSR MIPS,
11 --| automatically switches to
12 --| TMR MIPS.
13 library IEEE;
14 use IEEE.std_logic_1164.all;
15 use IEEE.numeric_std.all;

entity AHR_Controller_v2_Test1001 is
    port ( i_clk          : in  std_logic;
           i_reset        : in  std_logic;
```

```

17      i_NEXT_INSTR    : in std_logic;
— From TMR Voter — used to determine next state
18      i_TMR_ERROR     : in std_logic;
— From TMR Voter — used to determine next state
19      i_MEM_READ      : in std_logic;
— From TMR Voter — used to determine next state —
controller can modify this signal
20      i_MEM_WRITE     : in std_logic;
— From TMR Voter — used to determine next state —
controller can modify this signal
21      i_MEM_ADDRESS   : in std_logic_vector(31 downto 0);
— From TMR Voter — used to determine next state —
controller can modify this signal
22      i_MEM_IN        : in std_logic_vector(31 downto 0);
— From TMR Voter —
controller can modify this signal
23      i_MEM_READY     : in std_logic;
— From Memory — used to determine next state —
controller can modify this signal
24      i_MEM_OUT        : in std_logic_vector(31 downto 0);
— From Memory —
controller can modify this signal
25      i_MEM_DONE       : in std_logic;
— From Memory —
controller can modify this signal
26      i_MEM_READ0      : in std_logic;
— From MIPS0 — used to determine next state —
controller can modify this signal
27      i_MEM_WRITE0     : in std_logic;
— From MIPS0 —
controller can modify this signal
28      i_MEM_ADDRESS0  : in std_logic_vector(31 downto 0);
— From MIPS0 — used to determine next state —
controller can modify this signal
29      i_MEM_IN0        : in std_logic_vector(31 downto 0);
— From MIPS0 —
controller can modify this signal
30      i_MEM_READY0     : in std_logic;
— From Voter —
controller can modify this signal
31      i_MEM_OUT0       : in std_logic_vector(31 downto 0);
— From Voter —
controller can modify this signal

```

```

31      i_RESET0          : in  std_logic;
      — From Voter
      controller can modify this signal
      i_MEMREADY1    : in  std_logic;
      — From Voter
      controller can modify this signal
      i_MEM_OUT1     : in  std_logic_vector(31 downto 0);
      — From Voter
      controller can modify this signal
      i_RESET1        : in  std_logic;
      — From Voter
      controller can modify this signal
      i_MEMREADY2    : in  std_logic;
      — From Voter
      controller can modify this signal
      i_MEM_OUT2     : in  std_logic_vector(31 downto 0);
      — From Voter
      controller can modify this signal
      i_RESET2        : in  std_logic;
      — From Voter
      controller can modify this signal
      o_MEMORYREAD   : out std_logic;
      — To Memory
      o_MEMORYWRITE   : out std_logic;
      — To Memory
      o_MEMORYADDRESS : out std_logic_vector(31 downto 0);
      — To Memory
      o_MEMORYIN      : out std_logic_vector(31 downto 0);
      — To Memory
      o_MEMORYREADY   : out std_logic;
      — To TMR Voter
      o_MEMORYOUT     : out std_logic_vector(31 downto 0);
      — To TMR Voter
      o_MEMORYDONE    : out std_logic;
      — To TMR Voter
      o_MEMORYREADY0  : out std_logic;
      — To MIPS0
      o_MEMORYOUT0    : out std_logic_vector(31 downto 0);
      — To MIPS0
      o_RESET0         : out std_logic;
      — To MIPS0
      o_MEMORYREADY1  : out std_logic;
      — To MIPS1

```

```

49      o_MEMORY_OUT1      : out std_logic_vector(31 downto 0);
— To MIPS1
50      o_RESET1           : out std_logic;
— To MIPS1
51      o_MEMORY_READY2    : out std_logic;
— To MIPS2
52      o_MEMORY_OUT2      : out std_logic_vector(31 downto 0);
— To MIPS2
53      o_RESET2           : out std_logic);
— To MIPS2
54
end AHR_Controller_v2_Test1001;

55
architecture a_AHR_Controller_v2_Test1001 of
AHR_Controller_v2_Test1001 is
—| Declare components
— 2-input 1-bit mux
56 component myMUX2_1 is
57     port ( i_0 : in std_logic;
58             i_1 : in std_logic;
59             i_S : in std_logic;
60             o_Z : out std_logic
61             );
62
63 end component;

64
65
— 2-input 32-bit mux
66 component myMUX2_N is
67     generic ( m_width : integer := 32);
68     port ( i_0 : in std_logic_vector(m_width-1 downto 0);
69             i_1 : in std_logic_vector(m_width-1 downto 0);
70             i_S : in std_logic;
71             o_Z : out std_logic_vector(m_width-1 downto 0)
72             );
73
74 end component;
— 4-input 1-bit mux
75 component myMUX4_1 is
76     port ( i_0 : in std_logic;
77             i_1 : in std_logic;
78             i_2 : in std_logic;
79             i_3 : in std_logic;
80             i_S : in std_logic_vector(1 downto 0);
81             o_Z : out std_logic
82             );
83
84 end component;

```

```

87 --| Create state machine types
88   -- Create states for the controller finite state machine
89   type sm_c fsm is (s_c fsm_0 , s_c fsm_1 , s_c fsm_2 , s_c fsm_3 ,
90                     s_c fsm_4 ,
91                     s_c fsm_5 , s_c fsm_6 , s_c fsm_7 , s_c fsm_8 ,
92                     s_c fsm_9 ,
93                     s_c fsm_10 , s_c fsm_11 , s_c fsm_12 , s_c fsm_13 ,
94                     s_c fsm_14 ,
95                     s_c fsm_15 , s_c fsm_16 , s_c fsm_17 , s_c fsm_18 ,
96                     s_c fsm_19 ,
97                     s_c fsm_20 , s_c fsm_21 , s_c fsm_22 , s_c fsm_23 ,
98                     s_c fsm_24 ,
99                     s_c fsm_25 , s_c fsm_26 , s_c fsm_27 , s_c fsm_28 ,
100                    s_c fsm_29 ,
101                    s_c fsm_30 , s_c fsm_31 , s_c fsm_32 , s_c fsm_33 ,
102                    s_c fsm_34 ,
103                    s_c fsm_35 , s_c fsm_36 , s_c fsm_37 , s_c fsm_38 ,
104                    s_c fsm_39 ,
105                    s_c fsm_40 , s_c fsm_41 , s_c fsm_42 , s_c fsm_43 ,
106                    s_c fsm_44 ,
107                    s_c fsm_45 , s_c fsm_46 , s_c fsm_47 , s_c fsm_48 ,
108                    s_c fsm_49 ,
109                    s_c fsm_50 , s_c fsm_51 , s_c fsm_52 , s_c fsm_25a )
110 ;
111

112   -- Initialize the controller finite state machine register
113   signal f_c fsm_state : sm_c fsm := s_c fsm_0 ;

114 --| Define Signals
115   -- Counts instructions to determine when to transition
116   -- from TMR to TSR
117   signal f_instr_count : unsigned(31 downto 0) := (others =>
118                                         '0');

119   -- Signals to determine status of TSR error recovery
120   -- progress
121   signal f_err_flag : std_logic := '0';
122   signal f_rec_flag : std_logic := '0';

123   -- Used to store the current iteration of the program loop
124   -- when switching from TMR to TSR or vice versa - modified
125   -- as needed

```

```

113 signal f_loop : unsigned(31 downto 0) := (others => '0') ;
— Used to store an unaltered copy of the current
iteration of the program loop when switching from TMR to
TSR or vice versa
115 signal f_loop1 : unsigned(31 downto 0) := (others => '0') ;

117 — Signal used to determine last value of i_NEXT_INSTR
signal
118 signal f_NEXT_INSTR : std_logic := '0';

119 — Registers for holding output values when temporary
values are needed
120 — Outputs to Memory
121 signal fMEM_ADDRESS : std_logic_vector(31 downto 0)
:= (others => '0') ;
122 signal fMEM_IN : std_logic_vector(31 downto 0) :=
(others => '0') ;
— Outputs to Voter
123 signal fMEM_OUT : std_logic_vector(31 downto 0)
:= (others => '0') ;
— Outputs to MIPS Processors
124 signal fMEM_OUT0 : std_logic_vector(31 downto 0)
:= (others => '0') ;

125 — Intermediate address used for accessing recovery memory
126 signal fTEMP_ADDRESS : std_logic_vector(31 downto 0);

127 — Wires for routing intermediate output values
128 signal wMEM_ADDRESS : std_logic_vector(31 downto 0);
129 signal wMEM_IN : std_logic_vector(31 downto 0);
130 signal wMEM_READY : std_logic;
131 signal wMEM_OUT : std_logic_vector(31 downto 0);
132 signal wMEM_DONE : std_logic;
133 signal wMEM_OUT0 : std_logic_vector(31 downto 0);
134 signal wTMR_RESET0 : std_logic;
135 signal wTMR_RESET1 : std_logic;
136 signal wTMR_RESET2 : std_logic;
137 signal wTMR_RESET0a : std_logic;
138 signal wTMR_RESET1a : std_logic;
139 signal wTMR_RESET2a : std_logic;
140 signal wMEM_RESET1 : std_logic;
141 signal wMEM_RESET2 : std_logic;

```

```

— Registers for controlling flow of outputs
149 — f_MEMORY_SEL selects what read signal should be
      output to memory
      — 00 – Voter Pass through
      — 01 – MIPS0 Pass Through
      — 10 – 0
      — 11 – 1
151   signal f_MEMORY_SEL : std_logic_vector(1 downto 0) :=
      (others => '0');

153
— f_MEMORY_WRITE_SEL selects what write and data signals
      should be output to memory
155   — 00 – Voter Pass through
      — 01 – MIPS0 Pass Through
157   — 10 – 0
      — 11 – 1
159   signal f_MEMORY_WRITE_SEL : std_logic_vector(1 downto 0) :=
      (others => '0');

161
— f_MEMORY_ADDRESS_SEL selects what address signal should be
      output to memory
163   — 00 – Voter Pass through
      — 01 – MIPS0 Pass Through
165   — 10 – Controller Data Override
      — 11 – Controller Data Override
167   signal f_MEMORY_ADDRESS_SEL : std_logic_vector(1 downto 0) :=
      (others => '0');

169
— f_MEMORY_READY_SEL selects what memory ready and data
      signals should be output to the voter
171   — 00 – Memory Pass Through
      — 01 – 0
173   — 10 – 1
      — 11 – 1
175   signal f_MEMORY_READY_SEL : std_logic_vector(1 downto 0) :=
      (others => '0');

177
— f_MEMORY_DONE_SEL selects what done signal should be
      output to the voter
179   — 00 – Memory Pass Through
      — 01 – 0
      — 10 – 1
      — 11 – 1
181

```

```

    signal f_MEMORY_SEL : std_logic_vector(1 downto 0) := (
      others => '0');

183
    — f_MEMORY_SEL selects what ready and data signals
    — should be output to MIPS0
    — 00 – Voter Pass Through
    — 01 – Memory Pass Through
185
    — 10 – 0
    — 11 – 1
187
    signal f_MEMORY_SEL : std_logic_vector(1 downto 0) := (
      others => '0');

189
    — f_MEMORY12_SEL selects what ready and data signals
    — should be output to MIPS1 and MIPS2
    — 0 – Voter Pass Through
191
    — 1 – 0
193
    signal f_MEMORY12_SEL : std_logic := '0';

195
    — f_MEMORY_RESET0_SEL selects what reset signal should be
    — output to MIPS0
197
    — 00 – Voter Pass Through
    — 01 – Memory Pass Through
199
    — 10 – 0
    — 11 – 1
201
    signal f_MEMORY_RESET0_SEL : std_logic_vector(1 downto 0) := (
      others => '0');

203
    — f_MEMORY_RESET12_SEL selects what reset signal should be
    — output to MIPS1 and MIPS2
    — 00 – Voter Pass Through
205
    — 01 – 0
    — 10 – 1
207
    — 11 – 1
209
    signal f_MEMORY_RESET12_SEL : std_logic_vector(1 downto 0) := (
      others => '0');

211
    — Define Constants
212
    — Constant used to compare instruction counter against
213
    constant k_switch_point : unsigned(31 downto 0) := "
      00000000000000000000000001000111"; —71
      —"0000000000000000000000011101010011000"; —15,000

```

```

215 — Location at which backup memory starts
216 constant k_mem_location : std_logic_vector(31 downto 0) :=
217   "00000000000000000000000010111001000";
218 — Important backup memory locations
219 constant k_14_16 : std_logic_vector(15 downto 0) := "
220   0000000000111000";
221 constant k_02_32 : std_logic_vector(31 downto 0) := "
222   000000000000000000000000000000001000";
223 constant k_14_32 : std_logic_vector(31 downto 0) := "
224   00000000000000000000000000000000111000";
225 constant k_29_32 : std_logic_vector(31 downto 0) := "
226   000000000000000000000000000000001110100";
227 constant k_30_32 : std_logic_vector(31 downto 0) := "
228   000000000000000000000000000000001111000";
229 constant k_31_32 : std_logic_vector(31 downto 0) := "
230   000000000000000000000000000000001111100";
231 constant k_62_32 : std_logic_vector(31 downto 0) := "
232   0000000000000000000000000000000011111000";
233 constant k_63_32 : std_logic_vector(31 downto 0) := "
234   0000000000000000000000000000000011111100";
235 constant k_64_32 : std_logic_vector(31 downto 0) := "
236   00000000000000000000000000000000100000000";
237 constant k_mem_location14_16 : std_logic_vector(15 downto
238   0) := std_logic_vector(unsigned(k_mem_location(15 downto
239   0)) + unsigned(k_14_16));
240 constant k_mem_location02_32 : std_logic_vector(31 downto
241   0) := std_logic_vector(unsigned(k_mem_location) + unsigned
242   (k_02_32));
243 constant k_mem_location14_32 : std_logic_vector(31 downto
244   0) := std_logic_vector(unsigned(k_mem_location) + unsigned
245   (k_14_32));
246 constant k_mem_location29_32 : std_logic_vector(31 downto
247   0) := std_logic_vector(unsigned(k_mem_location) + unsigned
248   (k_29_32));
249 constant k_mem_location30_32 : std_logic_vector(31 downto
250   0) := std_logic_vector(unsigned(k_mem_location) + unsigned
251   (k_30_32));
252 constant k_mem_location31_32 : std_logic_vector(31 downto
253   0) := std_logic_vector(unsigned(k_mem_location) + unsigned
254   (k_31_32));
255 constant k_mem_location62_32 : std_logic_vector(31 downto
256   0) := std_logic_vector(unsigned(k_mem_location) + unsigned
257   (k_62_32));

```

```

constant k_mem_location63_32 : std_logic_vector(31 downto
0) := std_logic_vector(unsigned(k_mem_location) + unsigned
(k_63_32));
235 constant k_mem_location64_32 : std_logic_vector(31 downto
0) := std_logic_vector(unsigned(k_mem_location) + unsigned
(k_64_32));

237 — Additional constants
constant k_20_32 : std_logic_vector (31 downto 0) := "
0000000000000000000000000000000010100";
239

241 — Location at which TMR loop starts
constant k_TMR_LOOP_START : std_logic_vector(31 downto 0)
:= "000000000000000000000000000000001000";
243 — Location at which TSR starts
constant k_TSRLSTART_BRANCH : std_logic_vector(15 downto
0) := "0000000000111010";
245 — Location at which TSR loop starts
constant k_TSRLLOOPSTART_BRANCH : std_logic_vector(15
downto 0) := "0000000000111100";
247 — Location at which TSR Error Recovery Code Starts
constant k_TSRECOVERY : std_logic_vector(31 downto 0) :=
"00000000000000000000000010010011000";
249 — Location at which TSR Save/Restore Creation Point Code
Starts
constant k_TSRSAVE : std_logic_vector(31 downto 0) := "
0000000000000000000000001011101100";
251 — Location at which TSR Code Ends
constant k_TSRENDD : std_logic_vector(31 downto 0) := "
0000000000000000000000001011001000";
253

255 — Zero constants
constant k_zero_1 : std_logic := '0';
constant k_zero_32 : std_logic_vector(31 downto 0) := (
others => '0');

257 — One constant
259 constant k_one_1 : std_logic := '1';

261 — Constant used to access the 64th memory location (0-30=
R1-R31, 31=PC, 32-62=R1-R31, 63=PC, 64=sav_point)
constant k_256_32 : std_logic_vector(31 downto 0) := "

```

```

263      0000000000000000000000000000000010000000000" ;
264      — Constant used to access the 32nd memory location (0–30=
265      R1–R31, 31=PC, 32–62=R1–R31, 63=PC, 64=sav_point)
266      constant k_128_16 : std_logic_vector(15 downto 0) := "
267      0000000010000000" ;
268      — Constant used to access the 31st memory location (0–30=
269      R1–R31, 31=PC, 32–62=R1–R31, 63=PC, 64=sav_point)
270      constant k_124_32 : std_logic_vector(31 downto 0) := "
271      000000000000000000000000000000001111100" ;
272      — Constant used to access the 63rd memory location (0–30=
273      R1–R31, 31=PC, 32–62=R1–R31, 63=PC, 64=sav_point)
274      constant k_252_32 : std_logic_vector(31 downto 0) := "
275      0000000000000000000000000000000011111100" ;

276 begin
277   w_TMR_RESET0 <= i_RESET0 or i_MEM_DONE; — Reset MIPS0 on
278   a Voter Reset0 signal or memory DONE signal
279   w_TMR_RESET1 <= i_RESET1 or i_MEM_DONE; — Reset MIPS1 on
280   a Voter Reset1 signal or memory DONE signal
281   w_TMR_RESET2 <= i_RESET2 or i_MEM_DONE; — Reset MIPS2 on
282   a Voter Reset2 signal or memory DONE signal

283   — Assign output reset signals
284   o_RESET0 <= w_TMR_RESET0a or i_reset;
285   o_RESET1 <= w_TMR_RESET1a or i_reset;
286   o_RESET2 <= w_TMR_RESET2a or i_reset;

287   — MUX to determine the memory read signal to be sent to
288   — memory
289   u_myMUX_MEMORYREAD: myMUX4_1
290     port map ( i_0 => i_MEM_READ,
291                 i_1 => i_MEM_READ0,
292                 i_2 => k_zero_1 ,
293                 i_3 => k_one_1 ,
294                 i_S => f_MEM_READ_SEL,
295                 o_Z => o_MEM_READ);

296   — MUX to determine the memory write signal to be sent to
297   — memory
298   u_myMUX_MEMORYWRITE: myMUX4_1
299     port map ( i_0 => i_MEM_WRITE,
300                 i_1 => i_MEM_WRITE0,
301                 i_2 => k_zero_1 ,
302                 i_3 => k_one_1 );

```

```

295      i_3 => k_one_1 ,
296      i_S => f_MEMORY_WRITE_SEL,
297      o_Z => o_MEMORY_WRITE) ;

298
299      — MUX to determine the memory address signal to be sent
300      to memory – selects between Voter or MIPS 0 – intermediate
301      selector
302      u_myMUX_MEMORY_ADDRESS_Intermediate: myMUX2_N
303          generic map (m_width => 32)
304          port map ( i_0 => i_MEMORY_ADDRESS,
305                      i_1 => i_MEMORY_ADDRESS0,
306                      i_S => f_MEMORY_ADDRESS_SEL(0) ,
307                      o_Z => w_MEMORY_ADDRESS) ;

308
309      — MUX to determine the memory address signal to be sent
310      to memory – selects between output of Voter or MIPS 0
311      selector MUX and the controller override
312      u_myMUX_MEMORY_ADDRESS: myMUX2_N
313          generic map (m_width => 32)
314          port map ( i_0 => w_MEMORY_ADDRESS,
315                      i_1 => f_MEMORY_ADDRESS,
316                      i_S => f_MEMORY_ADDRESS_SEL(1) ,
317                      o_Z => o_MEMORY_ADDRESS) ;

318
319      — MUX to determine the memory data input signal to be
320      sent to memory – selects between Voter or MIPS 0 –
321      intermediate selector
322      u_myMUX_MEMORY_IN_Intermediate: myMUX2_N
323          generic map (m_width => 32)
324          port map ( i_0 => i_MEMORY_IN ,
325                      i_1 => i_MEMORY_IN0 ,
326                      i_S => f_MEMORY_WRITE_SEL(0) ,
327                      o_Z => w_MEMORY_IN) ;

328
329      — MUX to determine the memory data input signal to be
330      sent to memory – selects between output of Voter or MIPS 0
331      selector MUX and the controller override
332      u_myMUX_MEMORY_IN: myMUX2_N
333          generic map (m_width => 32)
334          port map ( i_0 => w_MEMORY_IN ,
335                      i_1 => f_MEMORY_IN ,
336                      i_S => f_MEMORY_WRITE_SEL(1) ,
337                      o_Z => o_MEMORY_IN) ;

```

```

329      — MUX to determine the memory ready signal to be sent to
330      the voter – selects between Memory or 0 – intermediate
331      selector
332      u_myMUX_MEM_READY_Intermediate: myMUX2_1
333          port map ( i_0 => i_MEMORY_READY,
334              i_1 => k_zero_1 ,
335              i_S => f_MEMORY_READY_SEL(0) ,
336              o_Z => w_MEMORY_READY) ;
337
338      — MUX to determine the memory ready signal to be sent to
339      the voter – selects between output of Memory or 0 selector
340      MUX and 1
341      u_myMUX_MEMORY_READY: myMUX2_1
342          port map ( i_0 => w_MEMORY_READY,
343              i_1 => k_one_1 ,
344              i_S => f_MEMORY_READY_SEL(1) ,
345              o_Z => o_MEMORY_READY) ;
346
347      — MUX to determine the memory data signal to be sent to
348      the voter – selects between Memory or 0 – intermediate
349      selector
350      u_myMUX_MEM_OUT_Intermediate: myMUX2_N
351          generic map ( m_width => 32)
352          port map ( i_0 => i_MEMORY_OUT,
353              i_1 => k_zero_32 ,
354              i_S => f_MEMORY_READY_SEL(0) ,
355              o_Z => w_MEMORY_OUT) ;
356
357      — MUX to determine the memory data signal to be sent to
358      the voter – selects between output of Memory or 0 selector
359      MUX and the controller override
360      u_myMUX_MEMORY_OUT: myMUX2_N
361          generic map ( m_width => 32)
362          port map ( i_0 => w_MEMORY_OUT,
363              i_1 => f_MEMORY_OUT,
364              i_S => f_MEMORY_READY_SEL(1) ,
365              o_Z => o_MEMORY_OUT) ;
366
367      — MUX to determine the memory done signal to be sent to
368      the voter – selects between Memory or 0 – intermediate
369      selector
370      u_myMUX_MEMORY_DONE_Intermediate: myMUX2_1

```

```

port map ( i_0 => i_MEMORY_DONE,
363      i_1 => k_zero_1 ,
      i_S => f_MEMORY_DONE_SEL(0) ,
      o_Z => w_MEMORY_DONE) ;

367 — MUX to determine the memory done signal to be sent to
the voter – selects between output of Memory or 0 selector
MUX and 1
u_myMUX_MEMORY_DONE: myMUX2_1
369 port map ( i_0 => w_MEMORY_DONE,
      i_1 => k_one_1 ,
371      i_S => f_MEMORY_DONE_SEL(1) ,
      o_Z => o_MEMORY_DONE) ;

373 — MUX to determine the ready signal to be sent to MIPS0
u_myMUX_MEMORY_READY0: myMUX4_1
375 port map ( i_0 => i_MEMORY_READY0,
      i_1 => i_MEMORY_READY,
      i_2 => k_zero_1 ,
379      i_3 => k_one_1 ,
      i_S => f_MEMORY_READY0_SEL,
      o_Z => o_MEMORY_READY0) ;

383 — MUX to determine the ready signal to be sent to MIPS1
u_myMUX_MEMORY_READY1: myMUX2_1
385 port map ( i_0 => i_MEMORY_READY1,
      i_1 => k_zero_1 ,
387      i_S => f_MEMORY_READY12_SEL,
      o_Z => o_MEMORY_READY1) ;

389 — MUX to determine the ready signal to be sent to MIPS1
u_myMUX_MEMORY_READY2: myMUX2_1
391 port map ( i_0 => i_MEMORY_READY2,
      i_1 => k_zero_1 ,
      i_S => f_MEMORY_READY12_SEL,
      o_Z => o_MEMORY_READY2) ;

397 — MUX to determine the memory data signal to be sent to
MIPS0 – selects between Voter or Memory – intermediate
selector
u_myMUX_MEMORY_OUT0_Intermediate: myMUX2_N
399 generic map ( m_width => 32)
port map ( i_0 => i_MEMORY_OUT0,

```

```

401      i_1 => i_MEMORY_OUT,
402      i_S => f_MEMORY_READY0_SEL(0),
403      o_Z => w_MEMORY_OUT0);

405      — MUX to determine the memory data signal to be sent to
406      MIPS0 – selects between output of Voter or Memory selector
407      MUX and the controller override
408      u_myMUX_MEMORY_OUT0: myMUX2_N
409          generic map (m_width => 32)
410          port map (i_0 => w_MEMORY_OUT0,
411                     i_1 => f_MEMORY_OUT0,
412                     i_S => f_MEMORY_READY0_SEL(1),
413                     o_Z => o_MEMORY_OUT0);

415      — MUX to determine the memory data signal to be sent to
416      MIPS1 – selects between output of Voter or 0
417      u_myMUX_MEMORY_OUT1: myMUX2_N
418          generic map (m_width => 32)
419          port map (i_0 => i_MEMORY_OUT1,
420                     i_1 => k_zero_32,
421                     i_S => f_MEMORY_READY12_SEL,
422                     o_Z => o_MEMORY_OUT1);

425      — MUX to determine the memory data signal to be sent to
426      MIPS2 – selects between output of Voter or 0
427      u_myMUX_MEMORY_OUT2: myMUX2_N
428          generic map (m_width => 32)
429          port map (i_0 => i_MEMORY_OUT2,
430                     i_1 => k_zero_32,
431                     i_S => f_MEMORY_READY12_SEL,
432                     o_Z => o_MEMORY_OUT2);

435      — MUX to determine the reset signal to be sent to MIPS0
436      u_myMUX_MEMORY_RESET0: myMUX4_1
437          port map (i_0 => w_TMR_RESET0,
438                     i_1 => i_MEMORY_DONE,
439                     i_2 => k_zero_1,
440                     i_3 => k_one_1,
441                     i_S => f_MEMORY_RESET0_SEL,
442                     o_Z => w_TMR_RESET0a);

445      — MUX to determine the reset signal to be sent to MIPS1 –
446      selects between output of Voter or 0

```

```

439  u_myMUX_MEMORY_RESET1_Intermediate: myMUX2_1
440    port map ( i_0 => w_TMR_RESET1,
441                  i_1 => k_zero_1 ,
442                  i_S => f_MEMORY_RESET12_SEL(0) ,
443                  o_Z => w_MEMORY_RESET1) ;
444
445  — MUX to determine the reset signal to be sent to MIPS1 –
446    selects between output of Voter or 0 selector MUX and 1
447  u_myMUX_MEMORY_RESET1: myMUX2_1
448    port map ( i_0 => w_MEMORY_RESET1,
449                  i_1 => k_one_1 ,
450                  i_S => f_MEMORY_RESET12_SEL(1) ,
451                  o_Z => w_TMR_RESET1a) ;
452
453  — MUX to determine the reset signal to be sent to MIPS2 –
454    selects between output of Voter or 0
455  u_myMUX_MEMORY_RESET2_Intermediate: myMUX2_1
456    port map ( i_0 => w_TMR_RESET2,
457                  i_1 => k_zero_1 ,
458                  i_S => f_MEMORY_RESET12_SEL(0) ,
459                  o_Z => w_MEMORY_RESET2) ;
460
461  — MUX to determine the reset signal to be sent to MIPS2 –
462    selects between output of Voter or 0 selector MUX and 1
463  u_myMUX_MEMORY_RESET2: myMUX2_1
464    port map ( i_0 => w_MEMORY_RESET2,
465                  i_1 => k_one_1 ,
466                  i_S => f_MEMORY_RESET12_SEL(1) ,
467                  o_Z => w_TMR_RESET2a) ;
468
469  c fsm: process(i_clk , i_reset , f_c fsm_state ,i_NEXT_INSTR ,
470 i_TMR_ERROR)
471 begin
472   if ( i_reset = '1' ) then
473     f_c fsm_state <= s_c fsm_0 ;
474     f_instr_count <= ( others => '0' );
475     f_loop          <= ( others => '0' );
476     f_loop1         <= ( others => '0' );
477     f_TEMP_ADDRESS <= ( others => '0' );
478     f_err_flag      <= '0';
479     f_rec_flag      <= '0';
480   elsif rising_edge(i_clk) then

```

```

f_NEXT_INSTR <= i_NEXT_INSTR;
479
case f_c fsm _state is
    — TMR MIPS is running
    — Determine when TMR MIPS completes processing
481 an instruction or encounters an error
        when s_c fsm _0 =>
            if (i_TMR_ERROR = '1') then
                f_c fsm _state <= s_c fsm _2;
483        elsif ((f_instr_count >= k_switch_point) and (
485 i_MEM_READ = '1') and (i_MEM_ADDRESS = k_TMR_LOOP_START)) then
            f_c fsm _state <= s_c fsm _3;
487        elsif ((i_NEXT_INSTR = '1') and (f_NEXT_INSTR
= '0')) then
            f_c fsm _state <= s_c fsm _1;
489        else
            f_c fsm _state <= s_c fsm _0;
491        end if;
            f_instr_count <= f_instr_count;
493        f_loop <= f_loop;
        f_loop1 <= f_loop1;
495        f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
        f_err_flag <= '0';
497        f_rec_flag <= '0';

— Return to state 0
499
when s_c fsm _1 =>
501        f_c fsm _state <= s_c fsm _0;
503        f_instr_count <= f_instr_count + 1;
        f_loop <= f_loop;
        f_loop1 <= f_loop1;
505        f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
        f_err_flag <= f_err_flag;
507        f_rec_flag <= f_rec_flag;

— TMR MIPS has encountered an error
509
when s_c fsm _2 =>
511        if (i_TMR_ERROR = '0') then
            f_c fsm _state <= s_c fsm _0;
513        f_instr_count <= (others => '0');
        else
            f_c fsm _state <= s_c fsm _2;
515        f_instr_count <= f_instr_count + 1;

```

```

517         end if;
519         f_loop <= f_loop;
520         f_loop1 <= f_loop1;
521         f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
522         f_err_flag <= f_err_flag;
523         f_rec_flag <= f_rec_flag;

524
525         — Start transition from TMR MIPS to TSR MIPS
526         — Wait for Memory Ready signal
527         when s_c fsm_3 =>
528             if (i MEM READY = '1') then
529                 f_c fsm_state <= s_c fsm_4;
530             else
531                 f_c fsm_state <= s_c fsm_3;
532             end if;
533             f_instr_count <= f_instr_count;
534             f_loop <= f_loop;
535             f_loop1 <= f_loop1;
536             f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
537             f_err_flag <= f_err_flag;
538             f_rec_flag <= f_rec_flag;

539
540         — Wait for Memory Ready signal to return to 0
541         when s_c fsm_4 =>
542             if (i MEM READY = '0') then
543                 f_c fsm_state <= s_c fsm_5;
544             else
545                 f_c fsm_state <= s_c fsm_4;
546             end if;
547             f_instr_count <= f_instr_count;
548             f_loop <= f_loop;
549             f_loop1 <= f_loop1;
550             f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
551             f_err_flag <= f_err_flag;
552             f_rec_flag <= f_rec_flag;

553
554         — Wait for TMR Voter Read signal to return to 0
555         when s_c fsm_5 =>
556             if (i MEM READ = '0') then
557                 f_c fsm_state <= s_c fsm_6;
558             else
559                 f_c fsm_state <= s_c fsm_5;
560             end if;

```

```

561           f_instr_count <= f_instr_count;
562           f_loop <= f_loop;
563           f_loop1 <= f_loop1;
564           f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
565           f_err_flag <= f_err_flag;
566           f_rec_flag <= f_rec_flag;

567   — Wait for TMR Voter Write signal and watch out
for an Error
568   when s_c fsm_6 =>
569       if (i_TMR_ERROR = '1') then
570           f_c fsm_state <= s_c fsm_2;
571       elsif (i_MEM_WRITE = '1') then
572           f_c fsm_state <= s_c fsm_7;
573       else
574           f_c fsm_state <= s_c fsm_6;
575       end if;
576       f_instr_count <= f_instr_count;
577       f_loop <= f_loop;
578       f_loop1 <= f_loop1;
579       f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
580       f_err_flag <= f_err_flag;
581       f_rec_flag <= f_rec_flag;

582   — Wait for TMR Voter Write signal to return to 0
583   when s_c fsm_7 =>
584       if (i_MEM_WRITE = '0') then
585           f_c fsm_state <= s_c fsm_8;
586           f_loop <= f_loop;
587           f_loop1 <= f_loop1;
588       else
589           f_c fsm_state <= s_c fsm_7;
590           f_loop <= unsigned(i_MEM_IN);
591           f_loop1 <= unsigned(i_MEM_IN);
592       end if;
593       f_instr_count <= f_instr_count;
594       f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
595       f_err_flag <= f_err_flag;
596       f_rec_flag <= f_rec_flag;

597   — Add 1 to the loop count
598   when s_c fsm_8 =>
599       f_c fsm_state <= s_c fsm_9;

```

```

603      f_instr_count <= (others => '0') ;
605      f_loop <= f_loop + 1;
607      f_loop1 <= f_loop1 ;
609      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
611      f_err_flag <= f_err_flag ;
613      f_rec_flag <= f_rec_flag ;

615  — Wait for Memory Ready Signal
when s_c fsm_9 =>
617      if (iMEMREADY = '1') then
619          f_c fsm_state <= s_c fsm_10 ;
621      else
623          f_c fsm_state <= s_c fsm_9 ;
625      end if ;
627      f_instr_count <= f_instr_count ;
629      f_loop <= f_loop ;
631      f_loop1 <= f_loop1 ;
633      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
635      f_err_flag <= f_err_flag ;
637      f_rec_flag <= f_rec_flag ;

639  — Wait for Memory Ready signal to return to 0
when s_c fsm_10 =>
641      if (iMEMREADY = '0') then
643          f_c fsm_state <= s_c fsm_11 ;
645      else
647          f_c fsm_state <= s_c fsm_10 ;
649      end if ;
651      f_instr_count <= f_instr_count ;
653      f_loop <= f_loop ;
655      f_loop1 <= f_loop1 ;
657      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
659      f_err_flag <= f_err_flag ;
661      f_rec_flag <= f_rec_flag ;

663  — Wait for Memory Ready Signal
when s_c fsm_11 =>
665      if (iMEMREADY = '1') then
667          f_c fsm_state <= s_c fsm_12 ;
669      else
671          f_c fsm_state <= s_c fsm_11 ;
673      end if ;
675      f_instr_count <= f_instr_count ;

```

```

645      f_loop <= f_loop ;
647      f_loop1 <= f_loop1 ;
f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
f_err_flag <= f_err_flag ;
f_rec_flag <= f_rec_flag ;

— Wait for Memory Ready signal to return to 0
when s_c fsm_12 =>
653      if (iMEMREADY = '0') then
654          f_c fsm_state <= s_c fsm_13 ;
655      else
656          f_c fsm_state <= s_c fsm_12 ;
657      end if ;
f_instr_count <= f_instr_count ;
f_loop <= f_loop ;
f_loop1 <= f_loop1 ;
f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
f_err_flag <= f_err_flag ;
f_rec_flag <= f_rec_flag ;

— Wait for Memory Ready Signal
when s_c fsm_13 =>
667      if (iMEMREADY = '1') then
668          f_c fsm_state <= s_c fsm_14 ;
669      else
670          f_c fsm_state <= s_c fsm_13 ;
671      end if ;
f_instr_count <= f_instr_count ;
f_loop <= f_loop ;
f_loop1 <= f_loop1 ;
f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
f_err_flag <= f_err_flag ;
f_rec_flag <= f_rec_flag ;

— Wait for Memory Ready signal to return to 0
when s_c fsm_14 =>
681      if (iMEMREADY = '0') then
682          f_c fsm_state <= s_c fsm_15 ;
683      else
684          f_c fsm_state <= s_c fsm_14 ;
685      end if ;
f_instr_count <= f_instr_count ;
f_loop <= f_loop ;

```

```

689          f_loop1 <= f_loop1 ;
690          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
691          f_err_flag <= f_err_flag ;
692          f_rec_flag <= f_rec_flag ;

693  — Reset MIPS Processors
694  when s_c fsm_15 =>
695      f_c fsm_state <= s_c fsm_16 ;
696      f_instr_count <= f_instr_count ;
697      f_loop <= f_loop ;
698      f_loop1 <= f_loop1 ;
699      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
700      f_err_flag <= f_err_flag ;
701      f_rec_flag <= f_rec_flag ;

702  — Wait for MIPS0 Read Signal
703  when s_c fsm_16 =>
704      if (i_MEMORYREAD0 = '1') then
705          f_c fsm_state <= s_c fsm_17 ;
706      else
707          f_c fsm_state <= s_c fsm_16 ;
708      end if ;
709      f_instr_count <= f_instr_count ;
710      f_loop <= f_loop ;
711      f_loop1 <= f_loop1 ;
712      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
713      f_err_flag <= f_err_flag ;
714      f_rec_flag <= f_rec_flag ;

715  — Wait for MIPS0 Read Signal to return to 0
716  when s_c fsm_17 =>
717      if (i_MEMORYREAD0 = '0') then
718          f_c fsm_state <= s_c fsm_18 ;
719      else
720          f_c fsm_state <= s_c fsm_17 ;
721      end if ;
722      f_instr_count <= f_instr_count ;
723      f_loop <= f_loop ;
724      f_loop1 <= f_loop1 ;
725      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
726      f_err_flag <= f_err_flag ;
727      f_rec_flag <= f_rec_flag ;

```

```

731      — Wait for MIPS0 Read Signal
732      when s_c fsm _18 =>
733          if (i_MEMORY_READ0 = '1') then
734              f_c fsm _state <= s_c fsm _19 ;
735          else
736              f_c fsm _state <= s_c fsm _18 ;
737          end if ;
738          f_instr_count <= f_instr_count ;
739          f_loop <= f_loop ;
740          f_loop1 <= f_loop1 ;
741          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
742          f_err_flag <= f_err_flag ;
743          f_rec_flag <= f_rec_flag ;

745      — Wait for MIPS0 Read Signal to return to 0
746      when s_c fsm _19 =>
747          if (i_MEMORY_READ0 = '0') then
748              f_c fsm _state <= s_c fsm _20 ;
749          else
750              f_c fsm _state <= s_c fsm _19 ;
751          end if ;
752          f_instr_count <= f_instr_count ;
753          f_loop <= f_loop ;
754          f_loop1 <= f_loop1 ;
755          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
756          f_err_flag <= f_err_flag ;
757          f_rec_flag <= f_rec_flag ;

759      — Wait for MIPS0 Read Signal
760      when s_c fsm _20 =>
761          if (i_MEMORY_READ0 = '1') then
762              f_c fsm _state <= s_c fsm _21 ;
763          else
764              f_c fsm _state <= s_c fsm _20 ;
765          end if ;
766          f_instr_count <= f_instr_count ;
767          f_loop <= f_loop ;
768          f_loop1 <= f_loop1 ;
769          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
770          f_err_flag <= f_err_flag ;
771          f_rec_flag <= f_rec_flag ;

773      — Wait for MIPS0 Read Signal to return to 0

```

```

when s_c fsm_21 =>
775    if (i_MEMORY_READ0 = '0') then
        f_c fsm_state <= s_c fsm_22;
777    else
        f_c fsm_state <= s_c fsm_21;
end if;
779    f_instr_count <= f_instr_count;
781    f_loop <= f_loop;
    f_loop1 <= f_loop1;
783    f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
    f_err_flag <= f_err_flag;
785    f_rec_flag <= f_rec_flag;

787    — Wait for MIPS0 Read Signal
when s_c fsm_22 =>
789    if (i_MEMORY_READ0 = '1') then
        f_c fsm_state <= s_c fsm_23;
791    else
        f_c fsm_state <= s_c fsm_22;
end if;
793    f_instr_count <= f_instr_count;
795    f_loop <= f_loop;
    f_loop1 <= f_loop1;
797    f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
    f_err_flag <= f_err_flag;
799    f_rec_flag <= f_rec_flag;

801    — Wait for MIPS0 Read signal to return to 0
when s_c fsm_23 =>
803    if (i_MEMORY_READ0 = '0') then
        f_c fsm_state <= s_c fsm_24;
805    else
        f_c fsm_state <= s_c fsm_23;
end if;
807    f_instr_count <= f_instr_count;
809    f_loop <= f_loop;
    f_loop1 <= f_loop1;
811    f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
    f_err_flag <= f_err_flag;
813    f_rec_flag <= f_rec_flag;

815    — Wait for MIPS0 Read signal
when s_c fsm_24 =>

```

```

817      if (i_MEMORY_READ0 = '1') then
818          f_c fsm_state <= s_c fsm_25 ;
819      else
820          f_c fsm_state <= s_c fsm_24 ;
821      end if ;
822      f_instr_count <= f_instr_count ;
823      f_loop <= f_loop ;
824      f_loop1 <= f_loop1 ;
825      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
826      f_err_flag <= f_err_flag ;
827      f_rec_flag <= f_rec_flag ;

828
829      — TSR MIPS is Running
830      — Wait for an error to occur or the program to
831      finish
832      when s_c fsm_25 =>
833          if ((i_MEMORY_READ0 = '1') and (i_MEMORY_ADDRESS0 =
834              k_TSRECOVERY) and (f_err_flag = '1')) then
835              f_c fsm_state <= s_c fsm_29 ;
836          elsif ((i_MEMORY_READ0 = '1') and (i_MEMORY_ADDRESS0
837              = k_TSRECOVERY) and (f_err_flag = '0')) then
838              f_c fsm_state <= s_c fsm_25a ;
839              f_err_flag <= '1' ;
840          elsif ((i_MEMORY_READ0 = '1') and (i_MEMORY_ADDRESS0
841              = k_TSRSAVE)) then
842              f_c fsm_state <= s_c fsm_25 ;
843              f_rec_flag <= '1' ;
844          elsif ((i_MEMORY_READ0 = '1') and (i_MEMORY_ADDRESS0
845              <= k_TSREND) and (f_rec_flag = '1')) then
846              f_c fsm_state <= s_c fsm_25 ;
847              f_rec_flag <= '0' ;
848              f_err_flag <= '0' ;
849          elsif (i_MEMORY_DONE = '1') then
850              f_c fsm_state <= s_c fsm_26 ;
851          else
852              f_c fsm_state <= s_c fsm_25 ;
853          end if ;
854          f_instr_count <= f_instr_count ;
855          f_loop <= f_loop ;
856          f_loop1 <= f_loop1 ;
857          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;

858
859      — An error has occurred in TSR MIPS

```

```

855      when s_c fsm_25a =>
856          if ((i_MEM_READ0 = '1') and (i_MEM_ADDRESS0 >
857              std_logic_vector(unsigned(k_TSR_RECOVERY) + unsigned(
858                  k_20_32)))) then
859              f_c fsm_state <= s_c fsm_25;
860          else
861              f_c fsm_state <= s_c fsm_25a;
862          end if;
863          f_instr_count <= f_instr_count;
864          f_loop <= f_loop;
865          f_loop1 <= f_loop1;
866          f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
867          f_err_flag <= f_err_flag;
868          f_rec_flag <= f_rec_flag;
869
870      — Interrupt communications between MIPS0 and
871      Memory. Wait for MIPS0 Read Signal
872      when s_c fsm_26 =>
873          if (i_MEM_READ0 = '1') then
874              f_c fsm_state <= s_c fsm_27;
875          else
876              f_c fsm_state <= s_c fsm_26;
877          end if;
878          f_instr_count <= f_instr_count;
879          f_loop <= f_loop;
880          f_loop1 <= f_loop1;
881          f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
882          f_err_flag <= f_err_flag;
883          f_rec_flag <= f_rec_flag;
884
885      — Transmit branch instruction to branch to TSR
886      Start. Wait for MIPS0 Read Signal to return to 0
887      when s_c fsm_27 =>
888          if (i_MEM_READ0 = '0') then
889              f_c fsm_state <= s_c fsm_28;
890          else
891              f_c fsm_state <= s_c fsm_27;
892          end if;
893          f_instr_count <= f_instr_count;

```

```

f_rec_flag <= f_rec_flag ;
895
— Wait for MIPS0 Read Signal
897 when s_c fsm_28 =>
899 if (i_MEMORYREAD0 = '1') then
901 f_c fsm_state <= s_c fsm_25 ;
903 else
905 f_c fsm_state <= s_c fsm_28 ;
907 end if ;
909 f_instr_count <= f_instr_count ;
911 f_loop <= f_loop ;
913 f_loop1 <= f_loop1 ;
915 f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
917 f_err_flag <= f_err_flag ;
919 f_rec_flag <= f_rec_flag ;

921 — Start transition from TSR MIPS to TMR MIPS
923 — Wait for Memory Ready Signal
925 when s_c fsm_29 =>
927 if (i_MEMORYREADY = '1') then
929 f_c fsm_state <= s_c fsm_30 ;
931 else
933 f_c fsm_state <= s_c fsm_29 ;
935 f_instr_count <= f_instr_count ;
937 f_loop <= f_loop ;
939 f_loop1 <= f_loop1 ;
941 f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
943 f_err_flag <= '0' ;
945 f_rec_flag <= '0' ;

947 — Wait for Memory Ready signal to return to 0
949 when s_c fsm_30 =>
951 if (i_MEMORYREADY = '0') then
953 f_c fsm_state <= s_c fsm_31 ;
955 else
957 f_c fsm_state <= s_c fsm_30 ;
959 end if ;
961 f_instr_count <= f_instr_count ;
963 f_loop <= f_loop ;
965 f_loop1 <= f_loop1 ;
967 f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
969 f_err_flag <= f_err_flag ;

```

```

937         f_rec_flag <= f_rec_flag;

939         — Wait for Memory Ready Signal
940         when s_c fsm_31 =>
941             if (iMEMREADY = '1') then
942                 f_c fsm_state <= s_c fsm_32;
943             else
944                 f_c fsm_state <= s_c fsm_31;
945             end if;
946             f_instr_count <= f_instr_count;
947             f_loop <= f_loop;
948             f_loop1 <= f_loop1;
949             f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
950             f_err_flag <= f_err_flag;
951             f_rec_flag <= f_rec_flag;

953         — Wait for Memory Ready signal to return to 0
954         when s_c fsm_32 =>
955             if (iMEMREADY = '0') then
956                 f_c fsm_state <= s_c fsm_33;
957             else
958                 f_c fsm_state <= s_c fsm_32;
959             end if;
960             f_instr_count <= f_instr_count;
961             f_loop <= f_loop;
962             f_loop1 <= f_loop1;
963             f_TEMP_ADDRESS <= i_MEM_OUT;
964             f_err_flag <= f_err_flag;
965             f_rec_flag <= f_rec_flag;

967         — Wait for Memory Ready Signal
968         when s_c fsm_33 =>
969             if (iMEMREADY = '1') then
970                 f_c fsm_state <= s_c fsm_34;
971             else
972                 f_c fsm_state <= s_c fsm_33;
973             end if;
974             f_instr_count <= f_instr_count;
975             f_loop <= f_loop;
976             f_loop1 <= f_loop1;
977             f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
978             f_err_flag <= f_err_flag;
979             f_rec_flag <= f_rec_flag;

```

```

981      — Wait for Memory Ready signal to return to 0
when s_c fsm _34 =>
983          if (i MEM READY = '0') then
984              f_c fsm _state <= s_c fsm _35 ;
985                  f_loop <= f_loop ;
986                  f_loop1 <= f_loop1 ;
987          else
988              f_c fsm _state <= s_c fsm _34 ;
989                  f_loop <= unsigned(i MEM OUT) ;
990                  f_loop1 <= unsigned(i MEM OUT) ;
991          end if ;
992              f_loop <= unsigned(i MEM OUT) ;
993              f_loop1 <= unsigned(i MEM OUT) ;
994          f_instr_count <= f_instr_count ;
995          f TEMP ADDRESS <= f TEMP ADDRESS ;
996          f_err_flag <= f_err_flag ;
997          f_rec_flag <= f_rec_flag ;

998      — Subtract 1 from the loop count
when s_c fsm _35 =>
1000          f_c fsm _state <= s_c fsm _36 ;
1001          f_instr_count <= f_instr_count ;
1002          f_loop <= f_loop -1;
1003          f_loop1 <= f_loop1 ;
1004          f TEMP ADDRESS <= f TEMP ADDRESS ;
1005          f_err_flag <= f_err_flag ;
1006          f_rec_flag <= f_rec_flag ;

1007      — Wait for Memory Ready Signal
when s_c fsm _36 =>
1009          if (i MEM READY = '1') then
1010              f_c fsm _state <= s_c fsm _37 ;
1011          else
1012              f_c fsm _state <= s_c fsm _36 ;
1013          end if ;
1014          f_instr_count <= f_instr_count ;
1015          f_loop <= f_loop ;
1016          f_loop1 <= f_loop1 ;
1017          f TEMP ADDRESS <= f TEMP ADDRESS ;
1018          f_err_flag <= f_err_flag ;
1019          f_rec_flag <= f_rec_flag ;

```

```

1023    — Wait for Memory Ready signal to return to 0
when s_c fsm _37 =>
1025        if (iMEMREADY = '0') then
1026            f_c fsm _state <= s_c fsm _38 ;
1027        else
1028            f_c fsm _state <= s_c fsm _37 ;
1029        end if ;
1030        f_instr_count <= f_instr_count ;
1031        f_loop <= f_loop ;
1032        f_loop1 <= f_loop1 ;
1033        f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1034        f_err_flag <= f_err_flag ;
1035        f_rec_flag <= f_rec_flag ;

1037    — Wait for Memory Ready Signal
when s_c fsm _38 =>
1039        if (iMEMREADY = '1') then
1040            f_c fsm _state <= s_c fsm _39 ;
1041        else
1042            f_c fsm _state <= s_c fsm _38 ;
1043        end if ;
1044        f_instr_count <= f_instr_count ;
1045        f_loop <= f_loop ;
1046        f_loop1 <= f_loop1 ;
1047        f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1048        f_err_flag <= f_err_flag ;
1049        f_rec_flag <= f_rec_flag ;

1051    — Wait for Memory Ready signal to return to 0
when s_c fsm _39 =>
1053        if (iMEMREADY = '0') then
1054            f_c fsm _state <= s_c fsm _40 ;
1055        else
1056            f_c fsm _state <= s_c fsm _39 ;
1057        end if ;
1058        f_instr_count <= f_instr_count ;
1059        f_loop <= f_loop ;
1060        f_loop1 <= f_loop1 ;
1061        f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1062        f_err_flag <= f_err_flag ;
1063        f_rec_flag <= f_rec_flag ;

1065    — Wait for Memory Ready Signal

```

```

when s_c fsm_40 =>
1067    if (iMEMREADY = '1') then
1068        f_c fsm_state <= s_c fsm_41;
1069    else
1070        f_c fsm_state <= s_c fsm_40;
1071    end if;
1072    f_instr_count <= f_instr_count;
1073    f_loop <= f_loop;
1074    f_loop1 <= f_loop1;
1075    f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1076    f_err_flag <= f_err_flag;
1077    f_rec_flag <= f_rec_flag;

1079    — Wait for Memory Ready signal to return to 0
when s_c fsm_41 =>
1080    if (iMEMREADY = '0') then
1081        f_c fsm_state <= s_c fsm_42;
1082    else
1083        f_c fsm_state <= s_c fsm_41;
1084    end if;
1085    f_instr_count <= f_instr_count;
1086    f_loop <= f_loop;
1087    f_loop1 <= f_loop1;
1088    f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1089    f_err_flag <= f_err_flag;
1090    f_rec_flag <= f_rec_flag;

1093    — Wait for Memory Ready Signal
when s_c fsm_42 =>
1094    if (iMEMREADY = '1') then
1095        f_c fsm_state <= s_c fsm_43;
1096    else
1097        f_c fsm_state <= s_c fsm_42;
1098    end if;
1099    f_instr_count <= f_instr_count;
1100    f_loop <= f_loop;
1101    f_loop1 <= f_loop1;
1102    f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1103    f_err_flag <= f_err_flag;
1104    f_rec_flag <= f_rec_flag;

1107    — Wait for Memory Ready signal to return to 0
when s_c fsm_43 =>

```

```

1109      if (iMEMREADY = '0') then
1110          f_c fsm_state <= s_c fsm_44;
1111      else
1112          f_c fsm_state <= s_c fsm_43;
1113      end if;
1114      f_instr_count <= f_instr_count;
1115      f_loop <= f_loop;
1116      f_loop1 <= f_loop1;
1117      f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1118      f_err_flag <= f_err_flag;
1119      f_rec_flag <= f_rec_flag;

1120      — Wait for Memory Ready Signal
1121      when s_c fsm_44 =>
1122          if (iMEMREADY = '1') then
1123              f_c fsm_state <= s_c fsm_45;
1124          else
1125              f_c fsm_state <= s_c fsm_44;
1126          end if;
1127          f_instr_count <= f_instr_count;
1128          f_loop <= f_loop;
1129          f_loop1 <= f_loop1;
1130          f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1131          f_err_flag <= f_err_flag;
1132          f_rec_flag <= f_rec_flag;

1133      — Wait for Memory Ready signal to return to 0
1134      when s_c fsm_45 =>
1135          if (iMEMREADY = '0') then
1136              f_c fsm_state <= s_c fsm_46;
1137          else
1138              f_c fsm_state <= s_c fsm_45;
1139          end if;
1140          f_instr_count <= f_instr_count;
1141          f_loop <= f_loop;
1142          f_loop1 <= f_loop1;
1143          f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1144          f_err_flag <= f_err_flag;
1145          f_rec_flag <= f_rec_flag;

1146      — Wait for Voter Read Signal
1147      when s_c fsm_46 =>
1148          if (iMEMREAD = '1') then

```

```

1153           f_c fsm _state <= s_c fsm _47 ;
1154       else
1155           f_c fsm _state <= s_c fsm _46 ;
1156   end if ;
1157   f_instr_count <= f_instr_count ;
1158   f_loop <= f_loop ;
1159   f_loop1 <= f_loop1 ;
1160   f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1161   f_err_flag <= f_err_flag ;
1162   f_rec_flag <= f_rec_flag ;

— Wait for Voter Read Signal to return to 0
when s_c fsm _47 =>
1163     if (iMEMREAD = '0') then
1164         f_c fsm _state <= s_c fsm _48 ;
1165     else
1166         f_c fsm _state <= s_c fsm _47 ;
1167     end if ;
1168     f_instr_count <= f_instr_count ;
1169     f_loop <= f_loop ;
1170     f_loop1 <= f_loop1 ;
1171     f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1172     f_err_flag <= f_err_flag ;
1173     f_rec_flag <= f_rec_flag ;

— Wait for Voter Read Signal
when s_c fsm _48 =>
1174     if (iMEMREAD = '1') then
1175         f_c fsm _state <= s_c fsm _49 ;
1176     else
1177         f_c fsm _state <= s_c fsm _48 ;
1178     end if ;
1179     f_instr_count <= f_instr_count ;
1180     f_loop <= f_loop ;
1181     f_loop1 <= f_loop1 ;
1182     f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1183     f_err_flag <= f_err_flag ;
1184     f_rec_flag <= f_rec_flag ;

— Wait for Voter Read Signal to return to 0
when s_c fsm _49 =>
1185     if (iMEMREAD = '0') then
1186         f_c fsm _state <= s_c fsm _50 ;

```

```

1195      else
1196          f_c fsm _state <= s_c fsm _49 ;
1197      end if ;
1198      f_instr_count <= f_instr_count ;
1199      f_loop <= f_loop ;
1200      f_loop1 <= f_loop1 ;
1201      f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1202      f_err_flag <= f_err_flag ;
1203      f_rec_flag <= f_rec_flag ;

1205      — Wait for Voter Read Signal
1206      when s_c fsm _50 =>
1207          if (iMEMREAD = '1') then
1208              f_c fsm _state <= s_c fsm _51 ;
1209          else
1210              f_c fsm _state <= s_c fsm _50 ;
1211          end if ;
1212          f_instr_count <= f_instr_count ;
1213          f_loop <= f_loop ;
1214          f_loop1 <= f_loop1 ;
1215          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1216          f_err_flag <= f_err_flag ;
1217          f_rec_flag <= f_rec_flag ;

1219      — Wait for Voter Read Signal to return to 0
1220      when s_c fsm _51 =>
1221          if (iMEMREAD = '0') then
1222              f_c fsm _state <= s_c fsm _52 ;
1223          else
1224              f_c fsm _state <= s_c fsm _51 ;
1225          end if ;
1226          f_instr_count <= f_instr_count ;
1227          f_loop <= f_loop ;
1228          f_loop1 <= f_loop1 ;
1229          f_TEMP_ADDRESS <= f_TEMP_ADDRESS ;
1230          f_err_flag <= f_err_flag ;
1231          f_rec_flag <= f_rec_flag ;

1233      — Return to normal TMR operation
1234      when s_c fsm _52 =>
1235          f_c fsm _state <= s_c fsm _0 ;
1236          f_instr_count <= f_instr_count ;
1237          f_loop <= f_loop ;

```

```

1239          f_loop1 <= f_loop1;
1240          f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1241          f_err_flag <= f_err_flag;
1242          f_rec_flag <= f_rec_flag;

1243          — This should never happen
1244          when others =>
1245              f_c fsm _state <= s_c fsm _0;
1246              f_instr_count <= (others => '0');
1247              f_loop <= (others => '0');
1248              f_loop1 <= (others => '0');
1249              f_TEMP_ADDRESS <= f_TEMP_ADDRESS;
1250              f_err_flag <= f_err_flag;
1251              f_rec_flag <= f_rec_flag;
1252          end case;
1253      end if;
1254  end process c fsm;
1255

1257 controller_output_fsm: process(i_clk, i_reset,
1258 f_c fsm _state)
1259 begin
1260     if (i_reset = '1') then
1261         f_MEM_ADDRESS <= (others => '0');
1262         f_MEM_IN <= (others => '0');
1263         f_MEM_OUT <= (others => '0');
1264         f_MEM_OUT0 <= (others => '0');
1265         f_MEM_READ_SEL <= (others => '0');
1266         f_MEM_WRITE_SEL <= (others => '0');
1267         f_MEM_ADDRESS_SEL <= (others => '0');
1268         f_MEM_READY_SEL <= (others => '0');
1269         f_MEM_DONE_SEL <= (others => '0');
1270         f_MEM_READY0_SEL <= (others => '0');
1271         f_MEM_READY12_SEL <= '0';
1272         f_MEM_RESET0_SEL <= (others => '0');
1273         f_MEM_RESET12_SEL <= (others => '0');
1274     elsif rising_edge(i_clk) then
1275         case f_c fsm _state is
1276             — TMR MIPS is running
1277             — Determine when TMR MIPS completes processing
an instruction or encounters an error
when s_c fsm _0 =>

```

```

1279      f_MEMORY_ADDRESS <= (others => '0') ;
1280      f_MEMORY_IN <= (others => '0') ;
1281      f_MEMORY_OUT <= (others => '0') ;
1282      f_MEMORY_OUT0 <= (others => '0') ;
1283      f_MEMORY_READ_SEL <= "00" ;
1284      f_MEMORY_WRITE_SEL <= "00" ;
1285      f_MEMORY_ADDRESS_SEL <= "00" ;
1286      f_MEMORY_READY_SEL <= "00" ;
1287      f_MEMORY_DONE_SEL <= "00" ;
1288      f_MEMORY_READY0_SEL <= "00" ;
1289      f_MEMORY_READY12_SEL <= '0' ;
1290      f_MEMORY_RESET0_SEL <= "00" ;
1291      f_MEMORY_RESET12_SEL <= "00" ;

1293      — Return to state 0
1294      when s_c fsm_1 =>
1295          f_MEMORY_ADDRESS <= (others => '0') ;
1296          f_MEMORY_IN <= (others => '0') ;
1297          f_MEMORY_OUT <= (others => '0') ;
1298          f_MEMORY_OUT0 <= (others => '0') ;
1299          f_MEMORY_READ_SEL <= "00" ;
1300          f_MEMORY_WRITE_SEL <= "00" ;
1301          f_MEMORY_ADDRESS_SEL <= "00" ;
1302          f_MEMORY_READY_SEL <= "00" ;
1303          f_MEMORY_DONE_SEL <= "00" ;
1304          f_MEMORY_READY0_SEL <= "00" ;
1305          f_MEMORY_READY12_SEL <= '0' ;
1306          f_MEMORY_RESET0_SEL <= "00" ;
1307          f_MEMORY_RESET12_SEL <= "00" ;

1309      — TMR MIPS has encountered an error
1310      when s_c fsm_2 =>
1311          f_MEMORY_ADDRESS <= (others => '0') ;
1312          f_MEMORY_IN <= (others => '0') ;
1313          f_MEMORY_OUT <= (others => '0') ;
1314          f_MEMORY_OUT0 <= (others => '0') ;
1315          f_MEMORY_READ_SEL <= "00" ;
1316          f_MEMORY_WRITE_SEL <= "00" ;
1317          f_MEMORY_ADDRESS_SEL <= "00" ;
1318          f_MEMORY_READY_SEL <= "00" ;
1319          f_MEMORY_DONE_SEL <= "00" ;
1320          f_MEMORY_READY0_SEL <= "00" ;
1321          f_MEMORY_READY12_SEL <= '0' ;

```

```

1323          f_MEMORY_RESET0_SEL <= "00";
1325
1327      — Start transition from TMR MIPS to TSR MIPS
1329      — Wait for Memory Ready signal
1331      when s_c fsm_3 =>
1333          f_MEMORY_ADDRESS <= (others => '0');
1335          f_MEMORY_IN <= (others => '0');
1337          f_MEMORY_OUT <= (others => '0');
1339          f_MEMORY_OUT0 <= (others => '0');
1341          f_MEMORY_READ_SEL <= "00";
1343          f_MEMORY_WRITE_SEL <= "00";
1345          f_MEMORY_ADDRESS_SEL <= "00";
1347          f_MEMORY_READY_SEL <= "01";
1349          f_MEMORY_DONE_SEL <= "01";
1351          f_MEMORY_READY0_SEL <= "00";
1353          f_MEMORY_READY12_SEL <= '0';
1355          f_MEMORY_RESET0_SEL <= "00";
1357          f_MEMORY_RESET12_SEL <= "00";
1359
1361      — Wait for Memory Ready signal to return to 0
1363      when s_c fsm_4 =>

```

f_MEMORY_ADDRESS <= (others => '0');
 f_MEMORY_IN <= (others => '0');
 f_MEMORY_OUT <= "1010110000011111" &
 k_mem_location14_16;
 f_MEMORY_OUT0 <= (others => '0');
 f_MEMORY_READ_SEL <= "10";
 f_MEMORY_WRITE_SEL <= "10";
 f_MEMORY_ADDRESS_SEL <= "10";
 f_MEMORY_READY_SEL <= "11";
 f_MEMORY_DONE_SEL <= "01";
 f_MEMORY_READY0_SEL <= "00";
 f_MEMORY_READY12_SEL <= '0';
 f_MEMORY_RESET0_SEL <= "00";
 f_MEMORY_RESET12_SEL <= "00";

```

1359
1361      — Wait for TMR Voter Read signal to return to 0
1363      when s_c fsm_5 =>
1365          f_MEMORY_ADDRESS <= (others => '0');
1367          f_MEMORY_IN <= (others => '0');

```

```

f_MEMORY_OUT <= "1010110000011111" &
k_mem_location14_16;
1365      f_MEMORY_OUT0 <= (others => '0');
f_MEMORY_READ_SEL <= "10";
1367      f_MEMORY_WRITE_SEL <= "10";
f_MEMORY_ADDRESS_SEL <= "10";
1369      f_MEMORY_READY_SEL <= "01";
f_MEMORY_DONE_SEL <= "01";
1371      f_MEMORY_READY0_SEL <= "00";
f_MEMORY_READY12_SEL <= '0';
1373      f_MEMORY_RESET0_SEL <= "00";
f_MEMORY_RESET12_SEL <= "00";
1375

1377      — Wait for TMR Voter Write signal and watch out
for an Error
when s_c fsm_6 =>
1379      f_MEMORY_ADDRESS <= (others => '0');
f_MEMORY_IN <= (others => '0');
1381      f_MEMORY_OUT <= "1010110000011111" &
k_mem_location14_16;
f_MEMORY_OUT0 <= (others => '0');
1383      f_MEMORY_READ_SEL <= "10";
f_MEMORY_WRITE_SEL <= "10";
1385      f_MEMORY_ADDRESS_SEL <= "10";
f_MEMORY_READY_SEL <= "01";
1387      f_MEMORY_DONE_SEL <= "01";
f_MEMORY_READY0_SEL <= "00";
1389      f_MEMORY_READY12_SEL <= '0';
f_MEMORY_RESET0_SEL <= "00";
1391      f_MEMORY_RESET12_SEL <= "00";

1393      — Wait for TMR Voter Write signal to return to 0
when s_c fsm_7 =>
1395      f_MEMORY_ADDRESS <= (others => '0');
f_MEMORY_IN <= (others => '0');
1397      f_MEMORY_OUT <= (others => '0');
f_MEMORY_OUT0 <= (others => '0');
1399      f_MEMORY_READ_SEL <= "10";
f_MEMORY_WRITE_SEL <= "10";
1401      f_MEMORY_ADDRESS_SEL <= "10";
f_MEMORY_READY_SEL <= "10";
1403

```

```

1405      f_MEMORY_DONE_SEL <= "01";
1407      f_MEMORY_READY0_SEL <= "00";
1409      f_MEMORY_READY12_SEL <= '0';
1411      f_MEMORY_RESET0_SEL <= "00";
1413      f_MEMORY_RESET12_SEL <= "00";

1415  — Add 1 to the loop count
when s_c fsm_8 =>
1417      f_MEMORY_ADDRESS <= (others => '0');
1419      f_MEMORY_IN <= (others => '0');
1421      f_MEMORY_OUT <= (others => '0');
1423      f_MEMORY_OUT0 <= (others => '0');
1425      f_MEMORY_READ_SEL <= "10";
1427      f_MEMORY_WRITE_SEL <= "10";
1429      f_MEMORY_ADDRESS_SEL <= "10";
1431      f_MEMORY_READY_SEL <= "01";
1433      f_MEMORY_DONE_SEL <= "01";
1435      f_MEMORY_READY0_SEL <= "00";
1437      f_MEMORY_READY12_SEL <= '0';
1439      f_MEMORY_RESET0_SEL <= "00";
1441      f_MEMORY_RESET12_SEL <= "00";

1443  — Wait for Memory Ready Signal
when s_c fsm_9 =>
1445      f_MEMORY_ADDRESS <= k_mem_location14_32;
1447      f_MEMORY_IN <= std_logic_vector(f_loop);
1449      f_MEMORY_OUT <= (others => '0');
1451      f_MEMORY_OUT0 <= (others => '0');
1453      f_MEMORY_READ_SEL <= "10";
1455      f_MEMORY_WRITE_SEL <= "11";
1457      f_MEMORY_ADDRESS_SEL <= "11";
1459      f_MEMORY_READY_SEL <= "01";
1461      f_MEMORY_DONE_SEL <= "01";
1463      f_MEMORY_READY0_SEL <= "00";
1465      f_MEMORY_READY12_SEL <= '0';
1467      f_MEMORY_RESET0_SEL <= "00";
1469      f_MEMORY_RESET12_SEL <= "00";

1471  — Wait for Memory Ready signal to return to 0
when s_c fsm_10 =>

```

```

1447      f_MEMORY_ADDRESS <= (others => '0') ;
1449      f_MEMORY_IN <= (others => '0') ;
1451      f_MEMORY_OUT <= (others => '0') ;
1453      f_MEMORY_OUT0 <= (others => '0') ;
1455      f_MEMORY_READ_SEL <= "10" ;
1457      f_MEMORY_WRITE_SEL <= "10" ;
1459      f_MEMORY_ADDRESS_SEL <= "10" ;
1461      f_MEMORY_READY_SEL <= "01" ;
1463      f_MEMORY_DONE_SEL <= "01" ;
1465      f_MEMORY_READY0_SEL <= "00" ;
1467      f_MEMORY_READY12_SEL <= '0' ;
1469      f_MEMORY_RESET0_SEL <= "00" ;
1471      f_MEMORY_RESET12_SEL <= "00" ;

1473
1475
1477

1479      — Wait for Memory Ready Signal
when s_c fsm_11 =>
1481          f_MEMORY_ADDRESS <= k_mem_location29_32 ;
1483          f_MEMORY_IN <= std_logic_vector(f_loop) ;
1485          f_MEMORY_OUT <= (others => '0') ;
1487          f_MEMORY_OUT0 <= (others => '0') ;
1489          f_MEMORY_READ_SEL <= "10" ;
1473      f_MEMORY_WRITE_SEL <= "11" ;
1475      f_MEMORY_ADDRESS_SEL <= "11" ;
1477      f_MEMORY_READY_SEL <= "01" ;
1479      f_MEMORY_DONE_SEL <= "01" ;
1481      f_MEMORY_READY0_SEL <= "00" ;
1483      f_MEMORY_READY12_SEL <= '0' ;
1485      f_MEMORY_RESET0_SEL <= "00" ;
1487      f_MEMORY_RESET12_SEL <= "00" ;

1489

1491      — Wait for Memory Ready signal to return to 0
when s_c fsm_12 =>
1493          f_MEMORY_ADDRESS <= (others => '0') ;
1495          f_MEMORY_IN <= (others => '0') ;
1497          f_MEMORY_OUT <= (others => '0') ;
1499          f_MEMORY_OUT0 <= (others => '0') ;
1501          f_MEMORY_READ_SEL <= "10" ;
1503          f_MEMORY_WRITE_SEL <= "10" ;
1505          f_MEMORY_ADDRESS_SEL <= "10" ;
1507          f_MEMORY_READY_SEL <= "01" ;
1509          f_MEMORY_DONE_SEL <= "01" ;

```

```

1491      f_MEMORY0_SEL <= "00";
1493      f_MEMORY12_SEL <= '0';
1495      f_MEMORY_RESET0_SEL <= "00";
1497      f_MEMORY_RESET12_SEL <= "00";

1501      — Wait for Memory Ready Signal
1503      when s_c fsm_13 =>
1505          f_MEMORY_ADDRESS <= k_mem_location30_32;
1507          f_MEMORY_IN <= k_zero_32;
1509          f_MEMORY_OUT <= (others => '0');
1511          f_MEMORY_OUT0 <= (others => '0');
1513          f_MEMORY_READ_SEL <= "10";
1515          f_MEMORY_WRITE_SEL <= "11";
1517          f_MEMORY_ADDRESS_SEL <= "11";
1519          f_MEMORY_READY_SEL <= "01";
1521          f_MEMORY_DONE_SEL <= "01";
1523          f_MEMORY_READY0_SEL <= "00";
1525          f_MEMORY_READY12_SEL <= '0';
1527          f_MEMORY_RESET0_SEL <= "00";
1529          f_MEMORY_RESET12_SEL <= "00";

1531      — Wait for Memory Ready signal to return to 0
1533      when s_c fsm_14 =>
1535          f_MEMORY_ADDRESS <= (others => '0');
1537          f_MEMORY_IN <= (others => '0');
1539          f_MEMORY_OUT <= (others => '0');
1541          f_MEMORY_OUT0 <= (others => '0');
1543          f_MEMORY_READ_SEL <= "10";
1545          f_MEMORY_WRITE_SEL <= "10";
1547          f_MEMORY_ADDRESS_SEL <= "10";
1549          f_MEMORY_READY_SEL <= "01";
1551          f_MEMORY_DONE_SEL <= "01";
1553          f_MEMORY_READY0_SEL <= "00";
1555          f_MEMORY_READY12_SEL <= '0';
1557          f_MEMORY_RESET0_SEL <= "00";
1559          f_MEMORY_RESET12_SEL <= "00";

1561      — Reset all processors
1563      when s_c fsm_15 =>
1565          f_MEMORY_ADDRESS <= (others => '0');
1567          f_MEMORY_IN <= (others => '0');

```

```

1533     f_MEMORY_OUT <= ( others => '0' );
1535     f_MEMORY_OUT0 <= ( others => '0' );
1536     f_MEMORY_READ_SEL <= "10";
1537     f_MEMORY_WRITE_SEL <= "10";
1538     f_MEMORY_ADDRESS_SEL <= "10";
1539     f_MEMORY_READY_SEL <= "01";
1540     f_MEMORY_DONE_SEL <= "11";
1541     f_MEMORY_READY0_SEL <= "10";
1542     f_MEMORY_READY12_SEL <= '1';
1543     f_MEMORY_RESET0_SEL <= "11";
1544     f_MEMORY_RESET12_SEL <= "11";

1545 — Wait for MIPS0 Read Signal
when s_c fsm_16 =>
1546     f_MEMORY_ADDRESS <= ( others => '0' );
1547     f_MEMORY_IN <= ( others => '0' );
1548     f_MEMORY_OUT <= ( others => '0' );
1549     f_MEMORY_OUT0 <= ( others => '0' );
1550     f_MEMORY_READ_SEL <= "10";
1551     f_MEMORY_WRITE_SEL <= "10";
1552     f_MEMORY_ADDRESS_SEL <= "10";
1553     f_MEMORY_READY_SEL <= "01";
1554     f_MEMORY_DONE_SEL <= "11";
1555     f_MEMORY_READY0_SEL <= "10";
1556     f_MEMORY_READY12_SEL <= '1';
1557     f_MEMORY_RESET0_SEL <= "10";
1558     f_MEMORY_RESET12_SEL <= "11";

1560 — Wait for MIPS0 Read Signal to return to 0
when s_c fsm_17 =>
1561     f_MEMORY_ADDRESS <= ( others => '0' );
1562     f_MEMORY_IN <= ( others => '0' );
1563     f_MEMORY_OUT <= ( others => '0' );
1564     f_MEMORY_OUT0 <=
1565         "10001100000111100000000000000000";
1566     f_MEMORY_READ_SEL <= "10";
1567     f_MEMORY_WRITE_SEL <= "10";
1568     f_MEMORY_ADDRESS_SEL <= "10";
1569     f_MEMORY_READY_SEL <= "01";
1570     f_MEMORY_DONE_SEL <= "11";
1571     f_MEMORY_READY0_SEL <= "11";
1572     f_MEMORY_READY12_SEL <= '1';
1573     f_MEMORY_RESET0_SEL <= "10";

```

```

1575      f_MEMORY.RESET12_SEL <= "11";

1577      — Wait for MIPS0 Read Signal
when s_c fsm_18 =>
1579          f_MEMORY.ADDRESS <= (others => '0');
f_MEMORY.IN <= (others => '0');
1581          f_MEMORY.OUT <= (others => '0');
f_MEMORY.OUT0 <= "
10001100000111100000000000000000";
1583          f_MEMORY.READ_SEL <= "10";
f_MEMORY.WRITE_SEL <= "10";
1585          f_MEMORY.ADDRESS_SEL <= "10";
f_MEMORY.READY_SEL <= "01";
1587          f_MEMORY.DONE_SEL <= "11";
f_MEMORY.READY0_SEL <= "10";
1589          f_MEMORY.READY12_SEL <= '1';
f_MEMORY.RESET0_SEL <= "10";
1591          f_MEMORY.RESET12_SEL <= "11";

1593      — Wait for MIPS0 Read Signal to return to 0
when s_c fsm_19 =>
1595          f_MEMORY.ADDRESS <= (others => '0');
f_MEMORY.IN <= (others => '0');
1597          f_MEMORY.OUT <= (others => '0');
f_MEMORY.OUT0 <= std_logic_vector(f_loop1);
1599          f_MEMORY.READ_SEL <= "10";
f_MEMORY.WRITE_SEL <= "10";
1601          f_MEMORY.ADDRESS_SEL <= "10";
f_MEMORY.READY_SEL <= "01";
1603          f_MEMORY.DONE_SEL <= "11";
f_MEMORY.READY0_SEL <= "11";
1605          f_MEMORY.READY12_SEL <= '1';
f_MEMORY.RESET0_SEL <= "10";
1607          f_MEMORY.RESET12_SEL <= "11";

1609      — Wait for MIPS0 Read Signal
when s_c fsm_20 =>
1611          f_MEMORY.ADDRESS <= (others => '0');
f_MEMORY.IN <= (others => '0');
1613          f_MEMORY.OUT <= (others => '0');
f_MEMORY.OUT0 <= std_logic_vector(f_loop1);
1615          f_MEMORY.READ_SEL <= "10";
f_MEMORY.WRITE_SEL <= "10";

```

```

1617     f_MEMORY_ADDRESS_SEL <= "10";
1619     f_MEMORY_READY_SEL <= "01";
1620     f_MEMORY_DONE_SEL <= "11";
1621     f_MEMORY_READY0_SEL <= "10";
1622     f_MEMORY_READY12_SEL <= '1';
1623     f_MEMORY_RESET0_SEL <= "10";
1624     f_MEMORY_RESET12_SEL <= "11";

1625 — Wait for MIPS0 Read Signal to return to 0
when s_c fsm _21 =>
1626     f_MEMORY_ADDRESS <= (others => '0');
1627     f_MEMORY_IN <= (others => '0');
1628     f_MEMORY_OUT <= (others => '0');
1629     f_MEMORY_OUT0 <= "
00100011111111100000000000000000";
1630     f_MEMORY_READ_SEL <= "10";
1631     f_MEMORY_WRITE_SEL <= "10";
1632     f_MEMORY_ADDRESS_SEL <= "10";
1633     f_MEMORY_READY_SEL <= "01";
1634     f_MEMORY_DONE_SEL <= "11";
1635     f_MEMORY_READY0_SEL <= "11";
1636     f_MEMORY_READY12_SEL <= '1';
1637     f_MEMORY_RESET0_SEL <= "10";
1638     f_MEMORY_RESET12_SEL <= "11";

1641
1642 — Wait for MIPS0 Read Signal
when s_c fsm _22 =>
1643     f_MEMORY_ADDRESS <= (others => '0');
1644     f_MEMORY_IN <= (others => '0');
1645     f_MEMORY_OUT <= (others => '0');
1646     f_MEMORY_OUT0 <= "
00100011111111100000000000000000";
1647     f_MEMORY_READ_SEL <= "10";
1648     f_MEMORY_WRITE_SEL <= "10";
1649     f_MEMORY_ADDRESS_SEL <= "10";
1650     f_MEMORY_READY_SEL <= "01";
1651     f_MEMORY_DONE_SEL <= "11";
1652     f_MEMORY_READY0_SEL <= "10";
1653     f_MEMORY_READY12_SEL <= '1';
1654     f_MEMORY_RESET0_SEL <= "10";
1655     f_MEMORY_RESET12_SEL <= "11";

```

```

1659      — Wait for MIPS0 Read signal to return to 0
1660      when s_c fsm_23 =>
1661          f_MEM_ADDRESS <= ( others => '0' );
1662          f_MEM_IN <= ( others => '0' );
1663          f_MEM_OUT <= ( others => '0' );
1664          f_MEM_OUT0 <= "0001000000000000" &
1665              k_TS R_LOOP_START_BRANCH;
1666          f_MEM_READ_SEL <= "10";
1667          f_MEM_WRITE_SEL <= "10";
1668          f_MEM_ADDRESS_SEL <= "10";
1669          f_MEM_READY_SEL <= "01";
1670          f_MEM_DONE_SEL <= "11";
1671          f_MEM_READY0_SEL <= "11";
1672          f_MEM_READY12_SEL <= '1';
1673          f_MEM_RESET0_SEL <= "10";
1674          f_MEM_RESET12_SEL <= "11";

1675
1676      — Wait for MIPS0 Read signal
1677      when s_c fsm_24 =>
1678          f_MEM_ADDRESS <= ( others => '0' );
1679          f_MEM_IN <= ( others => '0' );
1680          f_MEM_OUT <= ( others => '0' );
1681          f_MEM_OUT0 <= "0001000000000000" &
1682              k_TS R_LOOP_START_BRANCH;
1683          f_MEM_READ_SEL <= "10";
1684          f_MEM_WRITE_SEL <= "10";
1685          f_MEM_ADDRESS_SEL <= "10";
1686          f_MEM_READY_SEL <= "01";
1687          f_MEM_DONE_SEL <= "11";
1688          f_MEM_READY0_SEL <= "10";
1689          f_MEM_READY12_SEL <= '1';
1690          f_MEM_RESET0_SEL <= "10";
1691          f_MEM_RESET12_SEL <= "11";

1692
1693      — TSR MIPS is Running
1694      — Wait for an error to occur or the program to
1695          finish
1696      when s_c fsm_25 =>
1697          f_MEM_ADDRESS <= ( others => '0' );

```

```

f_MEMORY_OUT <= ( others => '0' );
1699
f_MEMORY_OUT0 <= ( others => '0' );
f_MEMORY_READ_SEL <= "01";
1701
f_MEMORY_WRITE_SEL <= "01";
f_MEMORY_ADDRESS_SEL <= "01";
1703
f_MEMORY_READY_SEL <= "01";
f_MEMORY_DONE_SEL <= "11";
1705
f_MEMORY_READY0_SEL <= "01";
f_MEMORY_READY12_SEL <= '1';
1707
f_MEMORY_RESET0_SEL <= "01";
f_MEMORY_RESET12_SEL <= "11";
1709

1711 — An error has occurred in TSR MIPS
when s_c fsm_25a =>
    f_MEMORY_ADDRESS <= ( others => '0' );
1713    f_MEMORY_IN <= ( others => '0' );
    f_MEMORY_OUT <= ( others => '0' );
1715    f_MEMORY_OUT0 <= ( others => '0' );
    f_MEMORY_READ_SEL <= "01";
1717    f_MEMORY_WRITE_SEL <= "01";
    f_MEMORY_ADDRESS_SEL <= "01";
1719    f_MEMORY_READY_SEL <= "01";
    f_MEMORY_DONE_SEL <= "11";
1721    f_MEMORY_READY0_SEL <= "01";
    f_MEMORY_READY12_SEL <= '1';
1723    f_MEMORY_RESET0_SEL <= "01";
    f_MEMORY_RESET12_SEL <= "11";
1725

1727 — Interrupt communications between MIPS0 and
Memory. Wait for MIPS0 Read Signal
when s_c fsm_26 =>
    f_MEMORY_ADDRESS <= ( others => '0' );
1729    f_MEMORY_IN <= ( others => '0' );
    f_MEMORY_OUT <= ( others => '0' );
1731    f_MEMORY_OUT0 <= ( others => '0' );
    f_MEMORY_READ_SEL <= "10";
1733    f_MEMORY_WRITE_SEL <= "10";
    f_MEMORY_ADDRESS_SEL <= "10";
1735    f_MEMORY_READY_SEL <= "01";
    f_MEMORY_DONE_SEL <= "11";
1737    f_MEMORY_READY0_SEL <= "10";
    f_MEMORY_READY12_SEL <= '1';
1739    f_MEMORY_RESET0_SEL <= "10";

```

```

f_MEMORY.RESET12_SEL <= "11";

1741
      — Transmit branch instruction to branch to TSR
Start. Wait for MIPS0 Read Signal to return to 0
1743   when s_c fsm_27 =>
      f_MEMORY.ADDRESS <= (others => '0');
1745      f_MEMORY.IN <= (others => '0');
      f_MEMORY.OUT <= (others => '0');
1747      f_MEMORY.OUT0 <= "0001000000000000" &
k_TSR.START.BRANCH;
      f_MEMORY.READ_SEL <= "10";
1749      f_MEMORY.WRITE_SEL <= "10";
      f_MEMORY.ADDRESS_SEL <= "10";
1751      f_MEMORY.READY_SEL <= "01";
      f_MEMORY.DONE_SEL <= "11";
1753      f_MEMORY.READY0_SEL <= "11";
      f_MEMORY.READY12_SEL <= '1';
1755      f_MEMORY.RESET0_SEL <= "10";
      f_MEMORY.RESET12_SEL <= "11";

1757
      — Wait for MIPS0 Read Signal
1759   when s_c fsm_28 =>
      f_MEMORY.ADDRESS <= (others => '0');
1761      f_MEMORY.IN <= (others => '0');
      f_MEMORY.OUT <= (others => '0');
1763      f_MEMORY.OUT0 <= "0001000000000000" &
k_TSR.START.BRANCH;
      f_MEMORY.READ_SEL <= "10";
1765      f_MEMORY.WRITE_SEL <= "10";
      f_MEMORY.ADDRESS_SEL <= "10";
1767      f_MEMORY.READY_SEL <= "01";
      f_MEMORY.DONE_SEL <= "11";
1769      f_MEMORY.READY0_SEL <= "10";
      f_MEMORY.READY12_SEL <= '1';
1771      f_MEMORY.RESET0_SEL <= "10";
      f_MEMORY.RESET12_SEL <= "11";

1773

1775
      — Start transition from TSR MIPS to TMR MIPS
      — Wait for Memory Ready Signal
1777   when s_c fsm_29 =>
      f_MEMORY.ADDRESS <= (others => '0');
1779      f_MEMORY.IN <= (others => '0');

```

```

1781      f_MEM_OUT <= ( others => '0') ;
1782      f_MEM_OUT0 <= ( others => '0') ;
1783      f_MEM_READ_SEL <= "10" ;
1784      f_MEM_WRITE_SEL <= "10" ;
1785      f_MEM_ADDRESS_SEL <= "10" ;
1786      f_MEM_READY_SEL <= "01" ;
1787      f_MEM_DONE_SEL <= "11" ;
1788      f_MEM_READY0_SEL <= "10" ;
1789      f_MEM_READY12_SEL <= '1' ;
1790      f_MEM_RESET0_SEL <= "11" ;
1791      f_MEM_RESET12_SEL <= "11" ;

1793      — Wait for Memory Ready signal to return to 0
1794      when s_c fsm _30 =>
1795          f_MEM_ADDRESS <= ( others => '0') ;
1796          f_MEM_IN <= ( others => '0') ;
1797          f_MEM_OUT <= ( others => '0') ;
1798          f_MEM_OUT0 <= ( others => '0') ;
1799          f_MEM_READ_SEL <= "10" ;
1800          f_MEM_WRITE_SEL <= "10" ;
1801          f_MEM_ADDRESS_SEL <= "10" ;
1802          f_MEM_READY_SEL <= "01" ;
1803          f_MEM_DONE_SEL <= "11" ;
1804          f_MEM_READY0_SEL <= "10" ;
1805          f_MEM_READY12_SEL <= '1' ;
1806          f_MEM_RESET0_SEL <= "11" ;
1807          f_MEM_RESET12_SEL <= "11" ;

1809      — Wait for Memory Ready Signal
1810      when s_c fsm _31 =>
1811          f_MEM_ADDRESS <= k_mem_location30_32 ;
1812          f_MEM_IN <= ( others => '0') ;
1813          f_MEM_OUT <= ( others => '0') ;
1814          f_MEM_OUT0 <= ( others => '0') ;
1815          f_MEM_READ_SEL <= "11" ;
1816          f_MEM_WRITE_SEL <= "10" ;
1817          f_MEM_ADDRESS_SEL <= "11" ;
1818          f_MEM_READY_SEL <= "01" ;
1819          f_MEM_DONE_SEL <= "11" ;
1820          f_MEM_READY0_SEL <= "10" ;
1821          f_MEM_READY12_SEL <= '1' ;
1822          f_MEM_RESET0_SEL <= "11" ;

```

```

1823          f_MEMORY_RESET12_SEL <= "11";

1825          — Wait for Memory Ready signal to return to 0
1826          when s_c fsm_32 =>
1827              f_MEMORY_ADDRESS <= (others => '0');
1828              f_MEMORY_IN <= (others => '0');
1829              f_MEMORY_OUT <= (others => '0');
1830              f_MEMORY_OUT0 <= (others => '0');
1831              f_MEMORY_READ_SEL <= "10";
1832              f_MEMORY_WRITE_SEL <= "10";
1833              f_MEMORY_ADDRESS_SEL <= "10";
1834              f_MEMORY_READY_SEL <= "01";
1835              f_MEMORY_DONE_SEL <= "11";
1836              f_MEMORY_READY0_SEL <= "10";
1837              f_MEMORY_READY12_SEL <= '1';
1838              f_MEMORY_RESET0_SEL <= "11";
1839              f_MEMORY_RESET12_SEL <= "11";

1841          — Wait for Memory Ready Signal
1842          when s_c fsm_33 =>
1843              f_MEMORY_ADDRESS <= std_logic_vector(unsigned(
1844                  k_mem_location14_32)+unsigned(f_TEMP_ADDRESS));
1845              f_MEMORY_IN <= (others => '0');
1846              f_MEMORY_OUT <= (others => '0');
1847              f_MEMORY_OUT0 <= (others => '0');
1848              f_MEMORY_READ_SEL <= "11";
1849              f_MEMORY_WRITE_SEL <= "10";
1850              f_MEMORY_ADDRESS_SEL <= "11";
1851              f_MEMORY_READY_SEL <= "01";
1852              f_MEMORY_DONE_SEL <= "11";
1853              f_MEMORY_READY0_SEL <= "10";
1854              f_MEMORY_READY12_SEL <= '1';
1855              f_MEMORY_RESET0_SEL <= "11";
1856              f_MEMORY_RESET12_SEL <= "11";

1857          — Wait for Memory Ready signal to return to 0
1858          when s_c fsm_34 =>
1859              f_MEMORY_ADDRESS <= (others => '0');
1860              f_MEMORY_IN <= (others => '0');
1861              f_MEMORY_OUT <= (others => '0');
1862              f_MEMORY_OUT0 <= (others => '0');
1863              f_MEMORY_READ_SEL <= "10";
1864              f_MEMORY_WRITE_SEL <= "10";

```

```

1865      f_MEMORY_ADDRESS_SEL <= "10";
1866      f_MEMORY_READY_SEL <= "01";
1867      f_MEMORY_DONE_SEL <= "11";
1868      f_MEMORY_READY0_SEL <= "10";
1869      f_MEMORY_READY12_SEL <= '1';
1870      f_MEMORY_RESET0_SEL <= "11";
1871      f_MEMORY_RESET12_SEL <= "11";

1873
1874      — Subtract 1 from the loop count
1875      when s_c fsm_35 =>
1876          f_MEMORY_ADDRESS <= (others => '0');
1877          f_MEMORY_IN <= (others => '0');
1878          f_MEMORY_OUT <= (others => '0');
1879          f_MEMORY_OUT0 <= (others => '0');
1880          f_MEMORY_READ_SEL <= "10";
1881          f_MEMORY_WRITE_SEL <= "10";
1882          f_MEMORY_ADDRESS_SEL <= "10";
1883          f_MEMORY_READY_SEL <= "01";
1884          f_MEMORY_DONE_SEL <= "11";
1885          f_MEMORY_READY0_SEL <= "10";
1886          f_MEMORY_READY12_SEL <= '1';
1887          f_MEMORY_RESET0_SEL <= "11";
1888          f_MEMORY_RESET12_SEL <= "11";

1889

1890
1891      — Wait for Memory Ready Signal
1892      when s_c fsm_36 =>
1893          f_MEMORY_ADDRESS <= k_mem_location30_32;
1894          f_MEMORY_IN <= std_logic_vector(f_loop);
1895          f_MEMORY_OUT <= (others => '0');
1896          f_MEMORY_OUT0 <= (others => '0');
1897          f_MEMORY_READ_SEL <= "10";
1898          f_MEMORY_WRITE_SEL <= "11";
1899          f_MEMORY_ADDRESS_SEL <= "11";
1900          f_MEMORY_READY_SEL <= "01";
1901          f_MEMORY_DONE_SEL <= "11";
1902          f_MEMORY_READY0_SEL <= "10";
1903          f_MEMORY_READY12_SEL <= '1';
1904          f_MEMORY_RESET0_SEL <= "11";
1905          f_MEMORY_RESET12_SEL <= "11";

1906
1907      — Wait for Memory Ready signal to return to 0

```

```

when s_c fsm_37 =>
1909    f_MEM_ADDRESS <= ( others => '0' );
f_MEM_IN <= ( others => '0' );
1911    f_MEM_OUT <= ( others => '0' );
f_MEM_OUT0 <= ( others => '0' );
1913    f_MEM_READ_SEL <= "10";
f_MEM_WRITE_SEL <= "10";
1915    f_MEM_ADDRESS_SEL <= "10";
f_MEM_READY_SEL <= "01";
1917    f_MEM_DONE_SEL <= "11";
f_MEM_READY0_SEL <= "10";
1919    f_MEM_READY12_SEL <= '1';
f_MEM_RESET0_SEL <= "11";
1921    f_MEM_RESET12_SEL <= "11";

1923    — Wait for Memory Ready Signal
when s_c fsm_38 =>
1925    f_MEM_ADDRESS <= k_mem_location62_32;
f_MEM_IN <= std_logic_vector(f_loop);
1927    f_MEM_OUT <= ( others => '0' );
f_MEM_OUT0 <= ( others => '0' );
1929    f_MEM_READ_SEL <= "10";
f_MEM_WRITE_SEL <= "11";
1931    f_MEM_ADDRESS_SEL <= "11";
f_MEM_READY_SEL <= "01";
1933    f_MEM_DONE_SEL <= "11";
f_MEM_READY0_SEL <= "10";
1935    f_MEM_READY12_SEL <= '1';
f_MEM_RESET0_SEL <= "11";
1937    f_MEM_RESET12_SEL <= "11";

1939    — Wait for Memory Ready signal to return to 0
when s_c fsm_39 =>
1941    f_MEM_ADDRESS <= ( others => '0' );
f_MEM_IN <= ( others => '0' );
1943    f_MEM_OUT <= ( others => '0' );
f_MEM_OUT0 <= ( others => '0' );
1945    f_MEM_READ_SEL <= "10";
f_MEM_WRITE_SEL <= "10";
1947    f_MEM_ADDRESS_SEL <= "10";
f_MEM_READY_SEL <= "01";
1949    f_MEM_DONE_SEL <= "11";
f_MEM_READY0_SEL <= "10";

```

```

1951      f_MEM_READY12_SEL <= '1';
1953      f_MEM_RESET0_SEL <= "11";
1955      f_MEM_RESET12_SEL <= "11";

1955      — Wait for Memory Ready Signal
when s_c fsm_40 =>
1957          f_MEM_ADDRESS <= k_mem_location31_32;
1959          f_MEM_IN <= k_mem_location02_32;
1961          f_MEM_OUT <= (others => '0');
1963          f_MEM_OUT0 <= (others => '0');
1965          f_MEM_READ_SEL <= "10";
1967          f_MEM_WRITE_SEL <= "11";
1969          f_MEM_ADDRESS_SEL <= "11";
1971          f_MEM_READY_SEL <= "01";
1973          f_MEM_DONE_SEL <= "11";
1975          f_MEM_READY0_SEL <= "10";
1977          f_MEM_READY12_SEL <= '1';
1979          f_MEM_RESET0_SEL <= "11";
1981          f_MEM_RESET12_SEL <= "11";

1981      — Wait for Memory Ready signal to return to 0
when s_c fsm_41 =>
1983          f_MEM_ADDRESS <= (others => '0');
1985          f_MEM_IN <= (others => '0');
1987          f_MEM_OUT <= (others => '0');
1989          f_MEM_OUT0 <= (others => '0');
1991          f_MEM_READ_SEL <= "10";
1993          f_MEM_WRITE_SEL <= "10";
1995          f_MEM_ADDRESS_SEL <= "10";
1997          f_MEM_READY_SEL <= "01";
1999          f_MEM_DONE_SEL <= "11";
2001          f_MEM_READY0_SEL <= "10";
2003          f_MEM_READY12_SEL <= '1';
2005          f_MEM_RESET0_SEL <= "11";
2007          f_MEM_RESET12_SEL <= "11";

2007      — Wait for Memory Ready Signal
when s_c fsm_42 =>
2009          f_MEM_ADDRESS <= k_mem_location63_32;
2011          f_MEM_IN <= k_mem_location02_32;
2013          f_MEM_OUT <= (others => '0');
2015          f_MEM_OUT0 <= (others => '0');
2017          f_MEM_READ_SEL <= "10";

```

```

1995      f_MEM_WRITE_SEL <= "11";
1997      f_MEM_ADDRESS_SEL <= "11";
1999      f_MEM_READY_SEL <= "01";
2001      f_MEM_DONE_SEL <= "11";
2003      f_MEM_READY0_SEL <= "10";
2005      f_MEM_READY12_SEL <= '1';
2007      f_MEM_RESET0_SEL <= "11";
2009      f_MEM_RESET12_SEL <= "11";

2011      — Wait for Memory Ready signal to return to 0
2013      when s_c fsm_43 =>
2015          f_MEM_ADDRESS <= (others => '0');
2017          f_MEM_IN <= (others => '0');
2019          f_MEM_OUT <= (others => '0');
2021          f_MEM_OUT0 <= (others => '0');
2023          f_MEM_READ_SEL <= "10";
2025          f_MEM_WRITE_SEL <= "10";
2027          f_MEM_ADDRESS_SEL <= "10";
2029          f_MEM_READY_SEL <= "01";
2031          f_MEM_DONE_SEL <= "11";
2033          f_MEM_READY0_SEL <= "10";
2035          f_MEM_READY12_SEL <= '1';
2037          f_MEM_RESET0_SEL <= "11";
2039          f_MEM_RESET12_SEL <= "11";

2041      — Wait for Memory Ready Signal
2043      when s_c fsm_44 =>
2045          f_MEM_ADDRESS <= k_mem_location64_32;
2047          f_MEM_IN <= k_zero_32;
2049          f_MEM_OUT <= (others => '0');
2051          f_MEM_OUT0 <= (others => '0');
2053          f_MEM_READ_SEL <= "10";
2055          f_MEM_WRITE_SEL <= "11";
2057          f_MEM_ADDRESS_SEL <= "11";
2059          f_MEM_READY_SEL <= "01";
2061          f_MEM_DONE_SEL <= "11";
2063          f_MEM_READY0_SEL <= "10";
2065          f_MEM_READY12_SEL <= '1';
2067          f_MEM_RESET0_SEL <= "11";
2069          f_MEM_RESET12_SEL <= "11";

2071      — Wait for Memory Ready signal to return to 0
2073      when s_c fsm_45 =>

```



```

2079      f_MEM_READY12_SEL <= '0';
2080      f_MEM_RESET0_SEL <= "10";
2081      f_MEM_RESET12_SEL <= "01";

2083
2084      — Wait for Voter Read Signal
2085      when s_c fsm_48 =>
2086          f_MEM_ADDRESS <= (others => '0');
2087          f_MEM_IN <= (others => '0');
2088          f_MEM_OUT <= (others => '0');
2089          f_MEM_OUT0 <= (others => '0');
2090          f_MEM_READ_SEL <= "10";
2091          f_MEM_WRITE_SEL <= "10";
2092          f_MEM_ADDRESS_SEL <= "10";
2093          f_MEM_READY_SEL <= "01";
2094          f_MEM_DONE_SEL <= "01";
2095          f_MEM_READY0_SEL <= "00";
2096          f_MEM_READY12_SEL <= '0';
2097          f_MEM_RESET0_SEL <= "10";
2098          f_MEM_RESET12_SEL <= "01";

2099
2100      — Wait for Voter Read Signal to return to 0
2101      when s_c fsm_49 =>
2102          f_MEM_ADDRESS <= (others => '0');
2103          f_MEM_IN <= (others => '0');
2104          f_MEM_OUT <= std_logic_vector(f_loop);
2105          f_MEM_OUT0 <= (others => '0');
2106          f_MEM_READ_SEL <= "10";
2107          f_MEM_WRITE_SEL <= "10";
2108          f_MEM_ADDRESS_SEL <= "10";
2109          f_MEM_READY_SEL <= "11";
2110          f_MEM_DONE_SEL <= "01";
2111          f_MEM_READY0_SEL <= "00";
2112          f_MEM_READY12_SEL <= '0';
2113          f_MEM_RESET0_SEL <= "10";
2114          f_MEM_RESET12_SEL <= "01";

2115
2116      — Wait for Voter Read Signal
2117      when s_c fsm_50 =>
2118          f_MEM_ADDRESS <= (others => '0');
2119          f_MEM_IN <= (others => '0');
2120          f_MEM_OUT <= (others => '0');
2121          f_MEM_OUT0 <= (others => '0');

```

```

2123      f_MEMORY_READ_SEL <= "10";
2125      f_MEMORY_WRITE_SEL <= "10";
2127      f_MEMORY_ADDRESS_SEL <= "10";
2129      f_MEMORY_READY_SEL <= "01";
2131      f_MEMORY_DONE_SEL <= "01";
2133      f_MEMORY_READY0_SEL <= "00";
2135      f_MEMORY_READY12_SEL <= '0';
2137      f_MEMORY_RESET0_SEL <= "10";
2139      f_MEMORY_RESET12_SEL <= "01";

2141      — Wait for Voter Read Signal to return to 0
2143      when s_c fsm_51 =>
2145          f_MEMORY_ADDRESS <= (others => '0');
2147          f_MEMORY_IN <= (others => '0');
2149          f_MEMORY_OUT <= k_zero_32;
2151          f_MEMORY_OUT0 <= (others => '0');
2153          f_MEMORY_READ_SEL <= "10";
2155          f_MEMORY_WRITE_SEL <= "10";
2157          f_MEMORY_ADDRESS_SEL <= "10";
2159          f_MEMORY_READY_SEL <= "11";
2161          f_MEMORY_DONE_SEL <= "01";
2163          f_MEMORY_READY0_SEL <= "00";
2165          f_MEMORY_READY12_SEL <= '0';
2167          f_MEMORY_RESET0_SEL <= "10";
2169          f_MEMORY_RESET12_SEL <= "01";

2171      — Return to normal TMR operation
2173      when s_c fsm_52 =>
2175          f_MEMORY_ADDRESS <= (others => '0');
2177          f_MEMORY_IN <= (others => '0');
2179          f_MEMORY_OUT <= (others => '0');
2181          f_MEMORY_OUT0 <= (others => '0');
2183          f_MEMORY_READ_SEL <= "10";
2185          f_MEMORY_WRITE_SEL <= "10";
2187          f_MEMORY_ADDRESS_SEL <= "10";
2189          f_MEMORY_READY_SEL <= "01";
2191          f_MEMORY_DONE_SEL <= "01";
2193          f_MEMORY_READY0_SEL <= "00";
2195          f_MEMORY_READY12_SEL <= '0';
2197          f_MEMORY_RESET0_SEL <= "10";
2199          f_MEMORY_RESET12_SEL <= "01";

2201      — This should never happen

```

```

2165      when others =>
2166        f_MEMORY_ADDRESS <= (others => '0');
2167        f_MEMORY_IN <= (others => '0');
2168        f_MEMORY_OUT <= (others => '0');
2169        f_MEMORY_OUT0 <= (others => '0');
2170        f_MEMORY_READ_SEL <= "00";
2171        f_MEMORY_WRITE_SEL <= "00";
2172        f_MEMORY_ADDRESS_SEL <= "00";
2173        f_MEMORY_READY_SEL <= "00";
2174        f_MEMORY_DONE_SEL <= "00";
2175        f_MEMORY_READY0_SEL <= "00";
2176        f_MEMORY_READY12_SEL <= '0';
2177        f_MEMORY_RESET0_SEL <= "00";
2178        f_MEMORY_RESET12_SEL <= "00";
2179      end case;
2180    end if;
2181  end process controller_output_fsm;
2182
2183 end a_AHR_Controller_v2_Test1001;

```

Listing A.1. AHR_Controller_v2.vhd Code

Appendix B. Version History

- Version 2.2
 - Converted document to AFIT Report Format
 - Renamed “Combined MIPS” to “Adaptive-Hybrid Redundancy (AHR) MIPS”
- Version 2.1
 - Added hyperlinks to Table of Contents and figure and table references to simplify document navigation
- Version 2.0
 - Previous version transitioned from TSR MIPS to TMR MIPS after a single error. This version allows TSR MIPS an opportunity to recover from the error. If a second error occurs before TSR MIPS creates a new save/restore point, TSR MIPS transitions to TMR MIPS. If TSR MIPS successfully creates a new save/restore point, TSR MIPS continues processing as if no error had occurred
- Version 1.0
 - Original Document.

Bibliography

1. N. S. Hamilton, “Basic MIPS Architecture Version 1.4,” Jul 2019.
2. ——, “Triple Modular Redundancy MIPS Architecture Version 1.4,” Jul 2019.

REPORT DOCUMENTATION PAGE

*Form Approved
OMB No. 0704-0188*

The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.

1. REPORT DATE (DD-MM-YYYY) 12-09-2019	2. REPORT TYPE Technical Report	3. DATES COVERED (From — To) Sept 2016 — Sept 2019		
4. TITLE AND SUBTITLE Adaptive-Hybrid Redundancy MIPS Architecture Version 2.2		5a. CONTRACT NUMBER 5b. GRANT NUMBER 5c. PROGRAM ELEMENT NUMBER 5d. PROJECT NUMBER 18G169C 5e. TASK NUMBER 5f. WORK UNIT NUMBER		
6. AUTHOR(S) Hamilton, Nicolas S, Maj, USAF		 		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Air Force Institute of Technology Graduate School of Engineering and Management (AFIT/EN) 2950 Hobson Way WPAFB OH 45433-7765		8. PERFORMING ORGANIZATION REPORT NUMBER AFIT/EN/TR-19-04		
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) Undisclosed		10. SPONSOR/MONITOR'S ACRONYM(S) 11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION / AVAILABILITY STATEMENT DISTRIBUTION STATEMENT A: APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.				
13. SUPPLEMENTARY NOTES				
14. ABSTRACT This report describes in detail the architecture of an Adaptive-Hybrid Redundancy (AHR) MIPS processor based upon the Basic MIPS processor [1] and Triple Modular Redundancy (TMR) processor [2]. The AHR MIPS processor is the result of Adaptive-Hybrid Redundancy for Radiation-Hardening research and combines TMR and Temporal Software Redundancy. The AHR MIPS processor is hybrid in that it utilizes both hardware and software redundancy. It is adaptive because it has the capability to switch between TMR and TSR modes. There may be many other applications for the AHR MIPS processor beyond this specific research area.				
15. SUBJECT TERMS MIPS, Processor, Adaptive-Hybrid Redundancy				
16. SECURITY CLASSIFICATION OF: a. REPORT U b. ABSTRACT U c. THIS PAGE U		17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 119	19a. NAME OF RESPONSIBLE PERSON Maj Nicolas Hamilton, AFIT/ENG 19b. TELEPHONE NUMBER (include area code) (937) 255-6565 x4220; nicolas.hamilton@afit.edu