



ARL-TR-8755 • AUG 2019



# Transient Simulation of High-Voltage Silicon Carbide Super-Gate Turn-off Thyristors (SGTOs) under Extreme Narrow Pulsed Conditions

by Aderinto Ogunniyi, James Schrock, Heather O'Brien, and Stephen Bayne

Approved for public release; distribution is unlimited.

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# **Transient Simulation of High-Voltage Silicon Carbide Super-Gate Turn-off Thyristors (SGTOs) under Extreme Narrow Pulsed Conditions**

**by Aderinto Ogunniyi and Heather O'Brien**

*Sensors and Electron Devices Directorate, CCDC Army Research Laboratory*

**James Schrock and Stephen Bayne**

*Texas Tech University, Electrical and Computer Engineering*

**REPORT DOCUMENTATION PAGE**

*Form Approved  
OMB No. 0704-0188*

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

**PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.**

<b>1. REPORT DATE (DD-MM-YYYY)</b> August 2019		<b>2. REPORT TYPE</b> Technical Report		<b>3. DATES COVERED (From - To)</b> December 2018–June 2019	
<b>4. TITLE AND SUBTITLE</b> Transient Simulation of High-Voltage Silicon Carbide Super-Gate Turn-off Thyristors (SGTOs) under Extreme Narrow Pulsed Conditions				<b>5a. CONTRACT NUMBER</b>	
				<b>5b. GRANT NUMBER</b>	
				<b>5c. PROGRAM ELEMENT NUMBER</b>	
<b>6. AUTHOR(S)</b> Aderinto Ogunniyi, James Schrock, Heather O'Brien, and Stephen Bayne				<b>5d. PROJECT NUMBER</b>	
				<b>5e. TASK NUMBER</b>	
				<b>5f. WORK UNIT NUMBER</b>	
<b>7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)</b> CCDC Army Research Laboratory * ATTN: FCDD-RLS-DP 2800 Powder Mill Road, Adelphi, MD 20783-1138				<b>8. PERFORMING ORGANIZATION REPORT NUMBER</b>  ARL-TR-8755	
<b>9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)</b>				<b>10. SPONSOR/MONITOR'S ACRONYM(S)</b>	
				<b>11. SPONSOR/MONITOR'S REPORT NUMBER(S)</b>	
<b>12. DISTRIBUTION/AVAILABILITY STATEMENT</b> Approved for public release; distribution is unlimited.					
<b>13. SUPPLEMENTARY NOTES</b> * The work outlined in this report was performed while the US Army Research Laboratory (ARL) was part of the US Army Research, Development, and Engineering Command (RDECOM). As of 31 January 2019, the organization is now part of the US Army Combat Capabilities Development Command (formerly RDECOM) and is now called CCDC Army Research Laboratory.					
<b>14. ABSTRACT</b> This report discusses the failure mechanism of 15-kV silicon carbide super-gate turn-off thyristors (SGTOs) during extreme high current density (3.85 kA/cm <sup>2</sup> ) pulsed operation. It is believed that the failure mechanism of the devices evaluated is attributed to recombination-induced stacking fault (SF) formation due to the insufficient buffer layer thickness. The SF failure mechanism is supported experimentally by forward voltage degradation observed during long-term pulse evaluation of the SGTO devices during high-current narrow pulse evaluation performed at 0.5 Hz. The report implements technology computer-aided design simulation at the experimental narrow pulse evaluation previously stated. The results reveal a significant level of (~10 <sup>14</sup> cm <sup>-3</sup> ) minority carrier injection in the buffer layer that penetrates into the substrate region of the device, which could potentially affect the long-term reliability and pulse performance. A model of a high-power SGTO was developed in the Silvaco Atlas software to better understand the extreme electrical stresses in the SGTO when subjected to a high-current pulse. Simulation of the on-state current and device forward voltage drop closely matches measured data. Current density distribution through the device was analyzed, and areas of high minority carrier injection at elevated high current operation were identified.					
<b>15. SUBJECT TERMS</b> silicon carbide, SiC, gate turn-off thyristor, GTO, pulsed power, stacking faults, SFs, anode current, carrier injection, pulse forming network, PFN					
<b>16. SECURITY CLASSIFICATION OF:</b>			<b>17. LIMITATION OF ABSTRACT</b>  UU	<b>18. NUMBER OF PAGES</b>  21	<b>19a. NAME OF RESPONSIBLE PERSON</b> Aderinto Ogunniyi
<b>a. REPORT</b> Unclassified	<b>b. ABSTRACT</b> Unclassified	<b>c. THIS PAGE</b> Unclassified			<b>19b. TELEPHONE NUMBER (Include area code)</b> 301-394-1091

## **Contents**

---

<b>List of Figures</b>	<b>iv</b>
<b>Acknowledgments</b>	<b>v</b>
<b>1. Introduction</b>	<b>1</b>
<b>2. SiC GTO Structure</b>	<b>2</b>
<b>3. Device Modeling Approach</b>	<b>2</b>
<b>4. Experimental Setup and Simulation Overview</b>	<b>3</b>
<b>5. Results and Discussion</b>	<b>6</b>
<b>6. Summary and Conclusion</b>	<b>9</b>
<b>7. References</b>	<b>11</b>
<b>List of Symbols, Abbreviations, and Acronyms</b>	<b>13</b>
<b>Distribution List</b>	<b>14</b>

## List of Figures

---

Fig. 1.	Simplified schematic cross section of the 15-kV SiC SGTO (diagram not to scale).....	2
Fig. 2	MixedMode 10-stage PFN schematic for evaluating the pulsed characteristics of the SiC SGTO.....	4
Fig. 3	Simplified block diagram of the pulse evaluation system to characterize high-voltage SiC SGTO.....	5
Fig. 4	SiC SGTO half unit cell as simulated in Silvaco Atlas .....	5
Fig. 5	Experimental and simulated (isothermal) 15-kV SiC SGTO forward characteristics displaying strong similarity.....	6
Fig. 6	Experimental and simulated (non-isothermal) 15-kV SiC SGTO anode voltage and current waveforms during a 120- $\mu$ s 2-kA PFN switching cycle; the concordance between the experimental and simulated waveforms demonstrates the accuracy of the TCAD model .....	6
Fig. 7	Simulated temperature and dissipated power of SiC SGTO with a 120- $\mu$ s pulse at 2 kA .....	7
Fig. 8	Experimental $V_F$ measured throughout the 2-kA, 120- $\mu$ s pulsed evaluation of SiC GTOs until failure.....	8
Fig. 9	Simulated hole concentration profile throughout the device structure at a narrow current pulse of 2 kA revealing the exposure of high minority carrier injection into the substrate.....	8
Fig. 10	Simulated electron and hole concentrations along the y-axis outline that further demonstrates the high ( $\sim 10^{14}$ cm $^{-3}$ ) minority carrier density injected into the substrate.....	9

## **Acknowledgments**

---

The authors would like to thank Wolfspeed, a Cree Company for the procurement of devices used in this work. This work was supported by the Army's High Voltage Power Technology (HVPT) program.

## 1. Introduction

---

Silicon carbide (SiC) power devices are attracting great interest for next-generation pulsed-power and power electronic systems. SiC offers several material advantages over its silicon counterpart such as high critical field, fast switching, recovery time, high thermal conductivity, and large elastic modulus, making it favorable for pulse-switching systems and applications.<sup>1-4</sup> The US Army Research Laboratory\* has developed an interest in modeling and simulation of the inner workings of high-pulsed-power SiC devices that are subjected to elevated current densities at unique timescales in the microsecond and millisecond regime. Accurate physics-based SiC models will enable better optimization of SiC device designs leading to enhanced device performance and reliability. These physics-based SiC models will also enable the prediction of device performance at various extreme pulsed conditions, expanding the application of SiC power devices. This research presents the modeling and evaluation of SiC gate turn-offs (GTOs) at extreme pulsed power densities and shows direct correlation between measured high-power characterization and simulated current and voltage waveforms.<sup>1-4</sup> It is speculated that recombination-induced stacking faults (SFs) are the underlying mechanism that limits the long-term reliability and peak current capability of ultra-high-voltage SiC super-gate turn-off thyristors (SGTOs) used in high-current-density pulsed applications. Although SF formation at basal plane dislocations (BPDs) is a well-known degradation mechanism of SiC bipolar devices that results in erratically increasing forward voltage drop,<sup>5-7</sup> SF formation has been mitigated for standard current densities ( $\sim 100 \text{ A/cm}^2$ ) through advances in processing techniques.<sup>6,7</sup> These processing techniques include the prevention of interfacial BPDs from growth of epilayers that experience conductivity modulation by increasing the efficiency of their conversion to threading edge dislocations through potassium hydroxide etch preparation of the substrate and by growth of thick buffer layers on the top of the substrate to prevent minority carrier injection into the substrate where the high density of BPDs reside.<sup>6,7</sup> This research presents experimental on-state voltage degradation that is characteristic of SFs of 15-kV SiC SGTOs during narrow pulse operation. Furthermore, a technology computer-aided design (TCAD) simulation was implemented to analyze potential causes of forward voltage ( $V_F$ ) drop instability in SiC GTO during extreme pulsed-power operation.

---

\* The work outlined in this report was performed while the US Army Research Laboratory (ARL) was part of the US Army Research, Development, and Engineering Command (RDECOM). As of 31 January 2019, the organization is now part of the US Army Combat Capabilities Development Command (formerly RDECOM) and is now called CCDC Army Research Laboratory.

## 2. SiC GTO Structure

The 15-kV SiC SGTO presented in this report is manufactured by Wolfspeed. It has a chip area of  $1.05 \text{ cm}^2$  and an active area normalized to the anode mesa of  $0.52 \text{ cm}^2$ . The SGTO has highly interdigitated gate-anode regions that enable the device to have an extremely fast turn-on  $di/dt$  capability. Figure 1 shows a simplified schematic cross section of the 15-kV SiC SGTO with a  $1\text{-}\mu\text{m}$   $n^+$  buffer layer. The SGTO is an asymmetric device using a pnpn structure and is grown on an  $n^+$  4H-SiC substrate as shown in Fig. 1. This is essential due to the high resistance of p-type SiC substrates. The low doped p-type blocking layer of the 15-kV SGTO is  $120 \mu\text{m}$  thick. The high blocking voltage of the SGTO is enabled by this thick epilayer and multizone edge junction termination extension. The SiC SGTO displayed in this report is a current-controlled device that transitions from the OFF-state to the ON-state when a small current pulse-trigger is applied to the anode relative to the gate region. Details of the device fabrication can be found in Cheng et al.<sup>8</sup>




Fig. 1. Simplified schematic cross section of the 15-kV SiC SGTO (diagram not to scale)

## 3. Device Modeling Approach


The SiC SGTO thyristor is a bipolar device that operates at high-level injection during high-current forward conduction. It is essential to implement accurate SiC physics-based models to characterize the transient characteristics of the SiC devices appropriately under extreme pulsed conditions. It is imperative to incorporate accurate mobility and lifetime models for both the electrons and holes in order to accurately simulate the forward conduction characteristics of the device. To simulate the SiC SGTO thyristor, electron and hole physically based mobility and lifetime models were implemented in a physics-based numerical simulator called

Atlas. These models account for variations in carrier mobility and lifetime as functions of impurity concentration, carrier concentration, and temperature. The mobility models implemented in the simulation include analytic low-field, Conwell-Weisskopf, and Mattheissen's rule.<sup>9</sup> The analytic low-field mobility model has the dependent variables of ionized impurity concentration and lattice temperature, and it models coulombic and phonon scattering in localized sections of the device. The Conwell-Weisskopf mobility model contains the dependent variables of carrier concentration and lattice temperature, and it accounts for the contribution of carrier-carrier scattering to the overall mobility, which becomes significant during high-level injection. Finally, the overall low-field mobility is determined by Mattheissen's rule as a function of the contributions from the analytic low-field mobility and Conwell-Weisskopf model. The two primary lifetime models implemented in the simulation are the Shockley-Read-Hall (SRH) concentration-dependent lifetime model and the Auger recombination lifetime model.<sup>10-14</sup> The SRH model contains the dependent variables of ionized impurity concentration and lattice temperature, and it models lifetime reduction as a function of increasing doping concentration. Finally, the Auger recombination lifetime model is used for consideration of three particle transitions that occur during high-level injection.<sup>9-14</sup> An impact ionization model is included to account for the carrier generation due to high electric fields.<sup>9,15</sup> This model is essential in modeling and simulating the breakdown voltage of the 15-kV SiC SGTO. Furthermore, the temperature-dependent SiC material parameters such as thermal conductivity and volumetric specific heat were accounted for in this work to depict accurate electrothermal behavior of the device under extreme pulsed-switching conditions. The precise modeling of the material thermal conductivity is essential for steady-state simulation of the device. The accurate modeling of the volumetric specific heat is imperative for transient simulation of the device.

#### **4. Experimental Setup and Simulation Overview**

---

A pulse-forming network (PFN) was developed in the Atlas MixedMode module from discrete L and C components in order to simulate the 120- $\mu$ s full width half maximum pulse used to evaluate the SiC SGTO's pulse-switching characteristics. The gate of the SiC SGTO was driven using a floating voltage pulse source referenced to the anode. The gate voltage pulse was implemented with 200-ns rise and fall times and a duration of 10  $\mu$ s, during which it pulled 1 A out of the gate to trigger the device on. This gate drive method was used for all transient simulations presented in this work. A simplified schematic of the PFN and SiC SGTO as implemented in the Atlas MixedMode module is shown in Fig. 2.



**Fig. 2** MixedMode 10-stage PFN schematic for evaluating the pulsed characteristics of the SiC SGTO

A 10-stage, 0.5- $\Omega$  PFN was designed and built for determining the pulse power capability, pulse power reliability, safe operating area, and failure modes of advanced power semiconductor switches during pulse overcurrent conditions. The PFN generates a 120- $\mu$ s, 2-kA (3.85 kA/cm<sup>2</sup>) current pulse to meet power requirements for survivability and lethality applications. The pulses were applied at 0.5 Hz to allow the device to return to room temperature after each pulse by minimizing the average power dissipation. The current amplitude was chosen to be approximately 2 kA based off of prior work that determined the pulsed overcurrent safe operating area of a prior generation of SiC SGTOs.<sup>5</sup> The devices were triggered with a gate–anode current of 0.5 A. The transient waveforms gathered during the current pulses include the anode–cathode voltage, anode–cathode current, gate–anode current (device triggering current), and on-state voltage. The anode–cathode voltage is measured with an Agilent Technologies N2891A 70-MHz differential probe; the anode–cathode current is measured with a Power Electronic Measurements Rogowski type CWT 15B with a sensitivity of 2.00 mV/A; the gate–anode current was measured with a Pearson Current Monitor model 2877 with an output of 1.0 V/A; the on-state voltage of the device was accurately measured with an active high-voltage saturation probe. The details about this pulse power evaluation test system are described in Lacouture et al.<sup>16</sup> A simplified block diagram of the power stage and data acquisition is shown in Fig. 3. During the evaluation process, the device under test is removed from the high-energy testbed and its static characteristics are measured with an Agilent Technologies B1505A Power Device Analyzer/Curve Tracer. The static characteristics measured include device forward conduction, gate–anode forward conduction, and gate–anode reverse leakage. The device test procedure includes pulse switching the device to a pulse current of 2 kA for a few iterations. After a few pulsed iterations, the device static characteristics were measured to determine any subtle electrical variation or degradation. These electrical characteristics were obtained using the data acquisition platform as shown in Fig. 3.




Fig. 3 Simplified block diagram of the pulse evaluation system to characterize high-voltage SiC SGTO

A simplified half-cell cross section of the device as simulated in the Silvaco Atlas numerical simulator is shown in Fig. 4. The physical device has an active conduction area between the edge terminations of  $0.52 \text{ cm}^2$ . The cell width in simulation is  $23 \text{ }\mu\text{m}$  and scaled in the z-direction by  $2.3 \times 10^6 \text{ }\mu\text{m}$  to emulate the simulated current magnitude flowing through the physical device based on its active area. In addition, the anode mesa, n gate, p- drift, and p+ buffer layers in simulation are doped and have depths according to the device fabrication published in Cheng et al.<sup>8</sup>






Fig. 4 SiC SGTO half unit cell as simulated in Silvaco Atlas

## 5. Results and Discussion

Figure 5 demonstrates the 15-kV SiC SGTO's experimentally measured and simulated current-voltage (I-V) characteristics. The experimentally measured I-V characteristics were analyzed up to 20 A, which was the maximum current capability of the Agilent B1505A used to acquire this measurement; the SiC GTO static simulation (isothermal) was implemented beyond 2 kA. In addition, the subplot of Fig. 5 shows the anode-cathode resistance corresponding to the I-V points. Figure 6 depicts a comparison of the experimental device and simulated (non-isothermal) device anode voltage and current waveforms plotted during a 2-kA PFN switching cycle.




**Fig. 5** Experimental and simulated (isothermal) 15-kV SiC SGTO forward characteristics displaying strong similarity




**Fig. 6** Experimental and simulated (non-isothermal) 15-kV SiC SGTO anode voltage and current waveforms during a 120- $\mu$ s 2-kA PFN switching cycle; the concordance between the experimental and simulated waveforms demonstrates the accuracy of the TCAD model

The simulated device peak temperature was approximately 370 K for the waveform shown in Fig. 7 and the device returned to a room temperature of 300 K after 40 ms. The subplot in Fig. 7 also depicts a peak power dissipation of 45 kW from the device at 2 kA and at a 120- $\mu$ s pulse width. The experimental system and TCAD simulation were used in conjunction to determine the failure mechanism of three 15-kV SiC SGTO thyristors during high-current-density (3.85 kA/cm<sup>2</sup>) pulsed applications. Figure 7 displays the experimental  $V_F$  measured throughout the 2-kA narrow (120- $\mu$ s pulse width) pulse evaluation of each device until failure. In Fig. 8 the  $V_F$  of device 1 started at the lowest level and increased until failure at pulse iteration of 72,000; the  $V_F$  of device 2 started at a higher level than device 1 and failed more rapidly with a final abrupt increase in  $V_F$  during pulse iteration of 48,470; and device 3 started with the highest  $V_F$  and failed after the fewest number of pulses with an abrupt increase in  $V_F$  during pulse iteration of 9,751. Figure 7 demonstrates that each device exhibited an increasing  $V_F$  characteristic of SF formation and propagation.<sup>17-20</sup> The bipolar degradation mechanism of SF formation and propagation is due to minority carrier recombination at a BPD. The high SF concentration is manifested by the forward voltage increase reducing carrier lifetime and forming a potential barrier for carrier transport.<sup>20</sup> Based on the experimental results, it is believed that the long-term reliability and peak current capability of ultra-high-voltage SiC SGTOs for pulsed-power applications can be advanced through the utilization of buffer layers specifically designed to meet the extremely high-current-density requirements.




**Fig. 7** Simulated temperature and dissipated power of SiC SGTO with a 120- $\mu$ s pulse at 2 kA




**Fig. 8** Experimental  $V_F$  measured throughout the 2-kA, 120- $\mu$ s pulsed evaluation of SiC GTOs until failure

Figure 9 displays the hole concentration throughout the simulated 15-kV SiC SGTO device structure at 91.3  $\mu$ s into the non-isothermal 2-kA pulse shown in Fig. 6. Figure 9 demonstrates that injection of  $\sim 10^{14}$   $\text{cm}^{-3}$  occurs into the substrate during the extremely high-current-density pulsed condition of 3.85  $\text{kA}/\text{cm}^2$ . In addition, Fig. 10 displays the electron and hole concentrations along the y-axis cutline shown in Fig. 9. In Fig. 10, the x-axis origin correlates to the top of the anode, and the end of the x-axis ( $x = 140$   $\mu\text{m}$ ) correlates to 12.5- $\mu\text{m}$  depth into the substrate.



**Fig. 9** Simulated hole concentration profile throughout the device structure at a narrow current pulse of 2 kA revealing the exposure of high minority carrier injection into the substrate



**Fig. 10** Simulated electron and hole concentrations along the y-axis cutline that further demonstrates the high ( $\sim 10^{14} \text{ cm}^{-3}$ ) minority carrier density injected into the substrate

It is speculated that recombination-induced SF formation occurs in SiC SGTOs operating under extremely high current density. This speculation was supported experimentally by the rapid increase and instability of the  $V_F$  drop measured during the device pulse evaluation as shown in Fig. 8. Furthermore, the device simulation results presents a significant hole injection concentration into the substrate as shown in Fig. 10, which could potentially enable the development of SF formation. After the SF formed in the substrate because of the insufficiently thick  $n^+$  buffer layer, the minority carrier recombination would have enabled the SFs to propagate up into the epilayers operating under conductivity modulation. It is speculated that the SF formations eventually resulted in catastrophic device failure as a result of the decreasing device effective active area and corresponding localized increases in current density.<sup>20</sup>

## 6. Summary and Conclusion

This report compares experimental and simulated device behavior to aid in the failure analysis of 15-kV SiC SGTOs subjected to extreme pulsed current operation. The failure mechanism is suspected to be SF formation because of insufficiently thick buffer layers for pulsed-power application regime. This conclusion is drawn from experimental  $V_F$  degradation exhibited during narrow pulsed evaluation at  $3.85 \text{ kA/cm}^2$ ; TCAD modeling and simulation of the device reveals that a fair amount of ( $\sim 10^{14} \text{ cm}^{-3}$ ) minority carrier injection into the substrate could be the potential cause of forward voltage degradation in high-voltage SiC SGTO. With these simulated results, it is suspected that the long-term

reliability and peak current capability of ultra-high-voltage SiC SGTOs for pulsed-power applications can be improved by optimizing the buffer layer thickness, making these devices suitable for the extremely high current densities exceeding  $100 \text{ A/cm}^2$ .

## 7. References

---

1. Ogunniyi A, O'Brien H, Lelis A, Scozzie C, Shaheen W, Agarwal A, Zhang J, Callanan R, Temple V. The benefits and current progress of SiC SGTOS for pulsed power applications. *Solid-State Electronics*. 2010;54(10):1232–1237.
2. Elasser A, Chow TP. Silicon carbide benefits and advantages for power electronics circuits and systems. *Proc IEEE*. 2002;90:969.
3. Agarwal A, Capell C, Zhang QJ, Richmond, JM, Callanan R, O'Loughlin M, Burk A, Melcher J, Palmour JW, Temple V, O'Brien H, Scozzie CJ. 9 kV, 1 cm x 1 cm SiC super GTO technology development for pulse power. *Proc. 17th IEEE PPC*. 2009:264–269.
4. Zhang Q, Agarwal AK, Capell C, Cheng L, O'loughlin M, Burk A, Palmour JW, Temple V, Ogunniyi AA, O'Brien H, Scozzie CJ. SiC super GTO thyristor technology development: present status and future perspective. *Proc. 2011 IEEE Pulsed Power Conference*. 2011:1530–1535.
5. Lawson K, Bayne S, Lacouture S, Cheng L, O'Brien H, Ogunniyi A, Scozzie C. Safe operating area and long-term reliability of 9-kV silicon carbide PNP super gate turn-off thyristors. *IEEE Electron Device Lett*. 2014 Aug;35(8):862–864.
6. Sumakeris, JJ, Bergman P, Das MK, Hallin C, Hull BA, Janzén E, Lendenmann H, O'Loughlin MJ, Paisley MJ, Ha SY et al. Techniques for minimizing the basal plane dislocation density in SiC epilayers to reduce Vf drift in SiC bipolar power devices. *Mater Sci Forum*. 2006;527–529:141–146.
7. Bergman JP, Lendenmann H, Nilsson PÅ, Lindefelt U, Skytt P. Crystal defects as source of anomalous forward voltage increase of 4H-SiC diodes. *Mater Sci Forum*. 2001;353–356:299–302.
8. Cheng L, Agarwal AK, Capell C, O'Loughlin MJ, Lam K, Zhang J, Richmond J, Burk A, Palmour JW, Ogunniyi A et al. 15 kV, large area (1 cm<sup>2</sup>), 4H-SiC p-type gate turn-off thyristors. *Mater Sci Forum*. 2013;740–742:978–981.
9. Silvaco, Inc. Atlas user's manual. Santa Clara (CA): Silvaco, Inc.; 2015. p. 1–1684.
10. Roschke M, Schwierz F. Electron mobility models for 4H, 6H, and 3C SiC. *IEEE Trans Electron Devices*. 2001 Jul;48(7):86,88.
11. Galeckas A, Linnros J. Optical characterization of excess carrier lifetime and surface recombination in 4H/6H-SiC. *Applied Physics Letters*. 2001;79:365.

12. Galeckas A, Linnros J, Grivickas V. Auger recombination in 4H-SiC: unusual temperature behavior. *Applied Physics Letters*. 1997;77:3269.
13. Ruff M, Mitlehner H, Helbig R. SiC devices: physics and numerical simulation. *IEEE Trans Electron Devices*. 1994 June;41(6):1040–1054.
14. Klein BP. Identification and carrier dynamics of the dominant lifetime limiting defect in n- 4H-SiC epitaxial layers. *Phys Status Solidi A*. 2009;206(10):2257–2272.
15. Hatekayama T, Watanabe T, Shinohe T. Impact ionization coefficients of 4H-silicon carbide. *Appl Phys Lett*. 2004;85(8).
16. Lacouture D, Schrock JA, Ray WB, Hirsch EA, Bayne S, Giesselmann M, O'Brien H, Ogunniyi A, Scozzie C. Extraction of safe operating area and long term reliability of experimental silicon carbide super gate turn off thyristors. 2015 IEEE Pulsed Power Conference (PPC); 2015 Oct 15; Austin, TX. p. 1–4. doi: 10.1109/PPC.2015.7296932.
17. Lendenmann H, Dahlquist F, Bergman JP, Bleichner H, Hallin C. High-power SiC diodes: characteristics, reliability and relation to material defects. *Mater Sci Forum*. 2002;389–393:1259–1264. doi: 10.4028/www.scientific.net/MSF.389-393.1259.
18. Stahlbush RE, Liu KX, Twigg ME. Effects of dislocations and stacking faults on the reliability of 4H-SiC pin diodes. *IEEE 44th International Reliability Physics Symposium Proceedings*; 2006 Mar 26–30; San Jose, CA. Vol. 2, p. 90–94. doi: 10.1109/RELPHY.2006.251196.
19. Agarwal A, Capell C, Zhang Q, Richmond J, Callanan R, O'Loughlin M, Burk A, Melcher J, Palmour J, Temple V, et al. 9 kV, 1 cm x 1 cm SiC super GTO technology development for pulse power. 17th IEEE International Pulsed Power Conference (PPC); 2009 June 28–2 July; Washington, DC. p. 264–269. doi: 10.1109/PPC.2009.5386305.
20. Losee PA, Li C, Seiler J, Stahlbush RE, Chow TP, Bhat IB, Gutmann RJ. Electrical characteristics and reliability of 4H-SiC pin diodes fabricated on in-house grown and commercial epitaxial films. *Mater Sci Forum*. 2005;483–485:961–964. doi: 10.4028/www.scientific.net/MSF.483-485.961.

## List of Symbols, Abbreviations, and Acronyms

---

BPD	basal plane dislocation
GTO	gate turn-off thyristor
I-V	current-voltage
PFN	pulse forming network
SF	stacking fault
SGTO	super-gate turn-off thyristor
SiC	silicon carbide
SRH	Shockley-Read-Hall
TCAD	technology computer-aided design
$V_F$	forward voltage

1 DEFENSE TECHNICAL  
(PDF) INFORMATION CTR  
DTIC OCA

1 CCDC ARL  
(PDF) FCDD RLD CL  
TECH LIB

1 GOVT PRINTG OFC  
(PDF) A MALHOTRA

2 CCDC ARL  
(PDF) FCDD RLS DP  
A OGUNNIYI  
H O'BRIEN