REPORT DOCUMENTATION PAGE Form Approved OMB NO. 0704-0188				Approved OMB NO. 0704-0188			
	The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions,						
regarding this Headquarters S Respondents sl of information if	searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggesstions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA, 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any oenalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.						
1. REPORT I	DATE (DD-MM-	-YYYY)	2. REPORT TYPE			3. DATES COVERED (From - To)	
02-06-2017	7		Final Report			22-Apr-2016 - 21-Apr-2017	
4. TITLE AN	ND SUBTITLE				5a. CON	TRACT NUMBER	
			and Bio-Electroni		W911N	F-16-1-0249	
Lester East	man Conferen	ce on High-Pe	erformance Device	S	5b. GRA	5b. GRANT NUMBER	
					5c. PRO	GRAM ELEMENT NUMBER	
					611102		
6. AUTHOR	S				5d. PRO.	IECT NUMBER	
James Hwa	ng						
					5e. TASH	K NUMBER	
					5f. WOR	K UNIT NUMBER	
7. PERFOR	MING ORGANI	ZATION NAMI	ES AND ADDRESSES	5		3. PERFORMING ORGANIZATION REPOR	
Lehigh Uni	•				1	NUMBER	
	Sponsored Progr	rams					
526 Brodhe Bethlehem,		1801	5 -3008				
	9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS 10. SPONSOR/MONITOR'S ACRONYM(S)						
(ES)							
	U.S. Army Research Office 11. SPONSOR/MONITOR'S REPORT P.O. Box 12211 NUMBER(S)						
Research Tr	riangle Park, NC	27709-2211			68312-EL-CF.3		
	12. DISTRIBUTION AVAILIBILITY STATEMENT						
	Public Release;		imited				
	MENTARY NO		in this report are these	ofthaa	uthor(a) and	should not contrued as an official Department	
			s so designated by oth			should not contrued as an official Department	
14. ABSTRA	14. ABSTRACT						
The 2016 I	EEE Lester Ea	astman Confei	ence of High-Perfo	ormanc	e Devices	was held at Lehigh University Aug. 2-4	
						26 contributed talks (19 by students),	
and 25 posters (17 by students). The conference proceedings with 15 selected papers							
were published by IEEE through its Xplore online archive. Topics covered in the conference include high-							
frequency devices (high-frequency electronics, Schottky devices, Bloch-wave oscillators, vacuum electronics, high-							
frequency passive components), power switching and energy-efficient devices (high-power 15. SUBJECT TERMS							
conference, high-performance devices, IEEE, proceedings							
16. SECURI	16. SECURITY CLASSIFICATION OF: 17. LIMITATION OF 15. NUMBER 19a. NAME OF RESPONSIBLE PERSON						
	a. REPORT b. ABSTRACT c. THIS PAGE ABSTRACT OF PAGES James Hwang						
UU	UU	υυ	UU			19b. TELEPHONE NUMBER 610-758-5104	
						010-730-3104	

Г

Report Title

Final Report: Research Area 4.1 Nano- and Bio-Electronics: Lester Eastman Conference on High-Performance Devices

ABSTRACT

The 2016 IEEE Lester Eastman Conference of High-Performance Devices was held at Lehigh University Aug. 2-4, 2016. The technical program includes 3 keynote speeches, 13 invited talks, 26 contributed talks (19 by students), and 25 posters (17 by students). The conference proceedings with 15 selected papers

were published by IEEE through its Xplore online archive. Topics covered in the conference include high-frequency devices (high-frequency electronics, Schottky devices, Bloch-wave oscillators, vacuum electronics, high-frequency passive components), power switching and energy-efficient devices (high-power

electronics, normally-off devices, bioinspired energy storage, wide-bandgap electronics), digital logic devices (low-power and energyefficient logic switches, new materials, phenomena, and devices concepts for next-generation logic), optical emitters (infrared emitters for communication and sensing applications, lightemitting diodes for solid-state lighting and visible light-based communication, ultraviolet light-emitting diodes for disinfection and sensing, lasers, quantum-cascade lasers), photovoltaics and photodetectors (high-efficiency and flexible photovoltaics, photonic techniques for energy generation and transmission, high-quantum-efficiency photodetectors, avalanche photodiodes), bioelectronics and microelectromechanical systems (bioelectronics, chemical/biological sensors, micro-electromechanical devices and systems). There were approximately 90 participants, including 61 from the academia, 16 from the industry, and 12 from the government. Among all the participants, there were 35 students and 17 women. Foreign participants include 8 from Japan, 2 from Korea, and one each from Germany, Greece, Sweden, Pakistan, and Vietnam.

Enter List of papers submitted or published that acknowledge ARO support from the start of the project to the date of this printing. List the papers, including journal references, in the following categories:

(a) Papers published in peer-reviewed journals (N/A for none)

Received Paper

TOTAL:

Number of Papers published in peer-reviewed journals:

Paper

(b) Papers published in non-peer-reviewed journals (N/A for none)

Received

TOTAL:

Number of Papers published in non peer-reviewed journals:

(c) Presentations

	Non Peer-Reviewed Conference Proceeding publications (other than abstracts):
Received	Paper
Received	
TOTAL:	
Number of Non	Peer-Reviewed Conference Proceeding publications (other than abstracts):
	Peer-Reviewed Conference Proceeding publications (other than abstracts):
Received	Paper
TOTAL	
TOTAL:	
Number of Deer	-Reviewed Conference Proceeding publications (other than abstracts):
	-Reviewed Conference Proceeding publications (other than abstracts):
	(d) Manuscripts
Received	Paper
TOTAL:	

Books

Received	Book
06/02/2017 1.0	00 Jonathan Felbinger. , Piscataway, New Jersey: IEEE Xplore, (2016)
TOTAL:	1
<u>Received</u>	Book Chapter
TOTAL:	
	Patents Submitted
	Patents Awarded
	Awards
····	Graduate Students
NAME	PERCENT_SUPPORTED
FTE Equ Total Nu	
	Names of Post Doctorates
NAME	PERCENT_SUPPORTED
FTE Equ Total Nu	

Names	of Faculty	Supported
-------	------------	-----------

NAME James Hwang FTE Equivalent: Total Number: PERCENT_SUPPORTED National Academy Member
0.00
0.00

1

Names of Under Graduate students supported

NAME

PERCENT_SUPPORTED

FTE Equivalent: Total Number:

Student Metrics

This section only applies to graduating undergraduates supported by this agreement in this reporting period	l
The number of undergraduates funded by this agreement who graduated during this period: 0.00 The number of undergraduates funded by this agreement who graduated during this period with a degree in science, mathematics, engineering, or technology fields: 0.00	I
The number of undergraduates funded by your agreement who graduated during this period and will continue to pursue a graduate or Ph.D. degree in science, mathematics, engineering, or technology fields: 0.00	
Number of graduating undergraduates who achieved a 3.5 GPA to 4.0 (4.0 max scale): 0.00 Number of graduating undergraduates funded by a DoD funded Center of Excellence grant for Education, Research and Engineering: 0.00	
The number of undergraduates funded by your agreement who graduated during this period and intend to work for the Department of Defense 0.00	
The number of undergraduates funded by your agreement who graduated during this period and will receive scholarships or fellowships for further studies in science, mathematics, engineering or technology fields: 0.00	

Names of Personnel receiving masters degrees

<u>NAME</u>

Total Number:

Names of personnel receiving PHDs

NAME

Total Number:

Names of other research staff

NAME	PERCENT_SUPPORTED	
Anne Nierer	0.04	
FTE Equivalent:	0.04	
Total Number:	1	

Sub Contractors (DD882)

Inventions (DD882)

Scientific Progress

The conference was held at Lehigh University Aug. 2-4, 2016. The technical program includes 3 keynote speeches, 13 invited talks, 26 contributed talks (19 by students), and 25 posters (17 by students). The conference proceedings with 15 selected papers were published by IEEE through its Xplore online archive. Topics covered in the conference include high-frequency devices (high-frequency electronics, Schottky devices, Bloch-wave oscillators, vacuum electronics, high-frequency passive components), power switching and energy-efficient devices (high-power electronics, normally-off devices, bioinspired energy storage, wide-bandgap electronics), digital logic devices (low-power and energy-efficient logic switches, new materials, phenomena, and devices concepts for next-generation logic), optical emitters (infrared emitters for communication and sensing applications, light-emitting diodes for solid-state lighting and visible light-based communication, ultraviolet light-emitting diodes for disinfection and sensing, lasers, quantum-cascade lasers), photovoltaics and photodetectors (high-efficiency and flexible photovoltaics, photonic techniques for energy generation and transmission, high-quantum-efficiency photodetectors, avalanche photodiodes), bioelectronics and micro-electromechanical systems (bioelectronics, chemical/biological sensors, micro-electromechanical systems).

There were approximately 90 participants, including 61 from the academia, 16 from the industry, and 12 from the government. Among all the participants, there were 35 students and 17 women. Foreign participants include 8 from Japan, 2 from Korea, and one each from Germany, Greece, Sweden, Pakistan, and Vietnam. Companies represented include Crystal IS, HRL Labs, Intel, IQE, Lehighton Electronics, Matheson, Northrop Grumman, Raytheon, Teledyne Scientific, Fujitsu (Japan), Toyoda Gosei (Japan), and COMSATS Institute (Pakistan). Government entities include Army Research Office, Army Research Lab, Office of Naval Research, Navel Research Lab, Department of Energy, National Renewable Energy Lab, Sandia National Lab, and National Institute of Information and Communication Technology (Japan).

During lunch on Aug. 2, an invited talk on "Recent Trends in US Patent Litigation" was given by a patent attorney. On the evening of the same day, a special event "Women in Engineering" was attended by approximately 10 men and 10 women. On Aug. 3, a keynote speech was given by a program manager from the Department of Energy on its R&D programs, including special programs for university-industry collaboration. Over the conference banquet on the same day, an invited talk was given on "The Rise and Fall of Bethlehem Steel – A High-Tech Company a Century Ago."

The conference brought together leading scientists and engineers from academia, industry, and government who are at the frontiers of electronic device and circuit research and development, for cross-fertilization of different technologies. The conference provided an intimate, intensive, single-track, and multi-disciplinary environment, which is so unique that equivalent results cannot be obtained at regular meetings of professional societies or other major international conferences. The rapid pace of electronic technology evolution compels a merger of traditionally separated technical areas, including microwave power circuits, low-power digital electronics, optoelectronics, power switching, etc., which collectively have become the foundation of today's electronic technology.

The conference is based on highly interdisciplinary research involving physics, chemistry, materials science, mechanical engineering, and chemical engineering. The conference is of interest to those active in 1) aerospace, 2) bioengineering, 3) communication, networking and broadcast technologies, 4) components, circuits, devices and systems, 5) engineered materials, dielectrics and plasmas, 6) fields, waves and electromagnetics, 7) photonics and electro-optics, and 8) power, energy and industry applications.

The conference proceedings and list of participants are attached, including a group photo.

Technology Transfer





2016 Lester Eastman Conference on High Performance Devices (LEC)



IEEE Catalog Number: CFP16COR-ART ISBN: 978-1-4673-8628-9

Proceedings of the 25th Biennial Lester Eastman Conference on High Performance Devices (LEC)

Sponsored by the National Science Foundation and other U.S. Government research funding offices

Technically co-sponsored by the IEEE Electron Devices Society

2 – 4 August 2016

Lehigh University Bethlehem, PA, USA



IEEE Catalog Number: CFP16COR-ART (Xplore) ISBN: 978-1-4673-8628-9 (Xplore)

2016 Lester Eastman Conference on High Performance Devices (LEC)

Copyright © 2016 by the Institute of Electrical and Electronic Engineers, Inc. All rights reserved.

Copyright and Reprint Permissions

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

IEEE Catalog Number: CFP16COR-ART (Xplore) ISBN: 978-1-4673-8628-9 (Xplore)

Printed copies of this publication are available from:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com

Produced by IEEE eXpress Conference Publishing

For information on producing a conference proceedings and receiving an estimate, contact conferencepublishing@ieee.org http://www.ieee.org/conferencepublishing

Table of Contents

Conference Technical Program	n	v
Preface		xi
Awards		xiii
Committees		xiv
Session 1: Optoelectronics		
Optmizaton of High-Speed D. Cheian, L. Alloatti, R.J.	d CMOS Optcal Modulators with Interleaved Junctions Ram	1
Chemically and Mechanic A.B. Kaul	ally Exfoliated MoS ₂ for Electronic & Opto-electronic Devices	4
Session 2: Digital and Bio Elect	ronics	
Experimental approach fo M. Kashiwano, A. Yukima	or feasibility of superlattice FET	8
Low-Temperature Charact S-W Son, J.H. Park, J.M. B	teristics of In _{0.7} Ga _{0.3} As PHEMTs Baek, J.S. Kim, D-K Kim, D-H Kim	12
	oadband Electrical Detection of Live Bacteria Iizadeh, X. Luo, X. Cheng, J.C.M. Hwang	15
Solution Dispersed 2D Gra R. Hossain, I.G. Deaguero,	aphene & MoS ₂ for an Inkjet Printed Biocompatible Photodetector	19
Session 3: Power Devices		
	Enhancement on the Performance of Ultra-High Voltage 4H-SiC PiN Diodes k, R.P. Dahal, I.B. Bhat, T.P. Chow	23
	e in PolarMOSH on SiC and Free-Standing GaN Substrates Nomoto, M. Pan, X. Gao, D. Jena, H.G. Xing	27
Session 4: High Frequency Dev	rices	
	ce Technologies for W-band High-Power Amplifier Niida, T. Ohki, N. Okamoto, Y. Minoura, M. Sato, Vatanabe, Y. Miyamoto	31
	se ShiŌer Using Two Synchronized MEMS Switches i, Y. Ning, C. Palego, J.C.M. Hwang, D. Scarbrough, C. L. Goldsmith	
Poster Session		
_	Ultra-Fast Operating Ballisttic Deflection Transistor N. Hossain, M. Margala, I. Iñiguez-de-la-Torre, J. Mateos, T. González	38
	iaN Planar MIS-HEMTs on Sapphire with High Breakdown and Low Dispersion , K. Hestroffer, M. Guidry, B. Romanczyk, S. Wienecke,	42
A High Responsivity SnO ₂ <i>P. Sharma, S. Sawyer</i>	Hollow Nanospheres Based Ultraviolet Photodetector	46
MoS ₂ Synthesis and High- G.A. Saenz, A.B. Kaul, G. K	Performance Broadband Photodetector Carapetrov, J. Curtis	50
	and Simulation of High Voltage 4H-SiC P-Type SGTOs 1. Hinojosa, J. Schrock, S. Lacouture, E. Hirsch, S. Bayne, S-H Ryu	

TECHNICAL PROGRAM

MONDAY, AUGUST 1

Room 101 STEPS Building

1700-
1900REGISTRATION AND RECEPTION

TUESDAY, AUGUST 2

MORNING: Room 101 STEP Building KEYNOTE SESSION: TueAM1 Chairs: Grace Xing and Siddharth Rajan		
0800	REGISTRATION OPENS	
0830	INTRODUCTION – Grace Xing, Siddharth Rajan, James Hwang WELCOME TO LEIGH – Fil Bartoli, Chair, ECE Department, Lehigh University	
0900	KEYNOTE: III-V Nanowire FETs on Si for RF Applications – Lars-Erik Wernersson, Lund University, Sweden	
0945	KEYNOTE: The New World of Lighting: Solid-State Lighting and Beyond– <i>Jeff Tsao</i> , <i>Sandia National Laboratory</i>	
1030	BREAK	
OPTOELECTRONICS 1: TueAM Session Chair: Jonathan Wierer		
1100	INVITED: Mid-Infrared Photonic Detectors and Focal Plane Arrays Using Antimonides – Sanjay Krishna, University of New Mexico	
1130	Dual-color Bidirectional Terahertz Quantum Cascade Lasers Based on Shallow Heterostructures – Sudeep Khanal, Lehigh University [STUDENT]	
1145	Optimization of High-Speed CMOS Optical Modulators with Interleaved Junctions – Dinis Cheian, Massachusetts Institute of Technology [STUDENT]	
1200	LUNCH BUFFET–David Radulescu - Recent Trends in US Patent Litigation	

TUESDAY, AUGUST 2

AFTERNOON: Room 101 STEP Building OPTOELECTRONICS 2: TuePM

Chairs: Jonathan Wierer and Sanjay Krishna

1330	INVITED: High-Performance III-V Multijunction Solar Cells – John F. Geisz, National Renewable Energy Laboratory
1400	INVITED: Chemically and Mechanically Exfoliated MoS ₂ for Electronic & Opto-electronic Devices – <i>Anupama Kaul, University of Texas, El Paso</i>
1430	Band Gap Engineering in GaN-Based Semiconductor with Dilute-Anion Incorporation for Visible Light Emitters – <i>Chee-Keong Tan, Lehigh University [STUDENT]</i>
1445	Room temperature CW operation of GaN-based VCSELs - Kenjo Matsui, Meijo University [STUDENT]
1500	Break
1530	INVITED : High Al-content AlXGa1-XN Heterojunctions for Devices in the Deep Ultraviolet Part of The Spectrum – Asif Khan, University of South Carolina
1600	Graded p-AlGaN Superlattice for Reduced Electron Overflow in Tunneling Injected UVC LEDs – Yuewei Zhang, The Ohio State University [STUDENT]
1615	Polarization Induced Holes for Ultraviolet Emitting Devices – Toshiki Yasuda, Meijo University [STUDENT]
1630	Pseudomorphic LEDs on AlN Substrates Emitting at 235nm – Leo Schowalter, Crystal IS, Inc.
1700- 1900	POSTER SESSION AND RECEPTION
1930	Women in Engineering Emeril's Fish House, Sands Casino, 77 Sands Blvd., Bethlehem, PA 18015

TUESDAY, AUGUST 2

1700- 1900	POSTER SESSION: Room102 STEPS Building
P1	A Model for Dual-Gated Monolayer MoS2 Transistor Characteristics Featuring Intrinsic and Gate-Dependent Contact Resistance – <i>PhuocTran, International University, Vietnam</i>
P2	Monte Carlo Modeling of Ultra-Fast Operating BDT based Logical Device – Jean-François Millithaler, UMASS LOWELL
P3	High Frequency N-Polar GaNPlanar MIS-HEMTs on Sapphire with High Breakdown and Low Dispersion – Xun Zheng, University of California Santa Barbara [STUDENT]
P4	Cross Sectional Observation of Slant Field Plates Integrated to InAls/InGaAs HEMTs – <i>Tomotaka Hosotani</i> , Research Institute of Electrical Communication, <i>Tohoku University</i> [STUDENT]
Р5	Growth and Characterization of Single Crystalline InNGrown on GaNby RF Sputtering for Robust Schottky Contacts – <i>Vache Harotoonian, UC-Davis [STUDENT]</i>
P6	Full-wave Hydrodynamic Modeling of Terahertz Plasma-wave HEMT Emitters – Shubhendu Bhardwaj, Electicaland Computer Engineering, The Ohio State University [STUDENT]
P7	Power Gain at THz Frequencies Employing Grating-gate RTD-gated HEMTs - Hugo Condori, University of Utah [STUDENT]
P8	Uncertainty Quantification and the Role of Non-parabolicity in Shaping the Nature of the Electron Transport Processes within Zinc Oxide – <i>Stephen O'Leary, The University of British Columbia</i>
P9	Low Frequency Noise Characteristics of ZnONanowire Field Effect Transistors – <i>Hao Xue, The Ohio State University</i> [STUDENT]
P10	Low Frequency Noise in Few Layer MoS ₂ – Junao Cheng, Ohio State University [STUDENT]
P11	Single Junction GaAs Solar Cells Grown by Hydride Vapor Phase Epitaxy – John Simon, NREL
P12	Integration of Site-controlled InAs Quantum Dots in Nanowire Architectures Towards Building Efficient Data Networks – Ayesha Jamil, COMSATS Institute of Information Technology
P13	Electrochemical Photoconversion in Micro/Nanostructured GaN and InN Grown on Silicon – <i>Vijay Parameshwaran,</i> U.S. Army Research Laboratory
P14	Crystalline Rare Earth Alloys as a Solution for Integrated III-V Photonics on Silicon – Andrew Clark, Translucent
P15	Polarization-Dependent Optical Properties of AlGaN Nanowire Deep Ultraviolet Light-Emitting Diodes – Yu Kee Ooi, Rochester Institute of Technnology[STUDENT]
P16	Understanding the Current Injection Efficiency in Rare-Earth Doped GaN:Eu Red-Emitting Light Emitting Diodes – <i>IoannisFragkos, Lehigh University [STUDENT]</i>
P17	Miniband Engineering in III-Nitride Digital Alloy for Broadband Device Applications – Wei Sun, Lehigh University [STUDENT]
P18	A High Responsivity SnO ₂ Hollow NanospheresBased Ultraviolet Photodetector – <i>PrachiSharma, Rensselaer</i> <i>Polytechnic Institute [STUDENT]</i>
P19	Characterization of a Molybdenum Disulfide Photodetector at Cryogenic Temperatures – GA Lara Saenz, University of Texas at El Paso [STUDENT]
P20	Electrical Characterization of Atomic Layer Deposited SiO2/β-Ga ₂ O ₃ Interface – <i>Ke Zeng, Electrical Engineering Department, University at Buffalo (SUNY) [STUDENT]</i>
P21	Pulsed Power Evaluation and Simulation of High Voltage 4H-SiC PType SGTOs – Aderinto Ogunniyi, U.S. Army Research Laboratory [STUDENT]
P22	Thermal Breakdown of III-N HEMTs on different substrates - Michael Shur, Rensselaer Polytechnic Institute [STUDENT]
P23	Asymmetric Self-Heating in AlGaN/GaNHEMTs and Its Implication on Device Reliability – Sukwon Choi, The Pennsylvania State University [STUDENT]
P24	Determination of Al ₂ O ₃ β-Gal ₂ O ₃ Interface Trap Densities D _{it} Through Photo-Assisted C-V Method – <i>H Zhou, Purdue</i> University [STUDENT]

WEDNESDAY, AUGUST 3

MORNING: Room 101 STEP Building DIGITAL AND BIO ELECTRONICS - WedAM Chairs: Shriram Shivaraman and James Hwang **REGISTRATION OPENS** 0800 0830 **INVITED:** Negative Capacitance Transistors – Sayeef Salahuddin, UC Berkeley 0900 **INVITED:** New Materials to Push the Limits of Moore's Law – Tomás Palacios, MIT Overcoming Heterogeneity, Alignment, and Contact Challenges to Realize High-Conductance Carbon 0930 Nanotube Array Field-Effect Transistors - Michael Arnold, University of Wisconsin-Madison 0945 Experimental approach for feasibility of superlattice FET - Yasuyuki Miyamoto, Tokyo Tech 1000 BREAK 1030 **INVITED:** Thin-Film Transistors for Flat-Panel Display Backplanes – John Wager, Oregon State University Low-Temperature Characteristics of In_{0.7}Ga_{0.3}As PHEMTs – Dae-Hyun Kim, Kyungpook National 1100 University, [STUDENT] 1115 Preliminary Results for Broadband Electrical Detection of Bacteria – X. Du, Lehigh University Solution Dispersed 2D Layered Materials for in vivo Biosensing Applications - Ridwan Hossain, 1130 University of Texas El Paso [STUDENT] 1200 LUNCH BUFFET

WEDNESDAY, AUGUST 3

POW	AFTERNOON Room 101 STEP Building POWER DEVICES – Session WedPM Chairs: Rongming Chu and Travis Anderson	
1300	INVITED: Electrical and Thermal Properties of Field-Plated Ga ₂ O ₃ MOSFETs with High Breakdown Voltage – <i>Man-Hoi Wong, National Institute of Communication Technology, Japan</i>	
1330	INVITED: Diamond: an Ultra Wide Bandgap Semiconductor for Power Electronics and Energy Conversion – <i>Robert Nemanich, Arizona State University</i>	
1400	Diamond Based Schottky PIN Diodes with Breakdown Voltage > 750V – Maitreya Datta, Arizona State University [STUDENT]	
1415	Towards the High Voltage Operating Potential of β-Ga ₂ O ₃ MOSFETs – <i>Neil Moser</i> , <i>George Mason University [STUDENT]</i>	
1430	Effect of Carrier Lifetime Enhancement on the Performance of Ultra-High Voltage 4H-SiC PiN Diodes – Sauvik Chowdhury, Rensselaer Polytechnic Institute [STUDENT]	
1445	BREAK	
1515	INVITED: Current Status of Vertical GaN Power Devices on GaN Substrates – Toru Oka, Toyoda Gosei, Japan	
1545	Comparison between GaNtrench MOSFETs with $(11\overline{20})$ a-plane and $(10\overline{10})$ m-plane sidewalls – <i>Chirag Gupta, University of California Santa Barbara [STUDENT]</i>	
1600	Experimental Realization of GaN PolarMOSH: SiC versus GaN substrates – Mingda Zhu, Cornell University [STUDENT]	
1615	Heterostructure-Engineered Ohmics-based UBWG Al0.75Ga0.25N Channel MISFET – Sanyam Bajaj The Ohio State University [STUDENT]	
1630	Device Characteristics of AlN/Al0.85Ga0.15N High Electron Mobility Transistor with Regrown Ohmic Contact – Albert Baca, Sandia National Laboratories	
1645	KEYNOTE: The U.S. Department of Energy's Initiative on Wide BandGap Technology – <i>Anant Agarwal, US Department of Energy</i>	
1730	END SESSION	
1800	BANQUET: Wood Dining Room, 2nd Floor, Iacocca Hall, Mountaintop Campus, Lehigh University	

THURSDAY, AUGUST 4

MORNING: Room 101 STEP Building HIGH FREQUENCY DEVICES – ThuAM

Chairs: Keisuke Shinohara and Yasuki Miyamoto

0800	REGISTRATION OPENS
0830	INVITED: Demonstration of Amplifier Circuit Gain at 1THz with 25nm InP HEMT TMIC Process – <i>Gerry Mei, Northrop Grumman</i>
0900	INVITED: InAlGaN/GaN-HEMT Device Technologies for W-band High-Power Amplifier - Kozo Makiyama, Fujitsu
0930	Effect of Gate Sidewall Capacitance on N-Polar GaN Cap MISHEMT Performance – Steven Wienecke, University of California - Santa Barbara [STUDENT]
0945	Current Gain Above 10 in III-Nitride Tunneling Hot Electron Transistor – <i>Zhichao Yang,</i> <i>The Ohio State University [STUDENT]</i>
1000	Towards AIN/SiC platform high performance GaN QW HEMTs - SM Islam, Cornell University
1015	First Observation of Repeatable Room Temperature Negative Differential Resistance in GaN Resonant Tunneling Diodes – <i>Jimy Encomendero, Cornell University [STUDENT]</i>
1030	BREAK
1100	INVITED: The European DOTSEVEN (0.7 THz SiGe HBT) project: Technology, Modeling and Applications – <i>Micheal Schroter, Technical University Dresden</i>
1130	Plasmonic Detection of Short Terahertz Pulses – Michael Shur, Rensselaer Polytechnic Institute
1145	Low-dispersion 180° Phase Shifter Using Two Synchronized MEMS Switches – Vahid Gholizadeh, Lehigh University [STUDENT]
1200	BaSnO ₃ Based Transistors for High Frequency Applications – Zhanbo Xia, The Ohio State University [STUDENT]
1215- 0130	LUNCH BUFFET - AWARD ANNOUNCEMENTS, CONFERENCE CLOSING REMARKS

Preface

Professor Lester Fuess Eastman (1928–2013) helped to build an extensive, global community of scientists and engineers studying and developing compound semiconductor materials, devices, and circuits [1–2]. Following service in the Navy as a radar specialist, he returned to upstate New York and earned his B.S. ('53), M.S. ('55), and Ph.D. ('57) degrees at Cornell University, and subsequently joined the engineering faculty. He recognized the promise of semiconductor materials and devices for microwave applications and undertook pioneering study and early commercialization of compound semiconductor devices, including supplying GaAs distress beacons for downed pilots. In 1965, he organized the first annual, informal Conference on Active Microwave Effects in Bulk Semiconductors in New York City (as Ithaca is not known for its winter tourism) and, in 1967, served as Chairman of the First Cornell Biennial Conference on Engineering Applications of Electronic Phenomena: High Frequency Generation and Amplification [3]. The scope of this biennial conference – and his group's research – broadened over the years to incorporate optoelectronic and power devices and their applications. The name of the conference also evolved to reflect IEEE EDS sponsorship, beginning in 1981, to the eponymous IEEE Lester Eastman Conference on High Performance Devices in 2002, out of recognition for his seminal contributions to the field.

Presentation and dissemination of new ideas and state of the art results have remained the hallmark of this conference. The intent of the proceedings has shifted, in recent years, from a comprehensive record toward rapid publication [4–14]. Key discoveries have been unveiled at this conference, including Prof. Eastman's pioneering work on ballistic transport [15]. Throughout his career, he anticipated pivotal shifts from vacuum tubes to solid-state microwave electronics and subsequently to the nitride materials family. In this spirit, this year's conference featured mm-wave, THz, IR, and UV sources and detectors; biological sensors; beyond-CMOS logic devices; and wide bandgap power switches.

To many, Prof. Eastman was instantly recognizable: sitting in the front row of the lecture hall, an imposing figure with a legal pad. Among a career of accolades, he was named a Fellow of the IEEE in 1969, appointed the John L. Given Foundation Chair Professor of Engineering in 1985, and elected to the National Academy of Engineering in 1986. As an advisor, Les conveyed his curiosity and enthusiasm, shared his love of culture, and instilled a nugget of his vast intuition for physical phenomena. He left an indelible impression on those given the pleasure to collaborate with him, study under his tutelage, discuss the latest results at a workshop, or just sign the visitors' register in his office.

Innovation was a theme throughout this year's conference. At a lunchtime seminar, David Radulescu presented on trends in optoelectronic patent litigation. During the conference dinner on the former research campus of the Bethlehem Steel Corporation, once the second largest steel producer and largest shipbuilder in the world, a duo of former employees presented artful pictures and anecdotes from the company's rise, many projects and capabilities, ultimate failure to innovate, and demise after a century in business. The Local Chair, Prof. Hwang, picked up the story of how the city, failing company, and Lehigh University worked together to incubate new technologies and industries. Prof. Eastman, who took great interest in the life and corporate endeavors of distant relative George Eastman, would have enjoyed this narrative. From the mountaintop research campus turned technology incubator, participants could see the again-vibrant downtown and, through the clear skies, to the far side of the verdant Lehigh Valley.

Jonathan Felbinger Raytheon Company IEEE Senior Member & "Eastman index" #124

References

- [1] M.S. Shur, "Professor Lester F. Eastman," in *Proc. IEEE Lester Eastman Conf. on High Performance Devices*, Newark, DE, Aug. 2002. doi: 10.1109/LECHPD.2002.1146723
- [2] L. Eastman Veal, "A Fond Farewell to One of Cornell's Finest," in *Proc. Lester Eastman Conf. on High Performance Devices (LEC)*, Ithaca, NY, Aug. 2014. doi: 10.1109/LEC.2014.6951549
- [3] L. F. Eastman, "Introduction," in *IEEE Trans. Electron Devices*, vol. 14, no. 9, pp. 460-460, Sep 1967. doi: 10.1109/T-ED.1967.15987
- [4] Proc. Biennial Cornell Electrical Engineering Conf., vol. 1–8, Ithaca, NY: School of Electrical Engineering, Cornell University, 1967–1981. issn: 0161-3219
- Proc. 9th Biennial IEEE/Cornell Conf. on High Speed Semiconductor Devices and Circuits, Cornell University, Ithaca, NY, Aug. 15–17, 1983.
- [6] Proc. 10th Biennial IEEE/Cornell Conf. on Advanced Concepts in High-speed Semiconductor Devices and Circuits, July 29–31, 1985.
- [7] Proc. IEEE/Cornell Conf. on Advanced Concepts in High Speed Semiconductor Devices and Circuits, 1987–1997. http://ieeexplore.ieee.org/servlet/opac?punumber=1000328
- [8] M.G. Adlerstein, Ed., Proc. IEEE/Cornell Conf. on High Performance Devices, Ithaca, NY, Aug. 7–9, 2000. Piscataway, NJ: IEEE, 2000. isbn: 0-7803-6381-7
- [9] R.E. Leoni III, Ed., Proc. IEEE Lester Eastman Conf. on High Performance Devices, U. Delaware, Newark, DE, Aug. 2002. Piscataway, NJ: IEEE, 2002. isbn: 0-7803-7478-9
- [10] R.E. Leoni III, Ed., "Proc. of the 2004 IEEE Lester Eastman Conf. on High Performance Devices," in Int. J. of High Speed Electronics and Systems, vol. 14, no. 3, 2004. Proc. IEEE Lester Eastman Conf. on High Performance Devices (Selected Topics in Electronics and Systems, vol. 35), RPI, Troy, NY, Aug. 2004. Singapore: World Scientific, 2005. isbn: 981-256-196-X
- [11] M.S. Shur, P.A. Maki, and J. Kolodzey, Eds. "Advanced Semiconductor Devices: Proc. of the 2006 Lester Eastman Conf.," in Int. J. of High Speed Electronics and Systems, vol. 17, no. 1, 2007. Advanced Semiconductor Devices: Proc. of the 2006 Lester Eastman Conf. (Selected Topics in Electronics and Systems, vol. 45), Cornell U., Ithaca, NY, Aug. 2006. Singapore: World Scientific, 2007. doi: 10.1142/6532
- [12] M.S. Shur and P. Maki, Eds., "Advanced High Speed Devices," in Int. J. of High Speed Electronics and Systems, vol. 19, no. 1, 2009. Advanced High Speed Devices: Proc. of the 2008 Biennial Lester Eastman Conf. (LEC) (Selected Topics in Electronics and Systems, vol. 51), U. Delaware, Newark, DE, Aug. 2008. Singapore: World Scientific, 2010. doi: 10.1142/7481
- [13] M. Wraback and M.S. Shur, Eds., "Proceedings of the 2010 biennial Lester Eastman Conf. (LEC)," in *Int. J. of High Speed Electronics and Systems*, vol. 20, no. 3, 2011.
- [14] *Proc. Lester Eastman Conf. on High Performance Devices (LEC)*, 2012–2016. http://ieeexplore.ieee.org/servlet/opac?punumber=1000323
- [15] M.S. Shur and L.F. Eastman, "Near Ballistic Electron Transport in GaAs Devices at 77K," in Proc. 7th Biennial Cornell Conf. on Active Microwave Devices and Circuits, Ithaca, NY, pp. 389–400, Aug. 1979.

2016 Lester Eastman Conference on High Performance Devices (LEC)

Awards

Prof. Eastman actively encouraged his students to present at conferences to gain exposure and win recognition. In this spirit, student presenters received travel support and the Best Student Paper and Best Poster were awarded at the conclusion of the 2016 Lester Eastman Conference on High Performance Devices.

Best Student Paper Award:

Effect of Gate Sidewall Capacitance on N-Polar GaN Cap MISHEMT Performance

S. Wienecke, B. Romanczyk, M. Guidry, H. Li, E. Ahmadi, K. Hestroffer, X. Zheng, S. Keller, U. K. Mishra Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 Tel: (805) 893-8956, Fax: (805) 893-8714, Email: swienecke@engineering.ucsb.edu

Best Poster Award:

Single Junction GaAs Solar Cells Grown by Hydride Vapor Phase Epitaxy J. Simon, K.L. Schulte, N. Jain, M. Young, M.R. Young, D.L. Young, A.J. Ptak National Renewable Energy Laboratory, Golden, CO 80401

Tel: 303-275-3898, e-mail: john.simon@nrel.gov

2016 Lester Eastman Conference on High Performance Devices (LEC)

Organizing Committee

General Chair: Grace Huili Xing Cornell University

Technical Program Chair: Siddharth Rajan The Ohio State University

Local Arrangements Chair: James Hwang Lehigh University

Technical Chair:

Paul Maki Office of Naval Research Treasurer: James Hwang Lehigh University

Publicity Chair: Joe Smart HexaTech

Publications Chair: Jonathan Felbinger Raytheon Company

Past Conference Chair: P.C. Chao BAE Systems

Technical Program Committees

Optoelectronic Devices:	Jonathan Wierer (Lehigh U.), Chair Daniel Feezell (UNM) Tetsuya Takeuchi (Meijo U.) Xiuling Li (U. Illinois)
High Frequency Devices:	Keisuke Shinohara (Teledyne), Chair Yasuyuki Miyamoto (Tokyo Institute of Technology, Japan) Subramaniam Arulkumaran (NTU, Singapore) Han Wang (USC)
Power Electronics:	Rongming Chu (HRL), Chair Travis Anderson (NRL) Hai Lu (Nanjing U.)

Digital and Bio Electronics: Shriram Shivaraman (Intel Corporation), Chair Debdeep Jena (Cornell U.)

Steering Committee – Recent LEC Chairs

Robert Kaplar (Sandia)

PC Chao (BAE Systems), Paul Chow (RPI), Chris Clarke (Northrop Grumman), Greg DeSalvo (Northrop Grumman), James Kolodzey (U. Delaware), Leda Lunardi (NCSU), Leo Showalter (Crystal IS), Michael Shur (RPI), Mike Wraback (ARL), Grace Huili Xing (Cornell U.), John Zolper (Raytheon)

Optimization of High-Speed CMOS Optical Modulators with Interleaved Junctions

Dinis Cheian, Luca Alloatti, Rajeev J. Ram

Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA.

dincheian@gmail.com

Abstract— Modern microprocessors performance is often limited by the data delivery rate through conventional electrical interconnects. Optical interconnects offer a viable path to relieving this interconnect bottleneck and significantly increasing the capability of modern computers and datacenters. Here, we present a model and experimental validation for the high-speed performance of CMOS optical modulators using interleaved junctions. This model is benchmarked against two generation of CMOS modulators. The model uncovers the underlying bandwidth limitations of existing devices and suggests improvements that would enable 35 GHz optical modulators in microelectronics CMOS.

Keyword— modulator; bandwidth; CMOS; photonics

I. INTRODUCTION

Advances in CMOS have enabled modern processors to operate at much faster speeds than electrical interconnects can deliver data [1]. Optical interconnects offer a viable path to realizing such high performance interconnects. Recently, the first microprocessor with integrated photonic interconnects was demonstrated [2]. This initial demonstration was for 2.5 Gbps links between a dual-core RISC V CPU and off-chip memory with a total of 15.6 pJ/bit energy consumption. Recently, the 45 nm photonic toolbox was updated with a 13 GHz modulator [3]. This modulator exploits a new geometry of interleaved junction— the T-Junction – for plasma effect modulation of the optical resonance in a silicon microdisk (Fig 1). The toolbox also contains a 32 GHz detector, thus the bandwidth bottleneck is still set by the modulator's performance [4].

Here, we present a model and experimental validation for the high-speed performance of CMOS optical modulators using interleaved T-Junctions. This model is benchmarked against two generations of CMOS modulators. The model uncovers the underlying bandwidth limitations of existing devices and suggests improvements that would enable 35 GHz optical modulators in microelectronics CMOS.

II. THE T-JUNCTION

A. The Interleaved Junction

The three junction geometries, typically used in modulator design, are: lateral, vertical, and interleaved junction. The lateral junction, with concentric rings of doped material, is difficult to contact in a ring modulator fabricated from a single layer of silicon where the optical mode will be in the immediate vicinity of the metal contacts, increasing the optical loss. The vertical junction manufacturing process is challenging due to the small thickness of the silicon layer (<100 nm) and the fact that SOI MOSFETs rely on lateral junctions. The interleaved junction is both easy to manufacture and contact in a microelectronics CMOS process. Moreover, the lithographic precision allows the interleaved junction to have a width smaller than the thickness of the silicon, thus the modulation efficiency can be increased beyond what the vertical junction has to offer. The interleaved junction is the most convenient junction design for native CMOS processes.

B. The T-Junction

An interleaved PN junction, as presented in [5], can be modeled using a distributed RC circuit. Since the modulators are operated in reverse bias, the dominating capacitance is the junction's depletion capacitance, C_{jun} . The dominant resistance, in our electrical model, is the radial resistance of the P and N spokes, $R_{n,p}$.

In a junction, C_{jun} plays two important roles. First, as mentioned above, C_{jun} is part of the *RC* product which



Fig. 1. a) A microscope image of the modulator with GC— grating couplers, S— signal pad, and G— ground pad. b) The modulator layout with N mask in purple, P mask in pink, intrinsic regions in green, metal contacts in grey, and waveguide in brown.

determines the 3dB bandwidth of the modulator. However, C_{jun} also determines the strength of the optical modulation as measured by the Extinction Ratio (ER). The degree of refractive index variation for a given voltage swing induced by carrier density modulation is directly related to the depletion capacitance: $C_{jun} = dQ/dV$, where Q is the charge stored in the capacitor. Thus, it would appear that there is a fundamental trade-off between the ER and the bandwidth — a larger ER requires a larger C_{jun} and hence a smaller bandwidth.

We can decouple the two variables by realizing that the optical mode is not present throughout the volume of the silicon microdisk (Fig. 2a)). The mode travelling through the modulator is concentrated towards the outer rim in order to avoid overlap with the metal contacts on the inner rim. Therefore the capacitance located within the $0.9 \,\mu m$ from the metal contacts, where there is little optical field overlap, does not contribute to optical modulation.

The main idea behind the T-Junction design is to diminish the capacitance in the regions where the optical mode is not present. We place intrinsic regions between the P and N spokes, in order to diminish the capacitance that does not contribute to modulation (Fig. 2b)). The intrinsic regions will slightly decrease the width of the conducting spokes and thus increase the $R_{n,p}$. However, the decrease in C_{jun} will be greater than the increase in $R_{n,p}$, as long as width of the spoke is much larger than the depletion region, and the intrinsic region widths. This will increase the bandwidth, without decreasing the ER. The T-Junction also maximizes the capacitance in the regions where the optical mode is located. Finally, the T-junction allows us to increase the doping of the portion of the conducting spokes that do not overlap the optical mode.



Fig. 2. The lengths of figures a) and b) are scaled identically. a) Cross section of the modulator. The optical mode is concentrated towards the outer rim of the modulator, away from the metal contacts on the top. b) Top view of a cell of the modulator. A snapshot of the electron density in the simulated device. The electrical schematics represents the equivalent RC circuit. The intrinsic regions help minimize the capacitance that does not contribute to the modulation.

III. RESULTS AND DISCUSSION

Using the T-Junction concept, we have recently demonstrated the fastest modulator in an unmodified CMOS process ("zero-change" CMOS), with a bandwidth 5x higher than the previous PN junction [3], [5]. Next, we present the numerical and analytical models that have been developed to predict the behavior of the modulators. Sentaurus, a device simulator developed by Synopsys, was used to solve the transport equations. We have simulated only a cell of the whole PN ring, and imposed periodic boundary conditions on that cell, to recreate the behavior of the whole ring (Fig. 2b)). The model correctly predicts the 3dB bandwidth of the previous generation of modulators, anticipating a 3.8 GHz bandwidth versus the measured 2.5 GHz in [5]. The model also, correctly predicts the behavior of the T-Junction modulator, including the optimal operating voltage in order to achieve the highest bandwidth (Fig. 3a)).

The optimal voltage occurs when the decrease in capacitance with reverse bias, cannot compensate for the increase in resistance of the spoke. The conducting spokes begin to pinchoff as the depletion widths increase with bias (Fig. 3b)).



Fig. 3. a) The theoretical model predicts the experimental behavior. The model was also able to predict the optimal voltage of operation. The white outlines on the devices represent the boundaries of the depletion regions. b) With higher reverse bias, the decrease in C_{jun} cannot compensate for the increase in $R_{n,p}$. The spokes begin to pinch-off as the depletion widths increase with bias.

Once we have verified the accuracy of our models for the T-Junction modulator, we proceed to optimizing the geometry and doping of the junction, to further increase the speed. We have optimized over doping— the conclusion being that the larger the doping, the faster the device. If we neglect the changes in mobility, the *RC* product of the modulator would decrease as $1/\sqrt{N}$. The decrease of the *RC* product with doping, is verified by the models, even if we take the mobility change into consideration (Fig. 4). The higher the doping— the faster the device. The increase in doping is only limited by the amount of loss that we can tolerate.

We did not vary the radial length of the junctions because the length is constrained to separate the optical mode from the metal contacts along the inner rim (Fig. 2a)). In all designs the length of the junction was kept at the minimum of $1.2 \ \mu m$.

We optimized over the widths of the intrinsic, N, and P regions. Increasing the width of the N and P regions allows us to decrease the junction resistance along the length of the spoke. However, once the width is increased significantly, the resistances along the width of the junctions start to increase. Increasing the width of the intrinsic region will decrease the non-modulating capacitances but will, once again, increase the resistances along the width of the junction. Therefore, both the width of the junctions and the width of the intrinsic regions have an optimal point, which minimizes the *RC* product. The final design predicts a 3dB bandwidth above 35 GHz (Fig. 5).

There are several factors that limit us in achieving an even faster device. The doping cannot be increased arbitrarily because this would increase the optical loss in the ring. The set length of the junctions, the finite resistivity of the doped regions, and increase in lateral resistances set the limit on the T-Junction performance.



Figure 4. The RC product decreases with doping. The resistivity of the holes and electrons decreases faster than \sqrt{N} — the rate at which C_{jun} increases with doping. The higher the doping the faster the device, the downside of the increased doping is the increase in optical loss. In the plot above, the N and P doping have been assumed to be equal.



Figure 5. The theoretical model has been used to successfully predict the bandwidth of two generation of modulators, at 1V reverse bias. The new design promises to have a 3dB bandwidth exceeding 35 GHz.

IV. CONCLUSIONS

This work has focused on analyzing the T-Junction, and on optimizing its performance. The T-Junction is a new junction design that allows the designer to decouple the 3dB bandwidth and the ER. The T-Junction has demonstrated its superior bandwidth compared to other CMOS modulators.

In summary, we have created a model that successfully mimics the behavior of two generations of modulators. Using this model we further optimized the design parameters to obtain a modulator operating above 35 GHz.

ACKNOWLEDGEMENT

We acknowledge support by DARPA POEM under award HR0011-11-C-0100 and contract HR0011-11-9-0009. The views expressed are those of the authors and do not reflect the official policy or position of the DoD or the U.S. Government.

Luca Alloatti's present address is Institute of Electromagnetic Fields, ETH Zurich, Zurich, Switzerland.

REFERENCES

[1] J. Chang et al., "A 45nm 24MB on-die L3 cache for the 8-core multi-threaded Xeon Processor," VLSI Circuits, pp. 152-153, 2009.

[2] S. Chen et al., "Single-chip microprocessor that communicates directly using light," Nature, pp. 534-538, 2015.

[3] L. Alloatti, D. Cheian, and R. J. Ram, "High-speed modulator in zero-change CMOS photonics," Applied Physics Letters, 2016.

[4] L. Alloatti, and R. J. Ram, "Waveguide-coupled detector in zero-change complementary metal-oxide-semiconductor," Applied Physics Letters, 2015.

[5] J. Shainline et al., "Depletion-mode carrier-plasma optical modulator in zerochange advanced CMOS," Optics Letters, pp. 2657-2659, 2013.

[6] R. A. Soref and B. R. Bennett, "Electrooptical effects in silicon," IEEE Journal of Quantum Electronics, pp. 123–129, 1987.

Chemically and Mechanically Exfoliated MoS₂ for Electronic & Opto-electronic Devices

Anupama B. Kaul (invited paper)

Department of Electrical and Computer Engineering; Department of Materials, Metallurgical and Biomedical Engineering University of Texas, El Paso, El Paso, TX 79968

akaul@utep.edu

Abstract—Two-dimensional (2D) layered nanomaterials such as graphene and transition-metal dichalcogenides (TMDCs) have attracted tremendous attention over recent years due to their unique properties and potential for numerous applications. Here we have characterized the properties of chemically exfoliated 2D molybdenum disulphide (MoS₂) that was dispersed in organic solvents. Optical absorption spectra of the solution dispersions revealed the presence of excitonic peaks at characteristic energies. Besides electronic transport measurements on dropcast samples, these dispersions were also used to form p-n junction devices on p-type Si substrates. At the same time, MoS2 was also mechanically exfoliated from the bulk crystal and the flake was then placed onto pre-patterned electrodes using a visco-elastic stamping process. A few layer MoS₂ photodetector device was fabricated and characterized using a broadband white light source and transport was measured over a wide range of temperatures.

Keywords—2D layered materials, MoS2, photodetectors, solution dispersion, chemical exfoliation, mechanical exfoliation

I. INTRODUCTION

The hexagonal honeycomb lattice of two-dimensional (2D) graphene represents the thinnest material we know of to date. At the same time, this membrane-like material is 5X stronger than steel owing to the strong in-plane sigma bonds. The sp^2 bonding of carbon atoms in graphitic carbon nanomaterials generally affords them exceptional materials properties, such as a high-charge-carrier mobility, high-thermal conductivity and excellent mechanical flexibility, which make them attractive for a range of applications [1-4]. It is interesting to note that fullerenes - the lowest dimensional form of carbon nanomaterials - were the first to be discovered amongst the graphitic carbon nanomaterial family by Kroto et al. [5] in 1985, followed by carbon nanotubes in 1991 by Iijima [6], while graphene remained elusive until recently despite being the basis for the other forms of carbon nanomaterials. Graphene exhibits a high mobility > 100,000 cm²/V-s at room temperature and a high thermal conductivity of 5 x 10^3 W/m-K. It has an ultra-high current carrying capability ~ 1×10^9 A/cm². Due to its flexibility, strength, high conductivity, transparency and low cost, graphene has been proposed as a replacement for indium tin oxide for solar cells [7], and organic light emitting diodes, as well as in touch screens [8]. The large surface area to volume ratio of graphene suggests that it also has promise in ultra-capacitor applications [9].

Recently, layered 2D crystals of other materials similar to graphene have been realized which include insulating hexagonal-BN (band gap ~5.5 eV) and transition metal dichalcogenides (TMDCs) such as metallic NbS₂ and semiconducting MoS₂. The TMDCs consist of hexagonal layers of metal M atoms sandwiched between two layers of chalcogen atoms X with stoichiometry MX₂ (e.g. for MoS₂, M = Mo, X = S).

One of the most widely explored non-graphene 2D layered material is MoS₂ where high-performance transistor devices have been constructed from monolayers of MoS₂. Besides high performance transistor devices, MoS2 has been demonstrated in a wide ranging applications such as gas sensors, photovoltaics, photodetectors, and flexible electronics, given its interesting electronic, mechanical and optoelectronic properties. An important characteristic of MoS₂ is that its energy bandgap E_{e} varies as a function of the number of layers, showing indirect band gap characteristics with $E_g \sim 1.2$ eV in the bulk (valence band maximum at the Γ point) to direct band gap transition with $E_g \sim 1.8$ eV for monolayers (valence band maximum at K point). Excitonic effects have also been observed in MoS₂ and some other TMDC [10-12]. These intriguing characteristics of MoS₂ make it a promising candidate for electronics and optoelectronics applications. In this paper, we present characterization results on the optical and electronic properties of chemically exfoliated MoS₂, which have also been applied to p-n junction devices. We also present results on photodetectors formed using mechanically exfoliated MoS₂.

II. SOLUTION-BASED DISPERSIONS OF MOS₂

A. Chemical Exfoliation of 2D MoS₂

Liquid phase exfoliation of MoS_2 was conducted in isopropanol-alcohol (IPA), IPA mixed with surfactant ethyl cellulose (EC) and stabilizer terpineol (T). The dispersions with various formulations were prepared in vials, as shown in Figure 1. Each vial had a density of 5 mg.mL⁻¹ of MoS2 in powder form which was subsequently sonicated and centrifuged to yield solution S1 in IPA only, S2 solution in IPA and EC, and S3 solution in IPA, EC and T. The sonication time used was 297 min and centrifugation was conducted at 2000 r.p.m for 30 min. After forming the solutions, optical absorption spectroscopy was used to decipher the optical properties of the dispersions.



Figure 1. Vials S1, S2 and S3 are dispersions of MoS2 after sonication and centrifugation in the following: S1 in IPA only; S2 in IPA and EC; and S3 in IPA, EC and Terpineol.

B. Optical & Electronic Property Characterization

The optical absorption of the samples was measured using a CARY 5000 UV-visible-near IR spectrophotometer. The spectra obtained showed interesting signatures of potential excitonic behavior. To determine the optical properties of exfoliated MoS2 dispersed in solvents, drops of the solutions were cast onto a 1 x 1 inch glass slide. The selected drops taken at the top and the bottom of these solutions were dried at 100 °C to drive off the solvent. As reported recently by Backes *et al.* [13] centrifugation causes the particles to mass separate, where the thinnest and smallest flakes are likely to be at the top of the vial and the heavier flakes are at the bottom.

Here, we investigate the optical absorption characteristics for dispersions taken from the top and the bottom of the vial for solution S1 and S2, as shown in Figure 2. In solution S1 for the IPA solvent, two distinct absorbance peaks are observed at 1.8 eV and 2 eV, respectively at the top and the bottom of the vial. They correspond to the A and B exciton peaks [10]. The C exciton is more evident in the bottom of the solution around 2.7 eV (Fig. 2a-right).



Figure 2. Optical absorption of MoS2 liquid exfoliation in (a) IPA solution taken at the top (left plot) and the bottom (right plot) and (b) IPA+EC solution retrieved at the top (left plot) and the bottom (right plot).

In case of the IPA mixed with EC surfactant, optical absorbance A and B peaks appear at 1.8 eV and 1.9 eV at the top and the bottom of the solution and the C exciton is more distinct at the top of the solution around 2.1 eV (Fig. 2b-left). The comparison of the optical absorption characteristics in Fig. 2a and (b) shows the surfactant EC may suppress some of the excitonic characteristics of solution dispersed MoS₂.

To study the electronic transport of solution-dispersed MoS_2 , two probe measurements were used to electrically contact the drop-cast MoS_2 on SiO2/Si substrates, where the samples were annealed at 400 °C for 30 min. The distance between the tungsten probe tips was ~ 500 µm. Figure 3 depicts the I-V characteristic of solution S3 up to 20 V at room temperature, where moderate current levels of up to 3 µA were measured at 20V. The transport shows a nonlinear behavior at low voltages (< 2 V) with an exponential conduction mechanism that could be attributed to thermoionic emission and/or tunneling effects in these MoS_2 flake ensembles.



Figure 3. I-V characteristic of liquid exfoliated MoS_2 in IPA+EC+T solvent for dispersion S3.

We have formed p-n junction devices from the formulated dispersions on p-type Si substrates which show a turn-on voltage $V_t \sim 3$ V; these device characteristics are discussed in more detail in [14].

III. MECHANICAL EXFOLIATION

A. Device Structure and Fabrication

Besides liquid exfoliation, we have also formed devices of MoS_2 using mechanical exfoliation for photodetector applications. The metal contact selected for the fabrication of this device was Mo, which from previous work has shown to be a low contact resistance material to MoS_2 [15], and minimizes the Schottky barrier height to enhance the performance of MoS_2 for photodetector applications. The fabrication process involves the alignment of the few-layered MoS_2 flake onto the substrate with pre-patterned Mo electrodes, as shown in Fig. 3, using a viscoelastic stamping process in our lab, makes the flake transfer more efficient compared to manual alignment which can be time consuming

Sponsor: Air Force Office of Scientific Research (AFOSR).

and tedious and often results in a low-yield for contacting individual micron-sized flakes.



Figure 4. MoS₂ photodetector schematic in cross section.

B. Electronic and Opto-electronic Device Characterization

After fabricating the device in Fig. 4, we conducted device measurements on this few-layer, mechanically exfoliated MoS_2 for photodetector applications. The electronic and optoelectronic device characterization was conducted using a Lakeshore CRX-4K probe stage where temperatures can be controlled from 6 K to 346 K, and a low noise semiconductor parameter analyzer, the Keysight B1500A, was used for the electronic conductivity response of the device over this entire range of temperature. The conductivity decreases as the temperature decreases, which is expected for a semiconducting material.



Figure 5. Conductivity of device vs temperature at a drain-source voltage of 1 V.

The opto-electronic response of this device was measured as a function of the optical power using a broad band white light source. The device under test was exposed to increasingly higher power levels of the incoming white light source under vacuum conditions and the photocurrent and photoresponsivity was measured at 300K. The photocurrent I_{ph} is defined as the difference between the current under exposure of light I_{light} and the dark current I_{dark}

$$(I_{ph} = I_{light} - I_{dark})$$



Figure 6. Optical response of photodetector at 1 V which shows the photocurrent of device increases as the intensity of the incoming source increases.

From the data in Fig. 6, it is clear that the MoS_2 -based device under test is responsive to a broad band white light source, where the photocurrent increases as the optical power is increased from 0.5 nW up to about 18 nW. We elaborate more on the electronic and opto-electronic response of these mechanically exfoliated devices in [17].

ACKNOWLEDGMENT

Support is acknowledged from the University of Texas System Faculty Science and Technology Acquisition and Retention (STARS) award (EC284802) for the acquisition of equipment in the establishment of the Nanomaterials and Devices Lab (NDL) at the University of Texas, El Paso (UTEP). We also thank the Air Force Office of Scientific Research (grant number FA9550-15-1-0200) that enabled us to pursue this work. ABK acknowledges the efforts of the NDL group members at UTEP, in particular Dr. Dalal Fadil and Mr. Gustavo Lara, who contributed to the work reported in this paper.

REFERENCES

- A. K. Geim and K. S. Novoselov, "The rise of graphen," *Nat. Mater.* vol. 6, pp. 183-191, 2007.
- [2] L. Dai, in Carbon Nanotechnology: Recent Developments in Chemistry, Physics, Materials Science and Device Applications, (Ed: L. Dai), Elsevier, Oxford, UK 2006.
- [3] H. O. Pierson, Handbook of Carbon, Graphite, Diamond, and Fullerenes: Properties, Processing and Applications, Noyes Publications, Park Ridge, N. J. 1993.
- [4] A. Krüger, Carbon Materials and Nanotechnology, Wiley-VCH, Weinheim, Germany 2010.
- [5] H. W. Kroto , J. R. Heath , S. C. O'Brien , R. F. Curl , and R. E. Smalley, "C60: Buckminsterfullerene," *Nature* vol. 318, pp. 162-163, 1985.

Sponsor: Air Force Office of Scientific Research (AFOSR)

- [6] S. Iijima, "Helical microtubules of graphitic carbon," *Nature* vol. 354, pp. 56-58, 1991.
- [7] X. Wang, Z. Zhi, and K. Mullen, "Transparent, conductive graphene electrodes for dye-sensitized solar cells," *Nano Lett.* Vol. 8, pp. 323-327, 2008.
- [8] P. Matyba, H. Yamaguchi, G. Eda, M. Chhowalla, L. Edman and N. D. Robinson, "Graphene and mobile ions: the key to all-plastic, solutionprocessed light-emitting devices," ACS Nano vol. 4, pp. 637-642, 2010.
- [9] M. D. Stoller, S. Park, Y. Zhu, J. An and R. S. Ruoff, "Graphene-based ultracapacitors," *Nano Lett.* vol. 8, pp. 3498-3502, 2008.
- [10] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, "Atomically thin MoS2 : A new Direct-Gap semiconductor," *Physical Review Letters*, vol. 105, 136805, 2010.
- [11] A. Chernikov, A. M. van der Zande, H. M. Hill, A. F. Rigosi, A. Velauthapillai, J. Hone, and T. F. Heinz, "Electrical tuning of exciton binding energies in monolayer WS2," *Physical Review Letters*, vol. 115, 126802, (2015).
- [12] S. W. Koch, M. Kira, G. Khitrova, and H. M. Gibbs, "Semiconductor excitons in new light," *Nature Materials*, vol. 5, pp. 523–531, 2006.

- [13] C. Backes, R. J. Smith, N. McEvoy, N. C. Berner, D. McCloskey, H. C. Nerl, A. O'Neill, P. J. King, T. Higgins, D. Hanlon, N. Scheuschner, J. Maultzsch, L. Houben, G. S. Duesberg, J. F. Donegan, V. Nicolosi, and J. N. Coleman, "Edge and confinement effects allow in situ measurement of size and thickness of liquid-exfoliated nanosheets," *Nature Communications*, vol. 5, 4576, 2014.
- [14] Fadil, D., Fayaz, R., Lara, G., Kaul, A. B., Excitonic Effects in Liquid-Exfoliated Two-Dimensional MoS2 and WS2 and Their Electronic Transport Properties," *manuscript submitted (in review)*, 2016.
- [15] J. Kang, W. Liu, and K. Banerjee, "High-performance MoS2 transistors with low-resistance molybdenum contacts," *Appl. Phys. Lett.*, vol. 104, pp. 2–7, 2014.
- [16] A. Castellanos-Gomez, M. Buscema, R. Molenaar, V. Singh, L. Janssen, H. S. J. van der Zant, and G. a Steele, "Deterministic transfer of twodimensional materials by all-dry viscoelastic stamping," 2D Mater., vol. 1, p. 011002, 2014.
- [17] G. A. Lara Saenz, G. Karapetrov, and A. B. Kaul, "Few-layered MoS2 broadband photodetector with low schottky barrier molybdenum contacts," *manuscript submitted (in review)*, 2016.

Experimental approach for feasibility of superlattice FETs

M. Kashiwano, A. Yukimachi Dept. Physical Electron., Tokyo Institute of Technology

O-okayama, Meguro-ku, Tokyo Japan

Abstract—Steep subthreshold-slope (SS) devices are attracting much interest because of their capability of reducing the power dissipation in digital ICs. However, the mechanism for obtaining a steep SS often interferes with the low on-resistance that is required for a high on-current. The introduction of a doped superlattice into the source was recently proposed as a solution to this problem. However, to our knowledge, no one has yet reported an experimental trial for the same. In this study, by using vertical double-gate metal-oxide-semiconductor fieldeffect transistor (MOSFET) fabrication processes, we fabricated FETs with an n-doped InGaAs/InP superlattice source, to confirm the feasibility of the superlattice FET. A superlattice FET with a 16-nm-wide mesa was fabricated. The observed I-V characteristics showed an on/off ratio of over 10⁶, which is necessary for observing the features of the superlattice FET. However, a plateau in the *I*-V characteristics (which is a feature of the superlattice FET) was not observed.

Keywords—Superlattice FET, steep slope, vertical FET, double gate, InGaAs/InP

I. INTRODUCTION

Steep subthreshold-slope (SS) devices have attracted much interest for their ability to reduce power dissipation in digital ICs. Tunnel field-effect transistors (TFETs) have recently attracted much attention because of their steep SSs [1,2]. However, the mechanism for obtaining a steep SS often interferes with the low on-resistance required for obtaining a high on-current. To solve the problem of tunnel resistance in steep-SS devices, the introduction of a doped superlattice into the source was recently proposed [3]. However, to our knowledge, no experimental trial on superlattice FETs has been reported so far. In this study, we fabricate FETs with an ndoped InGaAs/InP superlattice source to confirm the feasibility of superlattice FETs.

II. SIMULATION

If the scattering in the channel is ignored, the drain current due to the electrons injected into the channel by the doped superlattice source can be determined by the barrier at the channel bottleneck or at the top of the source channel potential. The doped superlattice source changes the density of states by forming a miniband structure. To calculate the current from the Y. Miyamoto

Dept. Physical Electron., and Dept. Electrical and Electronic Eng. Tokyo Institute of Technology O-okayama, Meguro-ku, Tokyo Japan miya@ee.e.titech.ac.jp

doped superlattice source, we use the Tsu-Esaki model [4] in which the transmission probability in the superlattice is calculated by assuming zero electric field in the superlattice and ignoring the scattering. The n-InGaAs layer behind the superlattice, which has a Fermi level equal to that of the superlattice, supplies the electrons. The transmission probability across the channel bottleneck is assumed to be a unit step function, i.e., if the electron energy is larger than the barrier, the probability is unity; otherwise, the probability is zero. Because the obtained energy of the electron is not very low, we must account for the nonparabolicity of the energy bands. The α -parameters of InGaAs and InP are 1.18 and 0.75, respectively.

The mechanism for obtaining a steep SS is explained in Fig. 1. To switch from the OFF state to the ON state, the barrier height is lowered to increase the number of electrons injected from the source. When the barrier height is located within the minigap, no change is observed in the current on lowering the barrier height because no electrons are located in the minigap. Further lowering of the barrier height results in the barrier height crossing the lower miniband. The lower miniband has a large electron density because its energy is close to the Fermi level. Thus, this crossing causes an abrupt increase in the current.



Fig.1. Schematic band diagram of a superlattice-based FET. When the barrier height is located within the minigap, a plateau is observed in the I-Vcharacteristics.

When the gate controllability is identical, the barrier height at the channel bottleneck is equal to the gate bias. Thus, the

This work was supported by Grant-In-Aids for Scientific Research by MEXT/JSPS.

relation between the barrier height and the drain current (shown in Fig. 2) is almost the same as that in the I_D-V_G characteristics. As shown in Fig. 2, the superlattice FET achieves a steep slope by using the minigap of the doped superlattice [3,4]. In the case represented in Fig. 2, we use a superlattice of 10 layer pairs formed by the 2-nm-thick InGaAs well and the 1.4-nm-thick InP barrier, assuming a Fermi level at 0.45 eV in the source, and a drain voltage of 0.2 V. As a reference, an FET without a superlattice is also shown. A change in the drain current, from 2 mA/µm to 100 nA/µm, is obtained by a potential change of less than 0.2 eV. In Fig. 2, a clear plateau can be observed when the top of the barrier height at the channel bottleneck is located in the minigap (as shown in Fig. 1).



Fig.2. Calculated relation between the barrier height at the channel bottleneck and the drain current [4].

Another problem in observing the steep-slope region in the FET operation is the interface state density of the MIS structure. As the interface state density degrades the SS, direct observation of the steep slope becomes difficult at high interface state densities. However, a plateau (a feature of superlattice FETs) can be observed. Thus, we design the structure to observe the plateau. When we use a 3-nm-thick InGaAs well and a 0.8-nm-thick InP barrier, we can expect to observe a clear plateau when the on/off ratio is larger than 6×10^5 (as shown in Fig. 3).



Fig.3. Calculated relation between the barrier height at channel bottleneck and drain current for clear observation of the plateau.

III. FABRICATION PROCESS

The schematic cross-section of the fabricated structure is shown in Fig. 4. The epitaxial structure was grown by metalorganic vapor phase epitaxy. The carrier concentration in the n-InP source region behind the superlattice was 5×10^{18} cm⁻³, and the superlattice was doped in the well-region only with a doping concentration of 3×10^{19} cm⁻³. The carrier concentration in the n-InGaAs drain was 1×10^{19} cm⁻³.



Fig.4. Schematic cross-section of fabricated structure

The fabrication process for the device was almost identical to the fabrication process reported for the double-gate InGaAs MOSFETs [5-7], except for the insertion of a doped superlattice between the source and the channel. After the sputtering of the drain electrode using a Cr mask patterned by an electron beam, the drain electrode was etched by reactiveion etching (RIE) using CF₄ as shown in Fig. 5(a). Then, the InGaAs and InP layers were etched by CH₄/H₂ inductivelycoupled-plasma-RIE (ICP-RIE) as shown in Fig. 5(b). After removal of the InP layer (Fig. 5(c)) by wet etching (HCl:H₃PO₄ = 1:7), the InGaAs channel layer was undercut as shown in Fig. 5(d) (H₃PO₄:H₂O₂:H₂O = 1:2:40). Then, Al₂O₃ was deposited by atomic layer deposition. Just after deposition, postdeposition annealing was carried out at 350°C for 90 s. After forming the source contact, the gate electrode was formed by tilted evaporation (60°) (Fig. 5(e)). Then, the device was covered using BCB and wiring of the drain contact exposed by the etch-back was carried out (Fig. 5(f)). Finally, postmetallization annealing was carried out at 300°C for 90 s.



Fig.5. Process flow

The scanning electron microscope (SEM) cross-sectional view of the fabricated device is shown in Fig. 6. We confirmed a mesa (or body of double-gate MOSFET) of 16-nm width, surrounded by a 7.5-nm Al_2O_3 layer and a metal gate.



Fig.6. SEM cross-sectional view of the fabricated device with 16-nm wide mesa.

IV. EXPERIMENTAL RESULTS

The observed I_d - V_d characteristics are shown in Fig. 7. Current modulation by the gate bias was confirmed. However, the presence of a large output conductance was also confirmed. The open-circuit voltage gain obtained from the ratio of transconductance to output conductance was less than unity. This degradation can be explained by the band bending due to the space charge in the channel, when the channel is not sandwiched by the gate metal [7]. In the SEM cross-sectional view in Fig. 6, it can be observed that the gate metal does not cover the channel mesa region completely. When the connections to the source and drain were reversed, a higher open-circuit voltage gain was confirmed (due to a lower output conductance) although the obtained transconductance was shown to be degraded due to the high source resistance (as can be observed in Fig. 8).



Fig.7. Observed I_d - V_d characteristics of the fabricated device. Mesa width is 16 nm.



Fig.8. Observed I_d - V_d characteristics of the fabricated device. The device is identical to that in Fig. 6. However, the connections of the source and drain are reversed from those in the configuration in Fig. 7.

We confirmed a narrower width as shown in Fig. 9. The mesa width in Fig. 9 is observed to be 7 nm. However, the current modulation by the gate bias was not confirmed in this device. In comparison with Fig. 6, the gap between the gate metal and the insulator can be confirmed in Fig.9. By the gap formed between channel and gate, no gate controllability of current can be explained. By too steep oblique angle in the gate evaporation with taking lateral undercut extent, this gap may be explained. Precise alignment of an oblique angle of evaporation with stable control of lateral undercut extent is required for stable operation.



Fig.9. SEM cross-sectional view of the fabricated device with a 7-nm-wide mesa.

The observed I_d - V_g characteristics are shown in Fig. 10. The minimum SS is 209 mV/dec. This large value can be explained by the short-channel effects and by the large interface state density of the MIS structure, because a lower SS was observed when the mesa width was 54 nm. The on/off ratio at a drain voltage of 0.05 V was over 10^6 . Thus, the on/off ratio stipulated in the design (6×10^5) was achieved. However, no plateau of current was observed in this experiment. It may be because of the inhomogeneous barrier in the channel due to the short-channel effect. However, the most probable explanation is that the poor coherency of the electrons for forming the superlattice was disturbed due to doping.



Fig.10. Observed I_d - V_g characteristics of fabricated device. The device is identical to the one in Fig. 6.

V. CONCLUSIONS

To confirm the feasibility of the superlattice FET, an FET with an n-doped InGaAs/InP superlattice source was fabricated.

The target of the experiment was the observation of a plateau in the I-V characteristics, resulting from the limitations in the interface state density. The fabricated superlattice FET with a 16-nm-wide mesa demonstrated an on/off ratio of over 10^6 , which is required to observe the features of the superlattice FET in the I_d-V_g characteristics. However, the plateau (as a feature of the superlattice FET) was not observed. The most probable explanation is that the poor coherency of electrons, to form the superlattice, was disturbed due to doping. Reduction of doping level or another pairs of gate electrodes on the side of the superlattice [8] may solve the poor coherency of electrons.

ACKNOWLEDGMENT

The authors would like to thank Profs. S. Arai, M. Asada, M. Watanabe, N. Nishiyama, and S. Suzuki, who provided invaluable insights and expertise that assisted the research, and Dr. T. Kanazawa for his technical assistance and comments.

REFERENCES

- A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic", vol. 98, no. 12, pp. 2095-2110, Dec., 2010.
- [2] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energyefficient electronic switches", Nature, vol. 479, no. 7373, pp. 329-337, Nov., 2011.
- [3] E. Gnani, P. Maiorano, S. Reggiani, A. Gnudi, and G. Baccarani, "Performance limits of superlattice-based steep-slope nanowire FETs", IEEE International Electron Devices Meeting (IEDM), pp. 5.1.1-5.1.4, Dec., 2011.
- [4] M. Kashiwano, A. Yukimachi, and Y. Miyamoto, "Dependence of the Carrier Concentration in InGaAs/InP Superlattice-based FETs with a Steep Subthreshold Slope", 2013 International Conference on Solid State Devices and Materials (SSDM), D-7-3, Sept., 2013.
- [5] H. Saito, Y. Miyamoto, and K. Furuya, "Fabrication of Vertical InGaAs Channel Metal-Insulator-Semiconductor Field Effect Transistor with a 15-nm-wide Mesa Structure and a Drain Current Density of 7 MA/cm²", Applied Phys. Exp., vol. 3, no. 8, 084101, Aug.,2010.
- [6] H. Saito, Y. Matsumoto, Y. Miyamoto, and K. Furuya, "Vertical InGaAs Channel Metal/Insulator/Semiconductor Field Effect Transistor with High Current Density", Jpn. J. Appl. Phys., vol. 50, no. 4, 014102, Apr., 2011.
- [7] M. Kashiwano, J. Hirai, S. Ikeda, M. Fujimatsu, and Y. Miyamoto, "High Open-Circuit Voltage Gain in Vertical InGaAs Channel Metal-Insulator-Semiconductor Field-Effect Transistor Using Heavily Doped Drain Region and Narrow Channel Mesa", Jpn. J. Appl. Phys., vol. 52, no. 4, .04CF05, Apr., 2013.
- [8] P. Maiorano, E. Gnani, A. Gnudi, S. Reggiani and G. Baccarani, "Effects of Dit-induced degradation on InGaAs/InAlAs Nanowire Superlattice-FET using Al₂O₃ and HfO₂/La₂O₃ as gate stacks", 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), pp.57-60, Jan., 2015.

978-1-4673-8628-9/16/\$31.00 ©2016 IEEE

Low-Temperature Characteristics of In_{0.7}Ga_{0.3}As PHEMTs

Seung-Woo Son, Jung Ho Park, Ji Min Baek, Jin Su Kim, Do-Kywn Kim and Dae-Hyun Kim

School of Electronics Engineering Kyungpook National University Daegu, Korea e-mail: <u>dae-hyun.kim@ee.knu.ac.kr</u>

Abstract—In this paper, we report on temperature dependent DC characteristics of In_{0.7}Ga_{0.3}As Pseudomorphic-HEMTs (PHEMTs) on InP substrate. First, we have fabricated the In_{0.7}Ga_{0.3}As PHEMTs with various values of Lg, ranging from 10 μ m to 2.5 μ m. The fabricated device with Lg = 2.5 μ m exhibits excellent subthreshold-swing (SS) of 64 mV/decade at room temperature. Note that this is close to 60 mV/decade, which is a theoretical limit at room temperature in a FET configuration. Next, we have measured current-voltage characteristics at various values of temperatures, from 300 K to 80 K. Finally, we have investigated the temperature-dependent DC characteristics of the In_{0.7}Ga_{0.3}As PHEMTs, in terms of output, subthreshold, and transconductance characteristics.

Keywords—III-V, InGaAs, PHEMT, Low-Temperature

I. INTRODUCTION

Pseudomorphic-High-Electron-Mobility-Transistors (PHEMTs), based on indium-rich $In_xGa_{1-x}As$ (x>0.53) material systems, display excellent carrier transport properties such as high electron mobility (μ_n) and injection velocity (v_{inj}) [1]. Due to their excellent electron's carrier transport properties, it leads to outstanding high-frequency and high performance logic characteristics. Indeed, significant efforts and achievements have been made on a variety of InGaAs PHEMTs by many different research groups in the world, for the past decade [2-5]. For certain applications, it is obvious that the device needs to have a stable operation with a wide range of temperatures. This requires several measurements and characterizations of the device for each temperature. Several efforts and progress have been made on the temperature dependent characterization of the InGaAs PHEMTs [6].

In this work, first we have fabricated and characterized the $In_{0.7}Ga_{0.3}As$ PHEMTs on InP substrate. Then, we have investigated the temperature-dependent scaling behavior of the fabricated $In_{0.7}Ga_{0.3}As$ PEHMTs from 300 K to 80 K. In particular, we have extracted several figure-of-merits (FOMs) for the $In_{0.7}Ga_{0.3}As$ PHEMTs.

II. EXPERIMENTS

Figure 1 shows a schematic cartoon of the In_{0.7}Ga_{0.3}As PHEMTs. All the epitaxial layers were grown by Molecular-

Beam-Epitaxy (MBE), which is an InGaAs/InAlAs quantumwell (QW) structure on a semi-insulating InP substrate. We used a 5 nm thick In_{0.53}Al_{0.42}As schottky barrier. For source and drain ohmic contacts, we used a heavily doped n⁺ In_{0.53}Ga_{0.47}As capping layer and ohmic metal stack of Mo/Ti/Pt/Au. We fabricated the In_{0.7}Ga_{0.3}As PHEMTs with various values of L_g, from 10 μ m to 2.5 μ m.



Fig. 1. Schematic cartoon of the In_{0.7}Ga_{0.3}As PHEMTs

Figure 2 shows the temperature dependence of the output characteristics for the $In_{0.7}Ga_{0.3}As$ PHEMT with $L_g = 2.5 \ \mu m$. Gate-to-source voltage (V_{GS}) is swept from 0.5 V to -0.5 V in - 0.2 V steps. Dotted lines in this plot are for the drain current (I_D) at 80 K, and the solid lines at room temperature. It is obvious that the on-resistance (R_{ON}) of the device goes down when the temperature decreases. Also, the device shows better current driving capability at 80 K. In comparison to [7], the device in this work does show any evidence of kink effect, which is a sudden increase of I_D with V_{DS} . This result helps stable operation at low-temperature.



Fig. 2. Output Characteristics at 80 K (dotted lines) and 300 K (solid lines) with L_g = 2.5 $\mu m.$

Figure 3 shows the temperature dependence of the subthreshold characteristics for the same device with $L_g = 2.5$ μ m. Drain-to-source voltage (V_{DS}) is swept from 0.05 V to 0.5 V in 0.45 V steps, at various values of temperatures (300 K, 250 K, 200 K, 150 K, 100 K and 80 K). The fabricated device with $L_g = 2.5 \mu$ m shows excellent subthreshold swing (SS) of 64 mV/decade at room temperature. Note that, for long channel devices, theoretical limit of SS is about 60 mV/decade at room temperature, indicating the SS value in this work is close to the theoretical limit of SS in a FET configuration. Looking at temperature dependent subthreshold characteristics of the In_{0.7}Ga_{0.3}As PHEMT, it is obvious that SS decreases with temperature, according to the Boltzmann relationship [8].

Next, we have investigated the temperature dependent DC characteristics of the $In_{0.7}Ga_{0.3}As$ PHEMTs. **Figure 4** shows the temperature dependent transconductance (g_m) characteristics for the same device with $L_g = 2.5 \ \mu m$, at $V_{DS} = 0.5 \ V$. Measured temperatures are the same as in the previous subthreshold characteristics data. Measured g_m increases as temperature goes down. The improvement in g_m comes from the increase of the carrier transport properties in $In_{0.7}Ga_{0.3}As$ channel layer and the decrease of parasitic source and drain resistances (R_S and R_D) as temperature decreases. The reduction of R_S and R_D with temperature is because electron's mobility in the S/D access region also increases as temperature goes down [9].

Figures 5 (a), (b), and (c) summarize SS, R_{ON} and maximum transconductance (g_{m_max}) against temperature, respectively. As shown in **Figure 5 (a)**, the fabricated device shows excellent SS characteristics, such as 64 mV/decade at T = 300 K, as mentioned earlier. Clearly, the value of SS decreases gracefully with temperature. For example, SS goes down to 17 mV/decade at T = 80 K. Furthermore, from the temperature dependent SS characteristics of the In_{0.7}Ga_{0.3}As PHEMTs, we attempted to estimate a value of the interface-trap-density (D_{it}) at the Schottky gate interface. In principle, D_{it} can be correlated to the function of SS as in Equation (1). By using the slope of the **Figure 5 (a)**, we extracted the value of the D_{it}.



Fig. 3. Temperature dependence of the subthreshold characteristics with $L_{\rm g}$ = 2.5 $\mu m.$



Fig. 4. Temperature dependence of the transconductance characteristics with L_g = 2.5 $\mu m.$

$$D_{it} = \frac{C_{ox}}{q} \left[\frac{SS \times q}{2.3k} - 1 \right] \tag{1}$$

By using the slope of the **Figure 5** (a), we extracted the D_{it} . In this way, the extracted value of the D_{it} is around at 5×10^{11} eV⁻¹cm⁻². As shown in **Figure 5** (b), when the temperature decreases, R_{ON} also continues to decrease.

Figure 5 (c) shows g_{m_max} against temperature, with $L_g = 2.5 \mu m$ to 10 μm . Due to the reduction of R_S and R_D , which is manifested by the decrease in R_{ON} , the extrinsic g_{m_max} improves as temperature decreases. This is also in part because of the improvement in the carrier transport properties in the In_{0.7}Ga_{0.3}As quantum-well channel as temperature goes down.



Fig. 5. SS characteristics against temperature with $L_g = 2.5 \ \mu m$, (b) R_{ON} against temperature with $L_g = 2.5 \ \mu m$ and (c) g_{m_max} against temperature with $L_g = 2.5 \ \mu m$ to 10 μm .

III. CONCLUSION

We have fabricated and characterized the In_{0.7}Ga_{0.3}As PHEMTs. The device with $L_g = 2.5 \ \mu m$ shows excellent subthreshold swing = 64 mV/decade, close to the theoretical limit. Then, we have measured I-V characteristics of the In_{0.7}Ga_{0.3}As PHEMTs at various values of temperatures, from 300 K to 80 K. As expected, SS goes down to 17 mV/decade at 80 K. Next, we have carefully investigated the temperaturedependent scaling behavior in terms of output characteristics, subthreshold characteristics and transconductance characteristics. In particular, we have extracted SS, R_{ON}, gm_max for the In_{0.7}Ga_{0.3}As PHEMTs and investigated their temperaturedependent scaling behavior. Using temperature-dependent SS behavior, we have estimated the value of D_{it} to be around 5 × 10¹¹ eV⁻¹cm⁻² at the Schottky gate interface.

ACKNOWLEDGMENT

This work was supported by the BK21 Plus Project through the Ministry of Education, Korea, under Grant 21A20131600011, by a grant from the R&D Program for Industrial Core Technology funded by the Ministry of Trade, Industry and Energy, Republic of Korea (Grant No. 10045216), and this investigation was financially supported by Semiconductor Industry Collaborative Project between Kyungpook National University and Samsung Electronics Co. Ltd.

REFERENCES

- J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors", Nature, Vol.479, pp.317-323, 2011.
- [2] D.-H. Kim and J. A. del Alamo, "30-nm InAs pseudomorphic HEMTs on an InP substrate with a current –gain cutoff frequency of 628 GHz", IEEE Electron Device Letters, Vol.29, pp.830-833, 2008.
- [3] D.-H. Kim and J. A. del Alamo, "30-nm InAs PHEMTs with $f_T = 664$ GHz and $f_{max} = 681$ GHz", IEEE Electron Device Letters, Vol. 31, pp. 806-808, 2010.
- [4] D.-H. Kim, J. A. del Alamo, D. A. Antoniadis, B. Brar, "Extraction of virtual-source injection velocity in sub-100 nm III-V HFETS", IEEE International Electron Device Meeting (IEDM), pp. 1-4, 2009.
- [5] D.-H. Kim and J. A. del Alamo, "30 nm E-mode InAs PHEMTs for THz and future logic applications", IEEE International Electron Device Meeting (IEDM), pp. 1-4, 2008.
- [6] M. A. Alim and Ali. A. Rezazadeh, "Temperature-Dependent DC and Small-Signal Analysis of AlGaAs/InGaAs pHEMT for High-Frequency Applications", IEEE Transaction on Electron Devices, Vol. 63, pp. 1005 – 1012, 2016.
- [7] E. Cha, A. Pourkabririan, J. Schleeh, N. Wadefalk, G. Moschetti, J. P. Starski, G. Alestig, J. Haloen, B. Nilsson, P.Å. Nilsson, and J. Grahn, "Cryogenic low-noise InP HEMTs: A source-drain distance study", IEEE Indium Phosphide and Related Materials Conference, pp. 1-2, 2016
- [8] Hu, Chenming C, "Modern Semiconductor Device for Integrated Circuits", Chapter 4, 2009.
- [9] Man Ni, P. Fay and N. Pan, "Temperature Dependence of InGaP/InGaAs/GaAs pHEMTs", Proc. CS MANTECH Conf. pp. 247-250, 2006.

Preliminary Results for Broadband Electrical Detection of Live Bacteria

X. Du, X. Ma, H. Li, V. Gholizadeh, X. Luo, X. Cheng, and J. C. M. Hwang Lehigh University Bethlehem, PA 18105, USA xid415@lehigh.edu

Abstract—For the first time, broadband (0.5-20 GHz) electrical detection of live bacteria was successfully demonstrated on E. coli, despite their being small and adherent compared to mammalian cells such as Jurkat T-lymphoma human cells that had been detected by using a similar coplanar waveguide in conjunction with a microfluidic channel. Critical to the success was in suppressing the background drift of the insertion and return losses to the order of 0.01 dB. Presently, it is estimated that approximately 10^4 E. coli were required to yield a statistically significant signal in the insertion/return losses. Therefore, to detect a single bacterium, the measurement sensitivity and the background stability need to be further improved by orders of magnitude in the future.

Keywords—Biological cells; biosensors; microfluidics; microwave measurements; sensitivity.

I. INTRODUCTION

Rapid detection of bacteria is of increasing importance due to the emergence of antibiotic-resistant bacteria, foodborne infections, and bioterrorism. Traditionally, bacteria detection involves time-consuming culture techniques or chemical means, and often requires labeling that can alter the properties of bacteria under test. By contrast, broadband electrical detection can be fast, compact and label-free as has been demonstrated on mammalian cells [1], [2]. However, due to the small size and adherent nature of bacteria, electrical detection of bacteria presents new challenges. This paper is the first report on how these challenges were overcome, so that small yet statistically significant signals could be obtained from bacteria.

Broadband electrical detection across decades of frequencies can have additional advantages. For example, based on the different polarization mechanisms [3], live and dead cells can be differentiated at megahertz frequencies, cell types can be identified at gigahertz frequencies, and surface functionality can be detected at terahertz frequencies as illustrated in Fig. 1. Thus, broadband electrical detection can yield a wealth of information for insight into the electrical properties of a cell. However, many challenges remain for broadband electrical detection of cells, such as impedance matching, calibration, modeling, and data analysis. For example, broadband electrical detection of single cells involves measurements highly mismatched in both size and impedance.



Fig. 1. Schematic illustration of broadband dispersion of the dielectric properties of a biological cell showing transitions between different polarization mechanisms at different frequency ranges and length scales.

Typically, broadband coplanar waveguides (CPW) with width on the order of 100 µm are used [1], [2], which require careful transition down to the order of 1 µm to match the cell size. At microwave frequencies, the capacitance of the cell membrane (~1 pF) [4] is largely bypassed, so that the electrical properties of the cell are dominated by the cytoplasm resistance (~10⁵ Ω) [5], which is orders-of-magnitude higher than the characteristic impedance ($Z_0 = 50 \ \Omega$) of typical microwave measurement systems. These challenges are especially acute in broadband measurement for which the signal-to-noise ratio is usually much lower than that of narrowband resonance [6] or interference [7] measurements. Despite these challenges, broadband detection has recently been demonstrated on mammalian cells down to the single-cell level [8], [9].

Previously, for broadband detection of multiple mammalian cells, we have successfully used [2] dielectrophoresis (DEP) to trap the cells in the gaps between the center and ground electrodes of a CPW. Once the cells were trapped and broadband measurement in terms of insertion loss $|S_{21}|$ and return loss $|S_{11}|$ was completed, the DEP signal was turned off and the cells were quickly released. This allowed the measurement to be quickly repeated without cells to establish the instantaneous background signal even if it would drift over time. From the difference between the two consecutive measurements, small yet statistically significant cell signals could be obtained. In the present measurements, the adherent nature of bacteria precludes DEP and bacteria can be stuck in





Fig. 2. (a) Photograph of the CPW under test on top of an inverted microscope. (b) Schematic of the CPW intersected by a PDMS microfluidic channel at a right angle. (c) Micrograph of E. coli bacteria trapped between the center and ground electrodes of the CPW. Perforations in the ground electrodes are for viewing only without any electrical function at the frequencies of interest. Vertical lines beside perforations delineate microfluidic channel.

the CPW gaps without DEP, which are difficult to rinse off. To overcome such challenges, broadband measurements without cells were first repeated many times until a steady state was established without the aforementioned background signal drift. Thereafter a high concentration of bacteria was flown over the CPW until a steady number of them were trapped, and broadband measurement was repeated many more times to ensure a stable signal with the bacteria. The difference between the averages with and without bacteria was deemed the bacteria signal.

II. EXPERIMENTS

Based on a homemade microwave probe station on top of an inverted fluorescence microscope, the present test setup for bacteria, shown in Fig. 2(a), is similar to that used for mammalian cells [9], [10]. As shown in Fig. 2(b), the deviceunder-test (DUT) comprises a CPW patterned in 2-µm-thick gold on 635-µm-thick quartz, and a polydimethylsiloxane (PDMS) cover 5-mm wide, 8-mm long and 4-mm thick. The PDMS cover is molded with a 20-µm-deep, 150-µm-wide, and 5-mm-long micro-fluidic channel on its underside, which intersects the CPW at a right angle. The CPW is 1-cm long with the widths of center electrode, electrode spacing, and ground electrodes being 40 µm, 10 µm and 100 µm, respectively. The DUT was tested by using an Agilent Technologies 5230A precision network analyzer and a pair of



Fig. 3. Time evolution of median, standard deviation, minimum, and maximum differences between 0.5 GHz and 20 GHz of (a) insertion loss $|S_{21}|$ and (b) return loss $|S_{11}|$ of lysogeny broth (without any bacteria) from that measured 50 min after lysogeny broth was flown across the CPW.

Cascade Microtech ACP40 GSG probes. For proof of principle, the bandwidth was limited to 0.5–20 GHz. The input microwave signal power was approximately 1 mW.

As model bacteria, the strain of E. coli PHL 628 was cultured overnight in a lysogeny broth (4-g NaCl, 4-g tryptone, and 2-g yeast extract in 400 ml H₂O) at 37°C while shaken at 200 rpm. The E. coli culture was thrice centrifuged at 1800 rpm for 20 min and re-suspended in fresh lysogeny broth. The final concentration was estimated to be 2×10^9 cell/ml by optical density measurement. The final bacteria suspension was injected through the microfluidic channel by a Fusion 400 syringe pump at the rate of approximately 1 ml/min. Before the bacteria suspension were flown through the microfluidic channel, the lysogeny broth was flown at the same rate to establish the background signal level. The background signal was monitored every few minutes until a steady state was reached after approximately 1 h. As shown in Fig. 3, the background drift was initially on the order of 1 dB, which was eventually reduced to the order of 0.01 dB.


Fig. 4. Average and standard deviation of the differences from the background signals in (a) insertion loss $|S_{21}|$ and (b) return loss $|S_{11}|$ with approximately 10^4 live E. coli bacteria trapped in the CPW. Standard deviations of the background signals with lysogeny broth only and without any E. coli are plotted on the horizontal axis for comparison.

Once a stable background was established, the microfluidic flow was switched to the E. coli suspension. However, it took 14 min to flush out the lysogeny broth in the dead volume and for E. coli to reach the CPW. During this period the background continued to be monitored every 2 min, and the standard deviation of seven consecutive measurements was found again to be on the order of 0.01 dB across the band as plotted on the horizontal axis of Fig. 4. The average of these seven measurements were then used the background to subtract the subsequent data measured after E. coli reached the CPW and a stable number of them was trapped there after another 6 min as shown in Fig. 2(c). The number of trapped E. coli was estimated to be on the order of 10^4 , giving their size of approximately 1 μ m³ and the volume of 150 μ m \times 10 μ m \times 2 μ m \times 2 between the center and ground electrodes of the CPW inside the microfluidic channel. After a stable number of E. coli was trapped in the CPW, broadband measurement was repeated thirty-one times at 1-min intervals and their average, after subtracting from the average of the seven background measurements prior, is deemed the E. coli signal.

III. RESULTS AND DISCUSSION

Fig. 4 shows the difference of the measured insertion and return losses of approximately 10⁴ E. coli from that without any bacteria. It can be seen that the difference is much larger than the standard deviation of either the E. coli signal or the background signal. Additionally, the difference varies smoothly across the band of 0.5–20 GHz without spurious resonances, which would facilitate quantitative fitting with an equivalent-circuit model to extract the basic dielectric properties of E. coli as previously done for mammalian cells [2], [9], [10]. Qualitatively, with E. coli, the insertion loss increased while the return loss decreased, which are consistent with the trends for mammalian cells.

IV. CONCLUSION

In summary, for the first time, statistically significant signals on the order of 0.1 dB were obtained from 0.5 GHz to 20 GHz for approximately 10^4 E. coli, which is a major advance of the broadband electrical detection technique previously developed for mammalian cells. Qualitatively, the E. coli signals showed consistent trends with that of mammalian cells. Quantitatively, fitting with an equivalent-circuit model is needed to explain such a result and to extract the basic dielectric properties of E. coli as previously done for mammalian cells. This preliminary result serves as the basis for improved broadband detection of bacteria.

ACKNOWLEDGMENT

This work was sponsored in part by the U.S. Department of the Defense, Defense Threat Reduction Agency under Contract No. HDTRA1-12-1-0007 and Army Research Office under Contract No. W911NF-14-1-0665. The content of the information does not necessarily reflect the position or the policy of the federal government, and no official endorsement should be inferred.

REFERENCES

- [1] K. Grenier, D. Dubuc, T. Chen, F. Artis, T. Chretiennot, M. Poupot, and J.-J. Fournie, "Recent advances in microwave-based dielectric spectroscopy at the cellular level for cancer investigations," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 5, pp. 2023–2030, May 2013.
- [2] Y. Ning, C. Multari, X. Luo, C. Palego, X. Cheng, J. C. M. Hwang, A. Denzi, C. Merla, F. Apollonio, and M. Liberti, "Broadband electrical detection of individual biological cells," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 9, pp. 1905–1911, Sep. 2014.
- [3] H. P. Schwan, "Analysis of dielectric data: Experience gained with biological materials," *IEEE Trans. Electrical Insulation*, vol. 20, no. 6, pp. 913–922, Dec. 1985.
- [4] H. Fricke, "The electric capacity of suspensions of a red corpuscles of a dog," *Phys. Rev.*, vol. 26, pp. 682–687, Nov. 1925.
- [5] K. R. Foster and H. P. Schwan, "Dielectric properties of tissues and biological materials: a critical review," *Annu. Rev. Biomed. Eng.*, vol. 17, pp. 25–104, 1989.
- [6] L. Y. Zhang *et al*, "Discrimination of colorectal cancer cell lines using microwave biosensor," *Sens. Actuators A*, vol. 216, pp. 405–416, Sept. 2014.
- [7] Y. Yang, H. Zhang, J. Zhu, G. Wang, T. Tzeng, X. Xuan, K. Huang, and P. Wang, "Distinguishing the viability of a single yeast cell with an ultra-sensitive radio frequency sensor," *Lab Chip*, vol. 10, pp. 553–555, Jan. 2010.

- [8] T. Chen, F. Artis, D. Dubuc, J.J. Fournie, M. Poupot, and K. Grenier, "Microwave biosensor dedicated to the dielectric spectroscopy of a single alive biological cell in its culture medium," in *IEEE MTT-S Int. Microwave Symp. (IMS) Dig.*, Seattle, WA, Jun. 2013, pp. 1–3.
- [9] X. Ma, X. Du, C. R. Multari, Y. Ning, C. Palego, X. Luo, V. Gholizadeh, X. Cheng, and J. C. M. Hwang, "Broadband single-cell detection with a coplanar series gap," in *ARFTG Microwave Measurements Conf. Dig.*, Atlanta, GA, Dec. 2015, pp. 1–3.
- [10] X. Ma, X. Du, C. R. Multari, Y. Ning, X. Luo, V. Gholizadeh, C. Palego, X. Cheng, and J. C. M. Hwang, "Reproducible broadband measurement for cytoplasm capacitance of a biological cell," in *IEEE MTT-S Int. Microwave Symp. (IMS) Dig.*, San Francisco, CA, May 2016, pp. 1–4.

Solution Dispersed 2D Graphene & MoS₂ for an Inkjet Printed Biocompatible Photodetector

Ridwan F. Hossain¹, Isaac G. Deaguero², Thomas Boland², Anupama B. Kaul¹*

¹Electrical and Computer Engineering; ²Biomedical Engineering,

University of Texas at El Paso

El Paso, TX 79902, U.S.A

*Email: akaul@utep.edu

Abstract— Two-dimensional (2D) layered materials have shown promise for a wide range of semiconducting devices which can be formed not only on rigid Si substrates but also low-cost, flexible and biocompatible substrates. In this paper, we have tested the biocompatibility of various 2D materials, such as graphene and MoS₂ in several organic solvents. Specifically, these materials have been dispersed in Isopropyl Alcohol (IPA), a mixture of Cyclohexanone/Terpineol with a 7:3 ratios (C/T), and N-Methyl-2-pyrrolidone (NMP). The electrical properties were characterized of all drop cast solutions. For preliminary analysis of the electrically-conducting dispersions of graphene and MoS₂, the solutions were drop cast onto thin, flexible and polyethylene terephthalate (PET) and polyimide films. Mouse embryonic fibroblast cells (STOs) were used to perform biocompatibility assays. Optical microscopy was used to gauge the degree of biocompatibility of all of the formulated dispersions. We also highlighted an inkjet printed photodetector which can be considered as a future possibility for in vivo photo sensing applications.

Keywords—Inkjet Printing; Biocompatibility; 2D material; MoS2; Graphene; Photodetector; in vivo

I. INTRODUCTION

Two dimensional layered materials such as graphene and molybdenum di-sulfide (MoS₂) have attracted considerable attention due to their unique electrical properties [1] which are used to improve the performance of various nanodevices. In addition, these materials are potentially biocompatible and may have potential for biosensing applications. Their materials properties include large surface area, tunable energy band diagram, high electron mobility, photoluminescence and stability in liquid media [2,3]. One of the approaches to obtain 2D materials such as graphene and 2D-molybdenum di-sulfide (MoS₂) is through top-down liquid exfoliation, where these materials are dispersed in different solvents through appropriate sonication and centrifugation conditions [4,5,6]. Inkjet printing has become one of the most attractive additive techniques capable of forming micron sized devices with the increasing potential for commercialization of low cost device platforms. The process involves one or more nozzles that eject pico volumes of material onto a substrate in a quick and precise manner [7]. It also allows the deposition of very small volumes of ink, in the picoliter range, in a rapid procedure, achieving high pattern precision and resolution with reasonable reproducibility. Dionisi et al. have studied the inkjet printing method for biomedical purposes using a conventional inkjet printer [8]. In particular, the authors have determined the conditions for good adhesion and conduction of the silver ink

on biocompatible polyimide substrates. Medina-Sanchez et al. proposed an integrated and functional Field effect transistor based biosensor consisting of a nano-silver ink mostly deposited by inkjet technology [9]. Pavinatto et al. have fabricated an all printed and flexible gold biosensor for detection of antioxidants [10]. Printed biosensors are also well acknowledged in literature [11, 12]. Other biosensors, like biocompatible photodetectors to fight retinal degenerative diseases, like retinal pigmentosa, age related macular degradation are still using conventional methods such as standard thin film fabrication and lithography [13,14]. Prototype devices demonstrated a minimal feature size of 30 um. Using inkjet printing to fabricate these photosensitive devices for biomedical applications is a new approach, which is presented in this paper. Here, we have studied 2D materials such as graphene and MoS₂ with two flexible substratespolyethylene terephthalate (PET) and Polyimide films and conducted a biocompatiblity analysis. Microscopy was used to gauge the degree of biocompatibility of all of the formulated dispersions. We also demonstrated the photosensitive response of the printed MoS₂ resistors. The work focused on proper ink dispersion, annealing conditions and sterilization technique.

II. EXPERIMENTAL METHOD

A. Ink Preparation

We have established a less energy intensive shearing process for the direct exfoliation of bulk graphene and MoS_2 powder into few-layer Graphene/MoS₂ nanosheets that combines the 8 hours of sonication with a centrifugation technique. The inks were produced through this process in one of three different solvents either isopropyl alcohol (IPA), a 7:3 ratio of Cyclohexanone/Terpineol (CT) or n-methyl-2-pyrrolidone (NMP). 10mg/ml graphene/MoS₂ powder were added to the 10ml of solvent that also included an initial concentration of 4w% of ethyl cellulose (EC) in IPA, 2.5 w% in CT, and 6 w% in NMP. The mixtures were treated for 8 hours in a Branson Ultrasonicator. EC also was added in the solutions to control the printability for the dispersions.

B. Preparing the Sample

The inks were drop cast onto a thin PET or polyimide film and annealed. The annealing process is needed to improve conductivity, and in addition, through it solvents are removed it which could act as leachable toxins. The materials were then cut into a square shape about 1cm x1cm in dimensions and placed in 12-well tissue culture plates and attached using either superglue for the PET samples, or polyimide tape to ensure the material remained in place for an extended period of time. The plates were then placed inside a biological hood under UV light for 25 minutes to sterilize the samples.

C. Biocompatible Assays

Uniformly cut pieces of the material being tested were placed inside 12 well cell culture plates and attached using either superglue for the PET samples, or polyimide tape to ensure the material remained in place for an extended period of time. Fig. 1 is showing the schematic diagram of the incubated cells sitting on the drop cast samples.





Superglued samples were allowed to dry for 24 hours. Control tests concluded that the superglue would not affect the growth of the cells if properly shielded with the PET. Mouse embryonic fibroblasts were seeded in triplicate at a density of 10,000 cells per well and cultivated using DMEM medium augmented by 10% FBS in a humidified incubator at 37°C and 5% CO2 until 70% confluence was reached. Images of the cells were taken using phase microscopy.

D. Electrical Properties

To check the electrical properties of the graphene and MoS_2 solutions, the inks were drop cast onto flexible polyimide film as described above. It has a high thermal stability up to 400°C unlike the PET which starts degrading at 120°C.



Fig. 2: IV characteristics of drop cast samples of three different solvents using a) Graphene ink b) MoS₂ ink

The solutions were drop cast on the polyimide films and annealed at 300°C for 1 hour, after which point the electrical properties were characterized. The IVs of the printed resistor were measured for a probe spacing of 1mm. Photocurrent responses of the inkjet printed MoS_2 resistor were measured in the dark and then exposed to varying light intensity ranging from 7 mW/cm² to 22 mW/cm².

E. Inkjet printing

For our experiment we used the Dimatix Materials Printer (DMP-2800 Series) that uses a piezo-based jetting cartridge with 16 nozzles that are spaced 254 μ m apart. The graphene and MoS₂ inks were obtained by their dispersal in the CT with the proper sonication and centrifugation technique. For the graphene and MoS₂ ink 15 and 30 passes, respectively have been printed with periodically cleaning the print head. Fig.3 shows the printed resistor pattern for both graphene and MoS₂ ink dispersed with CT.



Fig. 3: Printed Resistor pattern with both a) MoS_2 and b) Graphene ink

III. RESULTS

Of all six drop cast solutions, as shown in Fig. 2a and Fig. 2(b). From the I-V characteristic, at 1 V the graphene sample with CT was showing 1.6 mA current which is one order of magnitude higher than the NMP and slightly higher than the IPA. Whereas MoS_2 sample with CT also exhibits a higher current than the IPA or the NMP sample. From this data we were motivated to choose CT for the inkjet printing solvent.



Fig. 4: IV chracteristics of printed Resistor Pattern of a) Graphene b) MoS_2 ink

The graphene resistor showed ohomic behavior while the MoS_2 showed non linear behavior as shown in Fig. 4. The

graphene ink printed resistor displayed a current level of 25 μ A with a conductivity of 326.32 S/m, indicating a high conductive ink. On the other hand MoS₂ ink printed resistor exhibited a current level of 0.45 μ A with a conductivity level of ~2.5 ×10⁻³ S/m.



Fig. 5: Photoresponse of MoS_2 printed Resistor on Flexible polyimide film.

Shown in Fig. 5 is a photocurrent response of an inkjet printed MoS_2 resistor at 20 V, taken in dark and then exposed to high light intensity. The light source used in the photocurrent measurement experiment was the LEDR/4 type illuminator which has a color temperature of 6500K. The inset in fig. 5 shows a photocurrent response with different light intensity in mW/cm^2 where 0 is indicating dark current and with the light intensity of $22mW/cm^2$ highest photocurrent 6.5 μ A has been found in this experiment. We note that, while this response does not appear to be stable, in our future efforts we will design a device architecture that would allow for a more robust photocurrent response.

Fig. 6 (a) depicts an optical microscopy image of cells growing near a MoS2 sample prepared using CT deposited onto polyimide. Cells are growing near the sample and display normal shapes. Fig. 6 (b) illustrate the PET sample where cell did not proliferate and showing big dead cell zone around the sample.

In contrast, cells exposed to graphene and MoS_2 deposited onto PET samples showed a "dead zone" around the edges where no cells proliferated. This is a sign of some toxic material leaching from the samples. The gap was only present around PET and would often be accompanied by small dead circles further away from the material. The cell morphology near samples on polyimide film indicated better biocompatibility compared to the cells grown near the PET samples. For all the six polyimide samples the cells grew around the samples with high confluence. These samples appear more biocompatible, possibly due to the higher annealing temperature of 300°C, which may have led to better solvent evaporation from the material.



Fig. 6: Example of Optical microscopy of (a) polyimide sample showing high cell (STOs) confluence, (b) PET sample showing big dead cell area.

When observing polyimide film, and either CT, IPA or NMP were used as the solvent, both graphene and MoS_2 resulted in a confluence rate between 70-98 % where as PET samples showed a confluence rate between 15-60 % which is significantly lower. Moreover, wells containing MoS_2 on the polyimide film had a large amount of cells growing on the material, further indicating high biocompatibility.

Our future approach will be utilizing the Inkjet printing technique to fabricate hetero-junction photodetector for *in vivo* biomedical application.

IV. ACKNOWLEDGMENTS

We would like to thank Julio Rincon from the Biomedical Device, Delivery, and Diagnostic Laboratory at the University of Texas at El Paso for help with the microscopy. Support is acknowledged from the University of Texas System Faculty Science and Technology Acquisition and Retention (STARS) award (EC284802) for the acquisition of equipment in the establishment of the Nanomaterials and Devices Lab (NDL) at the University of Texas, El Paso (UTEP). We also thank the Army Research Office (ARO) (grant number W911NF-15-1-0425) that enabled us to pursue this work.

V. REFERENCES

- Kaul, Anupama (2014). "Two-dimensional layered materials: structure, properties and prospects for device applications." Journal of Materials Research . Volume 29. Page(s) 348.
- [2] Biosensors Based on Two-Dimentional MoS₂, Kourosh Kalantar-zadeh and Jian Zhen Ou; ACS Sens., 2016, 1(1), pp 5-16.
- [3] Graphene-Based Glucose Sensors: A Brief Review; Wang F, Liu L, Li WJ; IEEE Trans Nanobioscience. 2015 Dec;14(8):818-34. doi: 10.1109/TNB.2015.2475338. Epub 2015 Nov 11.
- [4] Dalal Fadil, Ridwan Hossain, Gustavo Lara and Anupama Kaul; "Excitonic Effects in Liquid-Exfoliated Two-Dimensional MoS₂ and WS₂ and Their Electronic Transport Properties," manuscript submitted (unpublished).
- [5] M. Michel, J. Desai, C. Biswas and A. B. Kaul; "Engineering Chemically Exfoliated Dispersions of Two-dimensional Graphite and Molybdenum Disulphide for Ink-Jet Printing," manuscript submitted (unpublished).
- [6] A. Delgado, J. Catalan, H. Yamaguchi, C. Villarrubia, A. D. Mohite, and A. Kaul "Characterization of 2D MoS₂ and WS2 dispersed in organic solvents for composite applications," manuscript submitted (unpublished).
- [7] L.Setti, A. Fraleoni-Morgera, B. Ballarin, A. Filippini, D. Frascaro and C. Piana, Biosens, Bioelectron., 2005,20,2019-2026.
- [8] A. Dionisi, M. Borghetti, E. Sardini, M. Serpelloni; Biocompatible Inkjet Resistive Sensors for Biomedical Applications, 2014.
- [9] M. Medina-Sánchez, C. Martínez-Domingo, E. Ramon, S. Miserere, A. Alcalde-Aragonés, J. Carrabina & A. Merkoçi; INKJET PRINTED FET FOR BIOSENSING APPLICATIONS, 978-0-9798064-5-2/μTAS 2012/\$20©12CBMS-0001
- [10] Felippe J. Pavinatto, Carlos W. A. Paschoal, Ana C. Arias; Printed and flexible biosensor for antioxidants using interdigitated ink-jetted electrodes and gravure-deposited active layer; 0956-5663/& 2014 Elsevier.
- [11] Gonzalez-Macia, L., Morrin, A., Smyth, M.R., Killard, A.J., 2010. Analyst 135, 845–867.
- [12] Setti L, Fraleoni-Morgera A, Ballarin B, Filippini A, Frascaro D, Piana C. An amperometric glucose biosensor prototype fabricated by thermal inkjet printing. Biosens Bioelectron. 2005;20:2019–26. doi: 10.1016/j.bios.2004.09.022.
- [13] Alan Y. Chow, Machelle T. Pardue, Vincent Y. Chow, Gholam A. Peyman, Chanping Liang, Jay I. Perlman, and Neal S. Peachey; Implantation of Silicon Chip Microphotodiode Arrays into the Cat Subretinal Space; IEEE transactions on neural systems and rehabilitation engineering, vol. 9, no. 1, march 2001
- [14] Hochberg LR, Serruya MD, Friehs GM, Mukand JA, Saleh M, Caplan AH, Branner A, Chen D, Penn RD, Donoghue JP. Neuronal ensemble control of prosthetic devices by a human with tetraplegia. Nature. 2006; 442:164–171.[PubMed:16838014].

Effect of Carrier Lifetime Enhancement on the Performance of Ultra-High Voltage 4H-SiC PiN Diodes

Sauvik Chowdhury, Collin Hitchcock, Rajendra P. Dahal, Ishwara B. Bhat and T. Paul Chow Department of Electrical, Computer and Systems Engineering, Rensselaer Polytechnic Institute Troy, NY 12180, U.S.A. Email: chowt@rpi.edu

Abstract—A long minority carrier lifetime is desirable to improve the on-state performance of ultra-high voltage 4H-SiC bipolar devices. This paper presents a study of lifetime enhancement processes applied to lightly doped, free-standing 4H-SiC substrates. An optimized carbon implantation and annealing process is developed, which resulted in a lifetime of 9.7 μ s (increased from 2.1 μ s in as-received wafers). PiN diodes were fabricated on these wafers, which show improved on-state performance as compared to diodes fabricated on as-received wafers.

Keywords—silicon carbide; high voltage; minority carrier lifetime; pin diode

I. INTRODUCTION

In recent years, silicon carbide (4H-SiC) PiN diodes have been a topic of intensive research for the development of ultrahigh voltage (breakdown voltage ≥ 10 kV) power rectifiers, owing to the many attractive material properties of 4H-SiC such as high critical electric field, low intrinsic carrier concentration, high thermal conductivity and indirect bandgap with relatively long carrier lifetime [1]–[3]. Continuous improvements have been made in the development of techniques to enhance the minority carrier lifetime in 4H-SiC, such as high temperature thermal oxidation [4] or carbon implantation and annealing [5]. By employing such lifetime enhancement methods, coupled with proper junction termination designs, ultra-high voltage (UHV) diodes with breakdown voltage up to 27 kV and low forward voltage drop and differential on-resistance have been demonstrated [3].

The fabrication of 4H-SiC n-type bipolar devices such as nchannel insulated gate bipolar transistors (IGBTs) or gate turnoff thyristors is difficult due to the poor quality and high resistivity of heavily doped p-type 4H-SiC substrates. To circumvent this problem, we have demonstrated lightly doped free-standing 4H-SiC substrates by epitaxial growth of a thick n-type layer on an n⁺ substrate, followed by substrate removal. We have successfully demonstrated PiN diodes, conventional IGBTs, and bi-directional IGBTs fabricated on such FSS wafers [6]–[8]. To further improve the on-state performance of these high voltage bipolar devices, it is necessary to increase the minority carrier lifetime to achieve better conductivity modulation in the on-state.

In this paper, we present for the first time, a study on the effect of lifetime enhancement processes on lightly doped freestanding 4H-SiC wafers. Two methods for lifetime enhancement have been studied, namely carbon implantation and high temperature oxidation. Various experimental results on the optimization of lifetime enhancement processes and lifetime measurement by optical methods on bare 4H-SiC wafers are reported in Section II. Based on these results, implanted anode pin diodes were fabricated on selected wafers, using processes described in Section III. A comparison of the electrical characteristics of diodes fabricated on as-received and lifetime enhanced diodes is presented in Section IV. To our knowledge, this is the first demonstration of carrier lifetime enhancement in free-standing, lightly doped 4H-SiC wafers.

II. CARRIER LIFETIME ENHANCEMENT

In this study, we have investigated two approaches towards increasing the minority carrier lifetime in free-standing 4H-SiC wafers, namely (a) carbon implantation and annealing and (b) high temperature dry oxidation. A comparison of the two lifetime enhancement techniques, as applied to FSS wafers, is presented in this section.

A. Carbon Implantation and Annealing

To study the effect of carbon implantation and annealing on carrier lifetime, two samples were prepared with different carbon implant doses (CLD – carbon light dose and CHD – carbon heavy dose). Carbon implant schedules were chosen to result in a uniform carbon concentration up to a depth of 0.25 μ m with a concentration of 5 × 10¹⁸ cm⁻³ and 5 × 10²⁰ cm⁻³ for CLD and CHD samples respectively. All carbon implants were performed at 600 °C on both sides of 180 μ m thick 4H-SiC FSS wafers. After carbon implantation, a graphite capping layer was deposited on both sides of the wafer to protect the surface during high temperature drive-in annealing [9]. Drive-in annealing was performed at 1600 °C for 30 minutes in argon. It has been shown that for annealing temperatures higher than 1600 °C, *in-situ* generation of carbon vacancies overcomes the effect of carbon implantation, and results in a

The authors would like to acknowledge financial support from ARPAe (Grant DE-AR0000304).

smaller increase in lifetime [5]. After annealing, the graphite cap was removed by a low temperature dry oxidation (900 °C, 2 hours). The carbon implanted layer was removed by reactive ion etching (RIE) to a depth of 0.5 μ m. Carrier lifetime was measured both optically using microwave photoconductivity decay (MPCD).

A comparison of the MPCD measurement on as-received, CLD and CHD samples is shown in . Clearly, from the longer decay of photoconductivity, the carrier lifetime was increased on both carbon implanted samples. The initial fast decay that is observed is due to surface recombination. The lifetime measured on the as-received, CLD and CHD samples was 2.12 \pm 0.07 µs, 9.72 \pm 0.58 µs and 9.47 \pm 1.80 µs respectively. It can be seen that increasing the carbon dose did not have a significant effect on lifetime enhancement, suggesting that for these samples, a carbon doping of 5×10^{18} cm⁻³ can create enough interstitials to eliminate carbon vacancies. For 4H-SiC wafers with a smaller starting lifetime (i.e. higher concentration of $Z_{1/2}$ defects), higher carbon dose may be necessary to supply enough carbon interstitials. As shown in [10], MPCD measurements are strongly affected by surface recombination velocity, hence the lifetime estimated by this method represents a lower limit to the bulk recombination lifetime. The CLD sample was subjected to additional annealing for 2 hours at 1600 °C, but no change in lifetime was observed. Although the experimental results presented here are from FSS wafers, similar results were obtained on 4H-SiC wafers with n⁺ substrate as well.



Fig. 1. MPCD measurements on as-received and carbon implanted 180 μ m thick FSS 4H-SiC wafers. No passivation layers are used in these measurements.

B. High Temperature Oxidation

The effect of high temperature oxidation treatment on carrier lifetime of 4H-SiC FSS samples is discussed in this section. Dry oxidation was performed at 1400 °C on FSS samples for different durations from 48 hours to 72 hours. After dry oxidation, the thermally grown SiO₂ layer was removed by wet etching in buffered HF and MPCD measurements were performed. The result of the MPCD

measurement is shown in Fig. 2. After a 48 hour oxidation at 1400 °C, the lifetime increased from 2.1 μ s to about 6.0 μ s. The same sample was then re-oxidized at 1400 °C for an additional 24 hours (total oxidation duration = 72 hours) and the MPCD measurement procedure was repeated. No additional enhancement in lifetime was observed. The reasons for the smaller enhancement in carrier lifetime than values reported in literature [3] are unknown. Two possible reasons may be:

- (a) The furnace used for high temperature oxidation has an alumina tube, which results in faster than expected oxidation rates due to sodium contamination [11]. Sodium enhanced oxidation (SEO) is known to result in very high channel mobility and low interface state density [12], [13]. Sodium enhanced oxidation may results in the generation of fewer carbon interstitials, which will result in a smaller increase in lifetime.
- (b) Surface recombination may the limiting factor in the MPCD measurement on these samples. In some samples, the surface became very rough after high temperature oxidation (light reflection was not specular after oxidation and cleaning). A low surface roughness is critical for good channel mobility and oxide reliability in MOS gated devices such as IGBTs. Further CMP may be necessary to recover a smooth surface that can be used for UHV IGBT fabrication, after lifetime enhancement using the high temperature oxidation process.

Due to the smaller lifetime enhancement as well as the increase in surface roughness observed after dry oxidation, this method was not used for lifetime enhancement for any of the PiN diode wafers.



Fig. 2. MPCD measurements on as-received and oxidized 180 μ m thick FSS 4H-SiC wafers. The measurement was performed after removing the thermally grown oxide layer.

III. DEVICE FABRICATION

To quantify the effect of increased carrier lifetime on the electrical characteristics of UHV bipolar devices, implanted anode pin diodes were fabricated and characterized. The diodes were fabricated on 4H-SiC wafers with a thick n-type epitaxial layer (thickness = 180 μ m, doping = 2 × 10¹⁴ cm⁻²) grown on n⁺ substrates. Carbon implantation and annealing was performed on one sample using the same process as the CLD sample described above. The anode region was formed by aluminum ion implantation with a box profile (depth = $0.6 \mu m$, dose = 3.8×10^{15} cm⁻²). A multiple-zone single-implant (MZ-SI) junction termination extension (JTE) region [14] with a width of 500 μ m was formed by aluminum ion implantation (depth = 0.6 μ m, dose = 3×10¹³ cm⁻²). All implants were carried out at a temperature of 600 °C. Activation anneal was performed at 1675 °C for 30 minutes in argon ambient with a graphite capping layer. 1 µm thick SiO₂ deposited by PECVD followed by nitric oxide anneal (1175 °C, 2 hours) was used as the field oxide. P-type and n-type ohmic contacts were formed by Al/Ni/Al and Ti/Ni/Al metal stack respectively, annealed for 2 min in argon at 1050 °C. Finally, a 200 nm Ti/ 400 nm Mo metal stack was deposited and etched as the pad metal layer followed by a 400 \circ C, 30 minute anneal in Ar/H₂. The diameter of the active area of the diodes was 200 µm.

IV. ELECTRICAL CHARACTERISTICS

The forward I-V characteristics of pin diodes on as-received and lifetime enhanced samples are shown in Fig. 3. The onstate voltage drop (V_F) and differential specific on-resistance ($r_{on,diff}$) at an on-state current density of 50 A/cm² are shown in Fig. 4. From these result it is clear that there is an improvement in on-state performance for pin diodes on lifetime enhanced wafers, but only at elevated temperatures. At 200 °C, the differential on-resistance for lifetime enhanced pin diodes is about 35 m Ω .cm², compared to 51 m Ω .cm² for as-received wafers. The differential on-resistance can be approximated by:

$$r_{on,diff} = \frac{dV}{dJ} \approx \frac{1}{qn^*(\mu_n + \mu_p)}$$

where n^* is the average excess carrier concentration in the drift layer, q is the electronic charge, μ_n is the electron mobility and μ_p is the hole mobility. Substituting the measured differential specific on-resistance values, n^* can be estimated to be about 5.4×10^{17} cm⁻³ and 3.7×10^{17} cm⁻³ in lifetime enhanced and as-received wafers respectively. At room temperature, the performance of pin diodes on both as-received and lifetime enhanced wafers is nearly identical.



Fig. 3 Typical forward I-V characteristics at 25 $^{\circ}$ C, 100 $^{\circ}$ C and 200 $^{\circ}$ C for 4H-SiC pin diodes fabricated on (a) as-received and (b) lifetime enhanced wafers



Fig. 4 (a) Forward voltage drop (at 50 A/cm²) and (b) differential specific onresistance for 4H-SiC pin diodes fabricated on as-received and lifetime enhanced wafers

The carrier lifetime extracted by open circuit voltage decay (OCVD) measurements on these diodes is shown in Fig. 5. Although the lifetime measured by MPCD on the starting wafers was nearly 10 μ s, the lifetime measured by OCVD on fabricated devices is only about 3.2 μ s at room temperature. This indicates that lifetime decreases during the device fabrication process, most likely during the high temperature annealing step, which has been shown to generate additional Z_{1/2} and EH_{6/7} defects.



Fig. Carrier lifetime extracted by OCVD measurements on 4H-SiC pin diodes fabricated on as-received and lifetime enhanced wafers

V. SUMMARY

.In summary, we have investigated two lifetime enhancement processes for lightly doped, free-standing 4H-SiC wafers. The carrier lifetime in the as-received wafers was about $2.0 - 2.5 \,\mu$ s, which was increased to 9.7 μ s following carbon implantation and annealing. High temperature dry oxidation at 1400 °C resulted in a smaller increase in lifetime to about 6 µs. Implanted anode pin diodes were fabricated on carbon implanted wafers to assess the effect of lifetime enhancement on the electrical characteristics of high voltage bipolar devices. At elevated temperatures (200 °C), diodes fabricated on lifetime enhanced wafers show significant improvement in onstate characteristics such as a lower V_F and $r_{on,diff}$. OCVD measurements also confirmed a higher carrier lifetime in the lifetime enhanced devices. These results demonstrate that such lifetime enhancement techniques can be successfully used to improve the performance of UHV devices fabricated on FSS wafers such as IGBTs and GTOs.

REFERENCES

- Y. Sugawara, D. Takayama, K. Asano, R. Singh, J. Palmour, and T. Hayashi, "12-19 kV 4H-SiC pin diodes with low power loss," in *Proc.* 13th Int. Symp. Power Semicond. Devices ICs, 2001, pp. 27–30.
- [2] M. K. Das, B. A. Hull, J. T. Richmond, B. Heath, J. J. Sumakeris, and A. R. Powell, "Ultra High Power 10 kV, 50 A SiC PiN Diodes," in *Proc. 17th Int. Symp. Power Semicond. Devices ICs*, 2005, pp. 299–302.
- [3] N. Kaji, H. Niwa, J. Suda, and T. Kimoto, "Ultrahigh-Voltage SiC p-i-n Diodes With Improved Forward Characteristics," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 374–381, Feb. 2015.
- [4] K. Kawahara, J. Suda, and T. Kimoto, "Analytical model for reduction of deep levels in SiC by thermal oxidation," *J. Appl. Phys.*, vol. 111, no. 5, p. 053710, 2012.

- [5] T. Miyazawa and H. Tsuchida, "Point defect reduction and carrier lifetime improvement of Si- and C-face 4H-SiC epilayers," J. Appl. Phys., vol. 113, no. 8, 2013.
- [6] S. Chowdhury, C. Hitchcock, R. Dahal, I. B. Bhat, and T. P. Chow, "Characteristics of 4H-SiC P-i-N diodes on lightly doped free-standing substrates," in *Proc. 27th Int. Symp. Power Semicond. Devices ICs*, 2015, pp. 353–356.
- [7] S. Chowdhury, C. Hitchcock, Z. Stum, R. Dahal, I. B. Bhat, and T. P. Chow, "4H-SiC n-Channel Insulated Gate Bipolar Transistors on (0001) and (000-1) Oriented Free-Standing n Substrates," *IEEE Electron Device Lett.*, vol. 37, no. 3, pp. 317–320, Mar. 2016.
- [8] S. Chowdhury, C. Hitchcock, Z. Stum, R. P. Dahal, I. B. Bhat, and T. P. Chow, "Experimental Demonstration of High-Voltage 4H-SiC Bi-Directional IGBTs," *IEEE Electron Device Lett.*, vol. 37, no. 8, pp. 1033–1036, Aug. 2016.
- [9] K. V Vassilevski, N. G. Wright, I. P. Nikitina, A. B. Horsfall, A. G. O'Neill, M. J. Uren, K. P. Hilton, A. G. Masterton, A. J. Hydes, and C. M. Johnson, "Protection of selectively implanted and patterned silicon carbide surfaces with graphite capping layer during post-implantation annealing," *Semicond. Sci. Technol.*, vol. 20, no. 3, pp. 271–278, Mar. 2010.
- [10] T. Kimoto, T. Hiyoshi, T. Hayashi, and J. Suda, "Impacts of recombination at the surface and in the substrate on carrier lifetimes of n-type 4H-SiC epilayers," J. Appl. Phys., vol. 108, no. 8, 2010.
- [11] H. Naik, "Study of Electrical Properties of 4H SiC / SiO2 Interface," Ph.D. Disseration, Rensselaer Polytechnic Institute, 2013.
- [12] V. Tilak, K. Matocha, G. Dunne, F. Allerstam, and E. Ö. Sveinbjornsson, "Trap and inversion layer mobility characterization using Hall effect in silicon carbide-based MOSFETs with gate oxides grown by sodium enhanced oxidation," *IEEE Trans. Electron Devices*, vol. 56, no. 2, pp. 162–169, 2009.
- [13] E. Ö. Sveinbjörnsson, H. Ö. Ólafsson, G. Gudjónsson, F. Allerstam, P. Å. Nilsson, M. Syväjärvi, R. Yakimova, C. Hallin, T. Rödle, and R. Jos, "High Field Effect Mobility in Si Face 4H-SiC MOSFET Made on Sublimation Grown Epitaxial Material," *Mater. Sci. Forum*, vol. 483– 485, pp. 841–844, 2005.
- [14] P. A. Losee, S. K. Balachandran, L. Zhu, C. Li, J. Seiler, T. P. Chow, I. B. Bhat, and R. J. Gutmann, "High-voltage 4H-SiC PiN Rectifiers with Single-Implant, Multi-Zone JTE termination," in *Proc. 16th Int. Symp. Power Semicond. Devices ICs*, 2004, pp. 301–304.

Comparing Buffer Leakage in PolarMOSH on SiC and Free-Standing GaN Substrates

Mingda Zhu^{*†}, Bo Song^{*†}, Zongyang Hu^{*†}, Kazuki Nomoto^{*†}, Ming Pan[‡], Xiang Gao[‡], Debdeep Jena^{*†§}, Huili Grace Xing^{*†§}

* School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA

[†] Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA

[‡] IQE RF LLC., Somerset, NJ, USA

[§] Department of Materials Science and Technology, Cornell University, Ithaca, NY, USA Email: mz442@cornell.edu, grace.xing@cornell.edu

Abstract—GaN MOSHEMT or MOSFET on top of conducting (drift layer and drain electrode) layers is a building block for vertical GaN VDMOS power transistors. GaN MOSHEMTs incorporating a polarization-doped p-AlGaN layer as the back barrier on top of conducting layers is named as PolarMOSH. In this work, we present a comparative study of PolarMOSH fabricated on SiC and free-standing GaN substrates. PolarMOSH wafers epitaxially grown on SiC substrates are found to suffer from large leakage currents, with or without Mg doping in the back barrier. Much lower leakage currents are achieved when PolarMOSH wafers are grown on free-standing GaN substrates. The large reduction of buffer leakage current is attributed to the much reduced dislocation density brought by free-standing GaN substrates. The PolarMOSH fabricated on free-standing GaN substrates has a current On/Off ratio > 10¹⁰ thanks to the low leakage current.

I. INTRODUCTION

Free-standing GaN substrates with continuously improved quality and lowered cost have paved the way for realizing vertical GaN power devices, promising high conduction current but low on-resistance, high blocking voltage and fast switching speed. GaN Metal-Oxide-Semiconductor High Electron Mobility Transistor (MOSHEMT) or MOSFET on top of conducting (drift and drain electrode) layers is an essential element for vertical GaN VDMOS power transistors. GaN MOSHEMTs with a polarization-doped p-AlGaN back barrier on top of conducting layers is named as PolarMOSH. It is a building block for the novel vertical GaN device PolarMOS [1], which takes advantage of the unique polarization properties of GaN for power applications. The cross section schematics of both PolarMOS and PolarMOSH are illustrated in Fig. 1.

Experimental realization of HEMTs with a p-type back barrier grown on unintentionally-doped (UID) GaN or n-GaN has been challenging due to the high buffer leakage as well as difficulty in junction placement due to Mg. In metal-organic chemical vapor deposition (MOCVD) growth, Mg tends to incorporate in subsequently grown layer [2], [3], resulting in compensation effects that prevent formation of two dimensional electron gas (2DEG). Chowdhury *et al.* [4] showed that the Mg diffusion could be suppressed through insertion of an AlN layer or a C doped GaN layer. However,



Fig. 1. Cross section schematics of PolarMOS (left) and PolarMOSH (right). PolarMOS is a novel vertical GaN power transistor [1]. PolarMOSH is a GaN MOSHEMT with a polarization-doped p-AlGaN back barrier on top of conducting layers. It is a building block for PolarMOS, as illustrated by the red rectangle in the left figure.

in their experiments, Mg doping is carried out through ion implantation and the subsequent layers were regrown using molecular beam epitaxy. The regrowth interface often has high densities of impurities due to exposure to the atmosphere, which leads to high leakage current [5].

Here we present the first realization of PolarMOSHs, on free-standing GaN substrates and illustrate the adverse effect of dislocations on buffer leakage by comparing PolarMOSHs grown on SiC and GaN substrates. The experiments started with PolarMOSH epitaxial structures grown on SiC substrates, which show a persistently large buffer leakage current since the p-Al_xGa_{1-x}N barrier does not effectively block leakage current between 2DEG channel and the underlying layers due to excessive amount of dislocations ($\sim 10^9$ cm⁻²). The involvement of Mg doping is found to prevent the formation of 2DEG channel as well as alloyed ohmic contacts. Then the PolarMOSH epitaxial structure was carefully improved to reduce the effects of Mg doping on the 2DEG channel and grown on free-standing GaN substrates. The fabricated PolarMOSHs on free-standing GaN substrates show a high current On/Off ratio of $> 10^{10}$ and a low drain leakage current



Fig. 2. Comparison of *I-V* characteristics of a pair of ohmic contacts (2 μ m separation) before and after 20 nm PECVD SiNx deposition on (left) sample without Mg doping and (right) sample with Mg doping. Mg doping causes large decrease in measured currents.

of < 1 pA/mm.

II. EXPERIMENTS AND DISCUSSIONS

Two epitaxial structures were first designed to study the effects of graded Al_xGa_{1-x}N and Mg doping. Both structures were grown on SiC substrates by MOCVD, consisting of a high-resistivity UID GaN layer, $0 \sim 5\%$ graded Al_xGa_{1-x}N, 5%~0 graded $Al_xGa_{1-x}N$ (with or without Mg), 200 nm UID-GaN, 3 nm Al_{0.15}Ga_{0.85}N, while the only difference between the two device structures is the Mg doping in the back barrier. The epitaxial structures were designed for enhancement-mode (E-mode); 20 nm plasma-enhanced chemical vapor deposition (PECVD) SiNx, which is found to increase the 2DEG concentration thus reduce sheet resistance [6], was deposited after Ohmic contacts formation (alloyed Ti/Al/Ni/Au). Figure 2 shows the comparison of *I-V* characteristics of ohmic contacts before and after SiNx deposition on both samples. As can be seen from both plots in Fig. 2, 20 nm PECVD SiNx is effective in increasing measured current density for both epitaxial structures. However, the measured current density values are quite different. While the current through a pair of ohmic contacts separated by 2 μ m could reach 60 mA/mm at 0.5 V bias on the sample without Mg doping, it barely exceeds ~ 0.2 mA/mm on the sample with Mg doping.

Fig. 3 shows the *I-V* characteristics a pair of ohmic contacts separated by 2 μ m on the sample without Mg doping, showing a conduction current > 300 mA/mm at 5 V bias. This *I* – *V* behavior indicates that the channel 2DEG is compensated by Mg in the sample with Mg-doped back barriers, which is similar to Fe-doped or C-doped back barriers. Secondary ion mass spectrometry (SIMS) measurements (not shown here) show a residue Mg level of 1×10^{17} cm⁻³ near the 2DEG channel region.



Fig. 3. *I-V* characteristics of a pair of ohmic contacts (2 μ m separation) after 20 nm PECVD SiNx deposition on sample without Mg doping. I > 300 mA/mm at 5 V bias.

Figure 4 shows the comparison of buffer leakage currents, with an excessive leakage current observed on both samples at 20 V bias. Device isolation on both samples are realized through 100 nm Cl₂ based dry etching using reactive ion etching (RIE). The buffer leakage test structure includes a pair of mesa isolated ohmic contacts separated by 10 μ m. Although the Mg doping reduces the buffer leakage current at low bias voltage range, the leakage currents are within the same order of magnitude at 20 V. The large dislocation density in GaN grown on SiC substrates have most likely resulted in the buffer leakage current increase as the bias voltage increases. To identify whether the leakage current flows through the buffer layer below the Al_xGa_{1-x}N back barrier, additional etching of 700 nm on the PolarMOSH sample is carried out after PolarMOSH fabrication. The leakage current after 100 nm and 800 nm mesa etching is plotted in comparison in Fig. 5. Also plotted in Fig. 5 is the leakage current on a GaN-on-Si HEMT [7], [8]. A 10^5 X reduction in leakage current is observed when the etch depth is increased from 100 nm to 800 nm, suggesting that the Al_xGa_{1-x}N layer and the UID GaN layer above contributes to most of the leakage current. However a further study is required to find out the exact amount of leakage current for each leakage path denoted in the upper inset plot in Fig. 5. The leakage current after 800 nm deep etching is still orders of magnitude larger than the GaN-on-Si HEMT, which has an impurity-doped semi-insulating GaN buffer layer. This indicates that the leakage path through the Al_xGa_{1-x}N to the underlying SI-UID layer (as illustrated in the lower inset plot in Fig. 5), is due to the excessive amount of dislocations.

Following the mesa etch of 100 nm by RIE, the subsequent PolarMOSH fabrication process includes: gate lithography and RIE etching of PECVD SiNx, 20 nm Al₂O₃ deposition by atomic layer deposition (ALD) and gate metal deposition. The



Fig. 4. Buffer leakage current comparison between sample A (without Mg doping) and sample B (with Mg doping). Although Mg doping reduces leakage current at low voltage bias, both samples show large leakage current at 20 V.



Fig. 5. Leakage current comparison between sample A with 100 nm and 800 nm mesa etching. Also plotted is the leakage current on a GaN-on-Si HEMT [7], [8]. A large leakage current reduction is observed after deep etching, although the reduced leakage current is still orders of magnitude larger than that on the GaN-on-Si sample. The possible leakage path after 100 and 800 nm etching are denoted as red arrow lines in the inset plots.

 I_D - V_D characteristics of the PolarMOSH fabricated on the sample without Mg doping is shown in Fig. 6 along with its cross-section schematic. Although a clear gate modulation of drain current is seen from the plot, indicating the presence of electron channel, the excessive buffer leakage current prevents a complete turn-off of the drain current.

We have recently successfully demonstrated a series of GaN-on-GaN p-n diodes, which show unity ideality factor, avalanche breakdown and a record-setting figure-of-merit BV^2/Ron of > 16 GW/cm² [9]–[11]. This indicates that growing the PolarMOSH device structure on bulk GaN substrates (dislocation density ~ 10⁶ cm⁻²) is attractive in solving



Fig. 6. $I_D - V_D$ characteristics of MOSHEMT fabricated with sample A (No Mg doping). Clear gate modulation of drain current is shown. Large leakage current inhibits complete turn-off of drain current.

the buffer leakage issue. As illustrated in Fig. 7 (a), the epitaxial structure, starting from the GaN substrate, includes: 7 μ m Si doped n type GaN, 1 μ m graded Al_xGa_{1-x}N with polarization induced doping, 400 nm Mg doped graded Al_xGa_{1-x}N, 400 nm UID GaN, 20 nm Al_{0.15}Ga_{0.85}N and 2 nm GaN cap. This epitaxial structure is designed for depletion mode thus a quicker evaluation of the 2DEG channel is possible; the top AlGaN barrier thickness can be reduced for E-mode devices. The PolarMOSH fabrication process is similar to that carried out on SiC substrate, except that the D-Mode epitaxy design eliminated the need of PECVD SiNx to form ohmic contacts. The fabrication process flow includes: ohmic contacts through Ti/Al/Ni/Au deposition and rapid thermal annealing, mesa isolation by dry etching, Al₂O₃ deposition by ALD and gate metal deposition.

The I_D - V_G characteristics of the fabricated PolarMOSH on free-standing GaN substrates is plotted in Fig. 7 (b), with the inset figure showing the cross section schematic. It is seen that an On/Off ratio $> 10^{10}$ and a drain off-current < 1 pA/mm are achieved. The large On/Off ratio, enabled by the low leakage current through the Mg doped graded Al_xGa_{1-x}N layer as well as gate oxide, shows that the current blocking capability of Mg doped graded Al_xGa_{1-x}N is vastly improved when grown on free-standing GaN substrates. This improvement in leakage current could be attributed to the much lower dislocation density in GaN grown on GaN substrates compared to GaN grown on SiC substrates [12], 1 imes 10⁶ cm⁻² versus 1 imes 10^9 cm⁻². As dislocations provide a vertical leakage path between the 2DEG above the p-layer and the conducting layer below the p-layer, reduction in dislocation density results in a reduction in measured buffer leakage current. The sharp turnon behavior of drain current at $V_G \sim 5 V$ also shows that the compensation effects by Mg is limited.



Fig. 7. (a) Epitaxial structure of PolarMOSH on free-standing GaN substrates. (b) The $I_D - V_G$ characteristics of the fabricated PolarMOSH. The inset figure in (b) shows the cross section schematic of the fabricated PolarMOSH.

III. CONCLUSION

In conclusion, we compare the leakage current behavior of PolarMOSH fabricated on SiC and free-standing GaN substrates. It is found out that the PolarMOSH fabricated on SiC substrates suffers from a large buffer leakage current. Though Mg doping in the graded $Al_xGa_{1-x}N$ back barrier reduces the leakage current, the channel residue Mg concentration is too high to form a 2DEG after depositing SiNx. The PolarMOSH fabricated on free-standing GaN substrates, shows a low drain leakage current of < 1 pA/mm and a high On/Off ratio of > 10¹⁰. The much improved leakage characteristics could be attributed to the lower dislocation density of GaN grown on free-standing substrates than on SiC substrates. The device performance improvement shows the benefits of the superior quality of free-standing GaN substrates.

REFERENCES

- [1] H. G. Xing, B. Song, M. Zhu, Z. Hu, M. Qi, K. Nomoto, and D. Jena, Unique opportunity to harness polarization in GaN to override the conventional power electronics figure-of-merits, in 2015 73rd Annual Device Research Conference (DRC), 2015, vol. 4395, no. 2001, pp. 5152
- [2] H. Xing, D. S. Green, H. Yu, T. Mates, P. Kozodoy, S. Keller, S. P. DenBaars, and U. K. Mishra, *Memory Effect and Redistribution of Mg into Sequentially Regrown GaN Layer by Metalorganic Chemical Vapor Deposition*, Jpn. J. Appl. Phys., vol. 42, no. Part 1, No. 1, pp. 5053, Jan. 2003.
- [3] K. Tomita, K. Itoh, O. Ishiguro, T. Kachi, and N. Sawaki, *Reduction of Mg segregation in a metalorganic vapor phase epitaxial grown GaN layer by a low-temperature AlN interlayer*, J. Appl. Phys., vol. 104, no. 1, p. 014906, 2008.
- [4] S. Chowdhury, B. L. Swenson, J. Lu, and U. K. Mishra, Use of Subnanometer Thick AlN to Arrest Diffusion of Ion-Implanted Mg into Regrown AlGaN/GaN Layers, Jpn. J. Appl. Phys., vol. 50, no. 10, p. 101002, Oct. 2011.
- [5] S. Chowdhury, M. H. Wong, B. L. Swenson, and U. K. Mishra, CAVET on Bulk GaN Substrates Achieved With MBE-Regrown AlGaN/GaN Layers to Suppress Dispersion, IEEE Electron Device Lett., vol. 33, no. 1, pp. 4143, Jan. 2012.

- [6] D. F. Brown, K. Shinohara, A. L. Corrion, R. Chu, A. Williams, J. C. Wong, I. Alvarado-Rodriguez, R. Grabar, M. Johnson, C. M. Butler, D. Santos, S. D. Burnham, J. F. Robinson, D. Zehnder, S. J. Kim, T. C. Oh, and M. Micovic, *High-Speed, Enhancement-Mode GaN Power Switch With Regrown n+ GaN Ohmic Contacts and Staircase Field Plates*, IEEE Electron Device Lett., vol. 34, no. 9, pp. 11181120, Sep. 2013.
- [7] Bo Song, Mingda Zhu, Zongyang Hu, Meng Qi, K. Nomoto, Xiaodong Yan, Yu Cao, D. Jena, and H. G. Xing, Ultralow-Leakage AlGaN/GaN High Electron Mobility Transistors on Si With Non-Alloyed Regrown Ohmic Contacts, IEEE Electron Device Lett., vol. 37, no. 1, pp. 1619, Jan. 2016.
- [8] M. Zhu, B. Song, M. Qi, Z. Hu, K. Nomoto, X. Yan, Y. Cao, W. Johnson, E. Kohn, D. Jena, and H. G. Xing, *1.9-kV AlGaN/GaN Lateral Schottky Barrier Diodes on Silicon*, IEEE Electron Device Lett., vol. 36, no. 4, pp. 375377, 2015.
- [9] K. Nomoto, B. Song, Z. Hu, M. Zhu, M. Qi, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, and H. G. Xing, 1.7-kV and 0.55 mΩ/cm² GaN p-n Diodes on Bulk GaN Substrates With Avalanche Capability, IEEE Electron Device Lett., vol. 37, no. 2, pp. 161164, Feb. 2016.
- [10] K. Nomoto, Z. Hu, B. Song, M. Zhu, M. Qi, R. Yan, V. Protasenko, E. Imhoff, J. Kuo, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, and H. G. Xing, *GaN-on-GaN p-n power diodes with 3.48 kV and 0.95 mΩ-cm²: A record high figure-of-merit of 12.8 GW/cm²*, in 2015 IEEE International Electron Devices Meeting (IEDM), 2015, vol. 2016-Febru, pp. 9.7.19.7.4.
- [11] Z. Hu, K. Nomoto, B. Song, M. Zhu, M. Qi, M. Pan, X. Gao, V. Protasenko, D. Jena, and H. G. Xing, *Near unity ideality factor and Shockley-Read-Hall lifetime in GaN-on-GaN p-n diodes with avalanche breakdown*, Appl. Phys. Lett., vol. 107, no. 24, 2015.
- [12] P. Kozodoy, J. P. Ibbetson, H. Marchand, P. T. Fini, S. Keller, J. S. Speck, S. P. Denbaars, and U. K. Mishra, *Electrical characterization of GaN p-n junctions with and without threading dislocations*, Appl. Phys. Lett., vol. 73, no. 7, pp. 975977, 1998.

InAlGaN/GaN-HEMT Device Technologies for W-band High-Power Amplifier

K. Makiyama, S. Ozaki, Y. Niida, T. Ohki, N. Okamoto, Y. Minoura, M. Sato, Y. Kamada, K. Joshin, and K. Watanabe Fujitsu Laboratories Ltd., 10-1 Morinosato-Wakamiya, Atsugi 243-0197, Japan makiyama.kozo@jp.fujitsu.com

Abstract—We demonstrated an excellent output power (Pout) density performance using a novel InAlGaN/GaN-HEMT with an 80-nm gate for a W-band amplifier. To eliminate current collapse, a unique double-layer silicon nitride (SiN) passivation film with oxidation resistance was adopted. The developed discrete GaN-HEMT achieved a Pout density of 3.0 W/mm at 96 GHz, and we fabricated W-band amplifier MMIC using the airbridge wiring technology. The Pout density of the MMIC reached 3.6 W/mm at 86 GHz. We proved the potential of the developed InAlGaN/GaN-HEMT experimentally using our unique device technology. With the aim of future applications, we developed a novel wiring-inter-layer technology. It consists of a cavity structure and a moisture-resistant dielectric film technology. We demonstrated excellent high-frequency performances and low current collapse originating in humidity-degradation using AlGaN/GaN-HEMT. This is also a valuable technology for InAlGaN/GaN-HEMT.

Keywords— HEMTs; Millimeter wave devices; Millimeter wave transistors; Amplifier; MMICs; Wireless communication; GaN; InAlGaN;

I. INTRODUCTION

GaN-HEMTs have a potential as devices for high-power millimeter-wave amplifiers [1-2]. A high-output GaN power amplifier can be used in a high-capacity wireless network with a coverage over a radius of several kilometers. In addition, high-capacity wireless networks play an effective role in emergency communication security. High-capacity wireless communication requires a higher-frequency carrier but the atmospheric attenuation increases when the frequency is higher than 100 GHz. Therefore, W-band (75-110 GHz) is an appreciated frequency range for wireless communication. This requires high-power amplifiers (PAs) for long communication distances, and small antennae [3-5]. Until to now, we have developed AlGaN/GaN-HEMT for W-band amplifiers, and its P_{out} density reached up to 1.5 W/mm at 96 GHz. To increase power density, many researches have been carried out. These showed that an approach towards increasing power density is to adopt an In-based nitride semiconductor HEMT[6-9].

In order to develop a W-band amplifier, the development of a wiring technology is also important. An amplifier monolithic microwave integrated circuit (MMIC) requires a low capacitive Y. Miyamoto Dept. of Electrical and Electronics Engineering, Tokyo Institute of Technology, Tokyo, 152-8552, Japan miya@ee.e.titech.ac.jp

wiring interlayer technology. Up to now, we developed a cavity structure using benzocyclobutene (BCB). This technology improved high-frequency performances but BCB had a poor moisture resistance. To our knowledge, moisture causes degradation of the semiconductor. Our experimental results shows that it causes a current collapse of GaN-HEMT.

II. GAN-HEMT DEVICE TECHNOLOGY

A. HEMT structure for high-output amplifier

A HEMT uses an In-based nitride semiconductor material as a barrier material that achieves a high carrier density exceeding 1.6×10^{13} cm⁻² because of its high polarization charge density. On the other hand, the carrier density of our conventional AlGaN/GaN-HEMT is 1.0×10¹³cm⁻². Therefore, our approach towards increasing the power density of the amplifier involves adopting an In-based nitride semiconductor as a barrier layer of a HEMT. According to our experimental results, InAlGaN/GaN-HEMT, a high Al composition barrier, is an attractive material. Fig. 1 shows the two-terminal gate forward characteristics of InAlN/GaN-HEMT and InAlGaN/GaN-HEMT, and Fig. 2 shows atomic force microscope (AFM) images of the InAlN barrier surface of InAlN/GaN-HEMT and the InAlGaN barrier surface of InAlGaN/GaN-HEMT.



Fig. 1 Two-terminal gate forward characteristics. InAlN Schottky interface degradation of InAlN/GaN-HEMT occurred by a bias stress (applied max. Vg = 2 V, Vd = 20 V)



Fig.2 AFM images. Pits reach up to the vicinity of the GaN channel. These cause degradation of the Schottky interface of the InAlN barrier and gate metal. The InAlGaN barrier can decreases the pit density.

To our knowledge, theses pits are generated by the pit-origin on the AlN interlayer. We concluded that these pits cause degradation of the Schottky interface performance. These experimental results show that a part of the current InAlN Schottky interface of the barrier degraded because of bias stress similar to the bias stress that is seen in the amplifier operation. According to the MOCVD crystal growth mechanism, Ga atoms suppress the generation of these pits. Therefore, we concluded that the InAlGaN barrier is adequate in the present situation, although improve the quality of InAlN barrier lattice matching the GaN channel is expected.

B. Device Technology

A device structure and process technologies have been developed. A low-trap passivation, offset overhanging gate structure was adopted. Fig.3 shows the developed device structure. In-based barrier generates a large amount of twodimensional gas density even if the thickness decreases. We adopted an InAlGaN barrier layer in our developed device.



Fig. 3 Cross-sectional view of developed InAlGaN/GaN-HEMT. Surface was covered with low-trap double-layer passivation film.

To suppress a current collapse, a double-layer silicon nitride (SiN) passivation film was adopted. This consists of reducible SiN lower-layer and anti-oxidation upper-layer. This is one of the key technologies for improving the current collapse. The reducible lower-layer was developed to decrease Ga oxide on the surface of AlGaN/GaN-HEMT [10]. It decreases the trap

density on the surface of the semiconductor. Furthermore, we developed an anti-oxidation upper layer to decrease trap density in silicon nitride and on the surface of the passivation film. Fig. 4 (a) shows the oxygen concentration depth profile. The measured results show that the developed anti-oxidation SiN prevents itself from oxidation. These chemical properties decrease the electron trap density in silicon nitride and on the surface of the passivation film. The measured results as shown in Fig. 4 (b) are supported by a decrease in the measured dangling bond density.



Fig. 4 Oxygen and dangling bond density (D_d) in anti-oxidation silicon nitride were evaluated by SIMS and electron spin resonance (ESR).

C. Current Collapse

Fig. 5 (a) shows the pulse-IV characteristics of our conventional AlGaN/GaN-HEMT, and Fig. 5 (b) shows that of the developed InAlGaN/GaN-HEMT. The current collapse of InAlGaN/GaN-HEMT was very small although that of both types of devices was decreased. In general, the electric field near the 80-nm gate increases, and it increases a current collapse.



Fig. 5 Pulsed-IV characteristics were measured. Experimental results showed an extreme low current collapse in an InAlGaN/GaN-HEMT.

These experimental results indicate that a large conduction band discontinuity (ΔE_c) between the InAlGaN barrier and GaN channel (AlGaN/GaN: 0.38 eV, the InAlGaN/GaN: 1.25 eV) suppressed the hot electron transfer from the channel to the surface trap on the device. Thus, this improvement of current collapse indicated that a chemical mechanism and a physical mechanism improved it. This result shows potential for improvement in the P_{out} density [11].

D. Power charactristics of HEMT and MMIC

Fig. 6 shows the P_{out} performances of the fabricated InAlGaN/GaN-HEMT using a W-band load-pull measurement system with pre-matched circuits. The developed HEMT demonstrated an excellent P_{out} density of 3.0 W/mm at 96 GHz with 20 V, under a continuous wave (CW) operation.



Fig. 6 Discrete InAlGaN/GaN-HEMT demonstrated an excellent P_{out} density of 3.0 W/mm at 96 GHz with 20 V, under CW operation.

Next, we fabricated a W-band high-power-density monolithic microwave integrated circuit (MMIC) PA using developed 80-nm InAlGaN/GaN HEMTs. The MMIC consisted of two-stage cascade units, each of which had two transistors with the same gate periphery for a high-gain and low-loss matching circuit using air bridge wiring. The MMIC under CW operation achieved a maximum P_{out} of 1.15 W, a P_{out} density of 3.6 W/mm, and a maximum PAE of 12.3% at 86 GHz as shown in Fig. 7.



Fig. 7 P_{out} density of amplifier MMIC reached up to 3.6 W/mm, and the maximum PAE of 12.3%, at 86 GHz, CW operation.

Identify applicable sponsor/s here. If no sponsors, delete this text box (*sponsors*).

The fabricated InAlGaN/GaN-HEMT amplifier MMIC in this work realized both the highest frequency and the highest P_{out} density operation [12].

III. NOVEL WIRING TECHNOLOGY

Our currently developed W-band amplifier MMIC adopts the air-bridge wiring technology. Therefore the surface of the device comes into contact with the air. To our knowledge, the moisture in the air causes a current collapse. However, even low-k wiring-interlayer cannot be used in a W-band amplifier MMIC because the parasitic capacitance originating in the wiring interlayer degrades the high-frequency performance. For mass production, an innovative wiring technology is desired.

A. Cavity strucute and moisture resistance

Until now, we developed a cavity structure using benzocyclobutene (BCB) [13]. This structure is adopted in our current ultra-high-frequency InP-HEMT integrated circuits as shown in Fig. 8. It decreased the parasitic capacitance around the gate electrode. This improves high-frequency performances, but BCB has a poor moisture resistance. To our knowledge, moisture causes a degradation of electric characteristics of devices, and also causes a current collapse of GaN-HEMT.



Fig. 8 Cavity structure adopted in InP-HEMT IC

To adopt the cavity structure in W-band GaN-HEMT MMIC, a hydrophobic methylsilsesquioxane (MSQ) -based wiring interlayer film was adopted instead of a BCB wiring interlayer. Fig. 9 shows a cross-sectional view of the developed AlGaN/GaN-HEMT and photographs that show the water contact angles. These results indicate that the MSQ-based wiring interlayer film kept the hydrophobicity even in the side wall of the contact hole.

A high-temperature and high-humidity test has been performed. The results indicate that a hydrophobic MSQ-based wiring interlayer film prevented the ingress of moisture. It suppressed the degradation originating in moisture, and achieved a low current collapse as shown in Fig. 10 [14].

Furthermore, the cavity structure decreases the parasitic capacitance around the gate electrode and improves high-frequency performance. It improves the high-frequency performance of a AlGaN/GaN-HEMT as shown in Fig. 11 [15]. This cavity structure can be applied to InAlGaN/GaN-HEMT and various other HEMTs.



Fig. 9 MSQ-based wiring interlayer film achieved excellent hydrophobicity even in the side-wall of the contact hole.



Fig. 10 Pulse IV characteristics after 60 min humidification test. MSQ-based wiring interlayer film achieved low current collapse.



Fig. 11 Cross-sectional view of AlGaN/GaN-HEMT. An MSQ-based low-k film with cavity structure was adopted, and the cavity structure achieved a high-frequency performance.

IV. CONCLUTION

In summary, fabricated InAlGaN/GaN-HEMT demonstrated an excellent *P*_{out} density of 3.0 W/mm at 96 GHz

with 20 V under a CW operation. The P_{out} density of the amplifier MMIC reached 3.6 W/mm, with a maximum PAE of 12.3%, at 86 GHz. Furthermore, our cavity structure prevented the device from suffering moisture degradation, and improved high-frequency performance. This wiring technology is an encouraging candidate for W-band amplifier MMIC.

ACKNOWLEDGMENT

The research results have been achieved by "Agile Deployment Capability of Highly Resilient Optical and Radio Seamless Communication System", the Commissioned Research of National Institute of Information and Communications Technology (NICT).

REFERENCES

- K. Shinohara et al., "200 GHz fT and 400 GHz fmax in 40-nm GaN DH-HEMTs with Re-grown Ohmic" *IEDM, Tech. Digest*, p672, 2010.
- [2] D. F. Brown et al., A. "W-Band Power Performance of AlGaN/GaN DHFETs with Regrown n+GaN Ohmic contacts by MBE" *IEDM*, *Tech. Digest*, p461, 2011.
- [3] M. Micovic et al., "92-96 GHz GaN Power Amplifiers," IEEE MTT-S IMS Dig., Jun. 2012.
- [4] J. Schellenberg, B. Kim, and T. Phan, "W-Band, Broadband 2W GaN MMIC," IEEE MTT-S IMS Dig., Jun. 2013.
- [5] Andrew Brown, Ken Brown, James Chen, K. C. Hwang, Nick Kolias and Rick Scott, "W-Band GaN Power Amplifier MMICs" IEEE MTT-S IMS. Digest, 2011.
- [6] J. Kuzumík, Power Electronics on InAlN/(In)GaN: Prospect for a Record Performance" IEEE EDL, vol. 22, p. 510, 2001.
- [7] K. Makiyama et al., "GaN-HEMT Technology for High Power Millimeter-wave Amplifier" *LEC2014*, S5-H7, 2014
- [8] D. S. Lee et al., "300-GHz InAlN/GaN HEMTs with InGaN Back Barrier" IEEE EDL, vol. 32, no. 11, p. 1525, 2011.
- [9] Y. Yue et al., "InAlN/AlN/GaN HEMTs with Regrown Ohmic Contacts and fT of 370 GHz" *IEEE EDL*, vol. 33, no. 7, p. 988, 2012
- [10] K. Makiyama et al., "High-power GaN HEMT with low current collapse for millimeter-wave amplifier" *Phys. Status Solidi C*, vol. 8, no. 7-8, p2422, 2011.
- [11] K. Makiyama et al., "Collapse Free High Power InAlGaN/GaN-HEMT with 3 W/mm at 96 GHz", *IEDM, Tech. Digest*, p213, 2015.
- [12] Y. Niida et al., "3.6 W/mm High Power Density W-band InAlGaN/GaN HEMT MMIC Power Amplifier", 2016 IEEE Topical Conference on RF/Microwave Power Amplifiers for Radio and Wireless Applications (PAWR), 2016.
- [13] K. Makiyama et al., "Improvement of circuit-speed of HEMTs IC by reducing the parasitic capacitance" *IEDM, Tech. Digest*, p727, 2003.
- [14] S. Ozaki et al., "Reduction in current collapse of AlGaN/GaN-HEMTs using methyl silsesquioxane-based low-k insulator films", *Phys. Status Solidi A* 212, pp. 1153-1157, 2015.
- [15] S. Ozaki et al., "Millimeter-wave GaN HEMTs with Cavity-gate Structure Using MSQ-based Inter-layer Dielectric", CS Mantech, 2016.

Low-dispersion 180° Phase Shifter Using Two Synchronized MEMS Switches

V. Gholizadeh, M. J. Asadi, Y. Ning, C. Palego, and

J. C. M. Hwang Lehigh University Bethlehem, PA 18105, USA vag212@lehigh.edu

Abstract—Previously, the design of our novel low-dispersion phase-shifter unit cell with two asynchronous MEMS switches was limited to 90°, so that four unit cells (90°, 90°, 90° and 45°) with a total of eight MEMS switches were required for a 3-bit phase shifter. This not only increased the size and loss of the phase shifter, but also decreased its yield and reliability. Recently, we hypothesized that by using two synchronized MEMS switches, the phase shift of a unit cell could be extended to 180° so that only three unit cells (180° , 90° and 45°) with a total of six MEMS switches would be required for a 3-bit phase shifter. This paper confirms the hypothesis with measured characteristics of a fabricated 180° phase-shifter unit cell. The measured characteristics compare well with both equivalentcircuit model prediction and three-dimensional finite-element electromagnetic simulation, provided the worse-than-expected loss from individual MEMS switches is taken into account. The results provide the proof of the design principle, so that with improved MEMS fabrication process such as thicker metallization, the switch loss can be reduced and low-dispersion phase shifters can be realized with compact size, low loss, low cost, and high reliability.

Keywords— Metamaterials; micro-electromechanical systems; microwave filters; phase shifters; tuning; switch.

I. INTRODUCTION

Low-dispersion phase shifters are key components for electrically large phased-array radar and communication systems. Unlike true-time-delay phase shifters with linear dispersion, low-dispersion phase shifters can be designed by switching between right-handed (low-pass) and left-handed (high-pass) states to achieve a constant phase shift over a wide bandwidth [1]. However, the implementation of low-dispersion phase shifters with MEMS switches has been challenging. The designs to date suffer from either high insertion loss [2] or high dispersion [3], [4]. Most important, they all occupy a large area and use a large number of MEMS switches, which negatively impact the yield and reliability, especially in view of the relatively immature RF MEMS technology. This paper reports proof of principle for the 180° unit cell of our previous hypothesis with only two MEMS switches [5]. By further improving the MEMS fabrication process this unit cell paves the way to realize the design of phase shifters with smaller size and fewer MEMS switches while having lower dispersion and insertion loss.

D. Scarbrough, and C. L. Goldsmith

MEMtronics Corporation Richardson, TX 75081, USA cgoldsmith@memtronics.com





II. DESIGN PRINCIPLE

Fig. 1. shows the micrographs of the fabricated 180° unit cell in both actuated (through) and unactuated (delay) states. The design is based on a coplanar slow-wave structure with defected ground tightly wrapped around two single-polesingle-throw MEMS capacitive switches. The two MEMS switches, in series and shunt configurations, respectively, are simultaneously actuated to switch the unit cell from the delayed state to the through state [3], [5]. Both MEMS switches have a square-shaped movable electrode with four long and narrow slits along each side, so that the movable electrode is anchored only at the four corners in the north, south, east and west directions of Fig. 1. This not only makes the MEMS switch more compact, but also increases its tolerance of variations in temperature and residual stress [6]. The series switch differs from the shunt switch mainly by splitting the stationary electrodes into two halves as shown in Fig. 1(a). Pull-in voltage for the series switch differs from that of the shunt switch by approximately 5 V (37 V vs. 32 V) because of approximately 25% smaller stationary electrode.



Fig. 2. Measured (solid), equivalent-circuit modeled (dotted), and 3D electromagnetics simulated (dashed) (a) insertion phase ($\angle S_{21}$) and (b) insertion loss ($|S_{21}|$) and return loss ($|S_{11}|$) of the 180° unit cell.

This difference in pull-in voltage is tolerable as all switches are overdriven at 40 V.

III. RESULTS AND DISCUSSION

Fig. 2 compares measured characteristics of the 180° unit cell with that modeled by using the equivalent circuit of Fig. 3, as well as that simulated by using a three-dimensional finite-element electromagnetic simulator HFSS. It can be seen that across the band of 23-27 GHz, the insertion phase is $165^{\circ} \pm 10^{\circ}$, the insertion loss is less than 1.7 dB, and the return loss is greater than 15 dB. The insertion loss is greater than the simulated value of 1 dB mainly because the loss of the MEMS switch is 0.8 dB instead of 0.4 dB when it is tested individually. Further there is a frequency shift toward lower frequencies in the measured unit cell which is mainly due to greater MEMS capacitances than the designed values.

The equivalent circuit of Fig. 3 is a compact model of the unit cell. It is based on a T-network and models the series and shunt MEMS switches as variable capacitors. All losses associated with the circuit were lumped into series and shunt resistors. Metal-insulator-metal fixed capacitors were modeled



Fig. 3. Extracted equivalent circuit of the 180° unit cell.

TABLE I

180° UNIT-CELL EQUIVALENT-CIRCUIT PARAMETER VALUES					
Symbol	Meas	Measured		Designed	
Symbol	Thru	Delay	Thru	Delay	
C_I (fF)	31	312		275	
$R_0\left(\Omega ight)$	3.	3.3		1.5	
$Z_0\left(\Omega ight)$	43		45		
$ heta_0$ (°)	25@25 GHz		25@25 GHz		
C_M (fF)	24	240		220	
L_{S} (pH)	16	160		160	
C_{S} (fF)	290	290 19		16	
$L_P(\mathrm{pH})$	200		190		
C_P (fF)	1325	150	1200	130	
C_T (fF)					
L_G (pH)	60		60		
$R_G(\Omega)$	1.4		1		

by C_M and C_I . Input/output interconnects and other distributed circuit element were modeled by ideal transmission line sections with characteristic impedance Z_0 and electrical length θ_0 . The microstrip inductors were modeled by L_S , L_P , and L_G . When the series and shunt MEMS switches are actuated, C_S and C_P are large and the series path is more capacitive while the shunt path is more inductive. This resembles a high-pass filter or the left-handed transmission line. As the result, the microwave signal passes straight through the series MEMS switch. On the other hand, when the series and shunt switches are unactuated, C_S and C_P are small and the series path has high impedance, so the microwave signal detours through the shunt MEMS switch with series inductors and shunt capacitors resembling a low-pass filter or right-handed transmission line.

Table I compares the equivalent-circuit model parameters of the 180° unit cell extracted from the measured data with that designed by using HFSS. It can be seen that the measured unit cell exhibits greater loss and capacitance than the design values, which is probably because of greater dielectric constant for the insulators used in the MEMS switches, as well as extra radiation loss from sharp corners and circuit discontinuities.

Additional loss was associated with the greater-thanexpected loss tangent of the substrate. The substrate loss tangent was extracted from 1-mm-long and 4-mm-long coplanar waveguides fabricated with the phase shifter on the



Fig. 4. Measured (solid) and simulated (dashed) insertion phase $(\angle S_{21})$ and insertion loss $(|S_{21}|)$ of a 4-mm-long coplanar waveguide line.

same substrate. The lines were simulated using HFSS and the loss tangent of the substrate was adjusted to obtain the best fit to the measured insertion loss and phase as shown in the Fig. 4. The results confirm that the substrate loss tangent is approximately 0.006 which was neglected in the original for HFSS design.

Further studies are required to quantify and reduce different loss mechanisms. Despite the greater-than-expected loss, the present 180° unit cell outperforms similar designs reported in the literature [2]–[5] in terms of insertion loss, number of MEMS switches, size, and phase flatness.

IV. CONCLUSION

In summary, the proof of principle was presented for achieving 180° phase shift with low dispersion by using only two MEMS switches. This breakthrough in unit-cell design will be the foundation for realizing low-dispersion phase shifter with minimal number of switches and hence, low loss, low cost and high reliability.

ACKNOWLEDGMENT

This work was supported in part by the US Air Force Research Laboratory under Contract No. FA8650-13-C-1586.

REFERENCES

- R. V. Garver, *IEEE Trans. Microw. Theory Techn.*, vol. 20, no. 5, pp. 314–323, May 1972.
- [2] M. A. Morton and J. Papapolymerou, *IEEE Trans. Microw. Theory Techn.*, vol. 56, no. 9, pp. 2025–2031, Sep. 2008.
- [3] C. Palego, Y. Ning, V. Gholizadeh, X. Luo, J. C. M. Hwang, and C. L. Goldsmith, in *IEEE MTT-S Int. Microwave Symp. (IMS) Dig.*, Tampa, Florida, Jun. 2014, pp. 1–4.
- [4] V. Gholizadeh, Y. Ning, X. Luo, C. Palego, J. C. M. Hwang, and C. L. Goldsmith, in *IEEE MTT-S Int. Wireless Symp. (IWS) Dig.*, Shenzhen, China, Mar. 2015, pp. 1–4.
- [5] V. Gholizadeh, M. J. Asadi, Y. Ning, C. Palego, J. C. M. Hwang, D. Scarbrough, and C. L. Goldsmith, in *IEEE MTT-S Int. Wireless Symp.* (*IWS*) Dig., Shanghai, China, Mar. 2016, pp. 1–4.
- [6] H. Nieminen, V. Ermolov, S. Silanto, K. Nybergh, and T. Ryhanen, J. MEMS, vol. 13, no. 5, pp. 705–714, Oct. 2004.

Monte Carlo Modeling of Ultra-Fast Operating Ballistic Deflection Transistor

J.-F. Millithaler, P. Marthi, N. Hossain, M. Margala Department of Electrical and Computer Engineering University of Massachusetts, Lowell, MA 01854, USA email: jeanfrancois_millithaler@uml.edu

Abstract—This paper presents Monte Carlo simulations of a unique non-linear device called Ballistic Deflection Transistor. A self-consistent model for surface charges has been used and has shown a remarkable efficiency to reproduce the non-linearity. A dynamic analysis is completing the transistor study. Results are showing very good response to an ultra-fast excitation. These are confirming Terahertz performances of our device, leading to the development of more efficient logical computing circuits.

Keywords—Ballistic Deflection Transistor; Monte Carlo; Terahertz.

I. INTRODUCTION

The increase of general information demand, in terms of quantity and speed, challenges the actual technology and any way to improve drastically the overall efficiency is required. The National Science Foundation has launched this year a new solicitation in order to find and finance emerging technology for future energy-efficient computing. Among the field of semiconductor devices, the Ballistic Deflection Transistor (BDT) [1] could have a significant impact, providing a new way to design existing processor, simpler, faster and with smaller power consumption.

Indeed, the BDT's unique design, obtained by simply etching trenches on InAlAs/InGaAs heterostructure, offers two different output which can be, at the same time, at two different current levels, one high and one low. This can considerably simplify logical design by reducing the number of transistor and thus decreasing the energy required. The active medium is located in a two dimensional electronic gas, allowing an ultra-fast carrier motion. The switching effect is performed by the depletion of one drain channel in favor of the other one, enhanced by two strategically placed gates. The steering of electrons is finally aided by a triangular deflector in the middle of the device. The ballistic carrier movement I. Iñiguez-de-la-Torre, J. Mateos, T. González Applied Physics Department, Salamanca University, Plaza de la Merced s/n, 37008 Salamanca, Spain





associated with a non-linear behavior would allow the transistor to theoretically operate at Terahertz (THz) frequency [2].

The objective of this article is to present an appropriate simulation method able to predict the operating frequency of the BDT, taking into account the physical mechanisms involved in the non-linearity.

II. SIMULATED DEVICE

The BDT, presented in Fig. 1, is a six contacts device composed of a grounded source VS, three drains (V_{TD} , V_{LD} and V_{RD}) biased with 1.0 V and two strategically placed lateral gates biased in push-pull configuration (V_{LG} =- V_{RG}). The purpose of the top drain is to pull-up electrons and the associated leak current is very small compared to the other drains, which are the output terminals. The equilibrium is achieved when the two gates are biased at 0.0 V, dividing electron flux equally between the two opposite terminals. When a negative voltage is applied to one gate, the enhanced electric field progressively pinches off the corresponding drain channel and increases the electron flow on the opposite side by pushing the electrons towards the positively biased gate. This later current start to decrease when the negative gate voltage is high enough to pinch off the source channel, ultimately reaching 0 A at high V_G. A symmetric response will occur on the opposite drain contact by applying the negative bias to the other gate [3, 4]. An SEM image of the BDT as well as its transfer characteristic are shown on figure 1 and 2, respectively. In this case, the channel width is equal to 300 nm and the trench width to 80 nm. Fabrication indications can be found in [3]. The theoretical study has been performed by means of Monte Carlo (MC) simulations and has already brought interesting information in terms of geometry and material optimizations [5]. Our interest here is the high frequency modeling, which will be seen in the following.

III. MONTE CARLO SIMULATOR

The simulator tool [6] is based on MC method, using the Maxwell-Boltzmann statistics, self-consistently coupled with a 2D Poisson Solver. The accuracy is accounted by using a doping of $N_{db}=5\times10^{16}$ cm⁻³ and a time step is 1 fs, which is below the dielectric relaxation time. The size of meshes of 5×5 nm is considered, chosen smaller than the Debye length for the chosen carrier concentration. The device is simulated from the top-side point of view, see Fig. 1. The value of the permittivity is adjusted to reproduced the air (ϵ =1) while taking into account the absence of semiconductor substrate. The simulator is then able to correctly capture the gate-tochannel coupling of the electric field, providing the best fit with the experimental measurements and the semiconductor [7]. All experiments and simulations have been performed at room temperature.

IV. SURFACE CHARGE MODEL

In order to correctly apprehend the high frequency model, it is important to take a look first at the surface charge model. This charge is located at the interface dielectric/semiconductor and is implying a depletion in the channel. A high carrier concentration situated in an area will induce a high surface charge value, while a low electron density will induce a low . This effect has to be taken into account in order to correctly simulate our device. Using the same surface charge everywhere won't be enough to accurately reproduce the non-linear behavior as we can see on Fig. 2. On this figure is presented the comparison of the experimental right drain current as a function of the left gate voltage and the MC



Fig. 2. Experimental and MC transfer characteristics of a BDT (W=300nm) of right output drains I_{RD} , using both model of surface charge, constant (CCM) and self-consistent (SCCM).

results. While the simulated current at equilibrium and for positive left gate bias is similar to the real one, the current at high negative left gate bias is overestimated by a constant charge model (CCM). On the contrary, we can see that simulations performed with a model that gives the opportunity to all surface charges to adapt their value in function of the surrounding electron density (SCCM) shows a very good agreement with the experiment, with a very well reproduction of the bellshape and the pinch-off. More information can be found in [8]. The only limitation is that surface charges have to be constantly updated in order to stabilize. Thus simulations are demanding a higher amount of computation time to obtain the correct output current for each input gate voltage.

V. VERY HIGH FREQUENCY MODEL

As we have seen, the MC simulator is very accurate in dc mode and is able to correctly reproduce the nonlinearity of BDT but the basis of the self-consistent surface charge model and the long computational time required is conflicting with a conventional high frequency analysis. To overcome this problem a special way has to be is used. Two long enough simulations are made on two symmetric polarizations in order to let the σ charge to stabilize and deliver the correct current. Then the two surface charge distributions (σ 1 and σ 2) are extracted. A square-wave excitation is finally applied between these two points, associating the σ charge distributions for each bias. Fig. 3 illustrates this technic on the transfer characteristic of a smaller device, with a width of 100 nm. This result has been obtained by simply reducing the size of meshes of the bigger device. One can see that the maximum current has decreased from 18 μ A to 2.7 μ A and the pinch-off voltage from -4 V to -0.6 V. The surface charge 2D map of σ 1 is shown on Fig. 4, as well as the carrier distribution for the same gate bias. We can observe electrons steered in the right drain, offering a high current, while the left drain is almost completely depleted, with thus a small output current. As the device is symmetric, for σ 2 these maps will be mirrored as respect to the Y-axis.



Fig. 3. Transfer characteristic of optimized short width channel W=100 nm. Illustration of square-wave input.

The application of the square-wave frequency on gates implies two different cases. In the first one, or mode 1, the surface charge distribution changes, from $\sigma 1$ to $\sigma 2$, instantaneously with the bias, leading to an ideal case where the time constant is very short. The second scenario, or mode 2, is occurring when the switching frequency is so fast that surface charges aren't able to follow and the resulting sigma distribution is becoming an average $\sigma = (\sigma 1 + \sigma 2)/2$. The time constant is then acknowledged as very long. These two modes are considered limits of real behavior, as very little is known about the velocity of increase or decrease of surface charges value.

VI. RESULTS

Fig. 5 shows the dynamic response of a BDT with W = 100 nm, in a range of gate bias $V_{LG} = [-0.5:0.5] \text{ V}$. The two output currents I_{RL} (right) and I_{LD} (left) are



Fig. 4. Surface charge distribution $\sigma 1$ and its associated carrier density two-dimensional map. As the device is symmetric, for $\sigma 2$, these maps will be mirrored as respect to the Y-axis.

shown for an input square-wave frequency of 200 GHz, and for the two considered modes of operation. The dashed lines represent the two levels of current, low and high, of drain contacts that are symbolized by dots on Fig. 3. We can see that the mode 1, where surface charges are instantaneously changed with the gate bias, is able to reach both level, as expected. Mode 2 is the case where the input surface charge is an intermediate value of σ 1 and σ 2. We see that it is also following the mode 1 with a slight difference of current. This can be explained by the value of the surface charges not high enough to sufficiently deplete the according drain channel, thus letting more carrier to pass. As these two modes are extreme cases, we expect the real behavior to be in midway.

On Fig. 6 is represented the right drain output current



Fig. 5. Current output responses for a 200 GHz input gate frequency with use of mode 1 and 2. The channel width is W=100 nm. Dashed lines represent the two current levels.

for both modes and where the input frequency reaches 1 and 2 THz. While the ideal mode 1 is able to follow the THz excitation, with a slight decrease of the high current,



Fig.6. Right drain output current response for an excitation of 1000 and 2000 GHz, and for the two models. The channel width is W=100 nm. Dashed lines represent the two current levels.

we can see that mode 2 begins to have difficulties, at 1 THz, to correctly reach the two current levels, especially the lowest one, and at 2 THz, fails to respond properly.

Modes 1 and 2 are only limit cases and they don't reflect the reality. Little is known about increase and decrease of surface charges and further study would be necessary. In any case, we still obtain pretty good approximation of BDT frequency response in the Terahertz range. These performances can lead the BDT to new kind of ultrafast processing logical design.

VII. CONCLUSION

Monte Carlo simulations have been performed on Ballistic Deflection Transistors. A self-consistent surface charge model is required in order to correctly reproduce the non-linear behavior. Moreover, an ad-hoc way has been used to combined these surfaces charges dependence with an external bias excitation for studying the dynamic response. Results show great performances in the Terahertz frequency range of operation.

ACKNOWLEDGMENT

This work is supported by NSF ENG grant EECS 1546011.

REFERENCES

[1] Q. Diduck, M.Margala, M.J. Feldman, Microwave Symposium Digest, IEEE MTT-S International, pp. 345-347, (2006).

[2] Q. Diduck, H. Irie and M. Margala, Int. J. High Speed Electron. Syst. 19, 23–31, (2009).

[3] V. Kaushal, I. Iñiguez-de-la-Torre, H. Irie, G. Guarino, W. R. Donaldson, P. Ampadu, R. Sobolewski and M. Margala, IEEE Trans. Nanotechnology. 9, 723, (2010).

[4] I. Íñiguez-de-la-Torre, S. Purohit, V. Kaushal, M. Margala, M. Gong, R. Sobolewski, D. Wolpert, P. Ampadu, T. González, and J. Mateos, IEEE Trans. Nanotechnology 10, 1337-1346 (2011).

[5] J-F Millithaler, I Iñiguez-de-la-Torre, J Mateos, T González and M Margala, J. Phys.: Conf. Ser., 647, 012066, (2015).

[6] J. Mateos, B. G. Vasallo, D. Pardo, T. González, J. S. Galloo, Y. Roelens, S. Bollaert, and A. Cappy, Nanotechnology 14, 117-122 (2003).

[7] K. Y. Xu, Y. N. Wang, C. J. Zheng, J. W. Xiong, and G. Wang, J. of Nanomaterials 2014, Article ID 850915, 5 pages (2014)

[8] J.-F. Millithaler, I. Iñiguez-de-la-Torre, J. Mateos, T. González, and M. Margala, Nanotechnology, 26, 485202 (2015).

High Frequency N-Polar GaN Planar MIS-HEMTs on Sapphire with High Breakdown and Low Dispersion

Xun Zheng, Haoran Li, Elaheh Ahmadi, Karine Hestroffer, Matthew Guidry, Brian Romanczyk,

Steven Wienecke, Stacia Keller, and Umesh K. Mishra

Department of Electrical and Computer Engineering, University of California Santa Barbara, Santa Barbara, CA 93106, USA xunzheng@ece.ucsb.edu

Abstract—N-polar planar GaN metal-insulator-semiconductor high-electron-mobility transistors (MIS-HEMTs) grown by metal-organic chemical vapor deposition on sapphire substrate with a high combination of power cutoff frequency (f_{max}) and three-terminal breakdown voltage (BV_{DS}) as well as a decent DCto-RF dispersion control are demonstrated. Compared to previously reported N-polar planar HEMTs, devices presented in this letter not only maintain comparable f_{max}/BV_{DS} of 221 GHz/116 V, but also exhibit a mitigation of drain current collapse and ON-resistance dispersion. In addition, a higher output power of 5.43 W/mm at the same $V_{DS,Q} = 25$ V and a reduction of efficiency drop with increasing $V_{DS,Q}$ were achieved by load-pull measurements at 10 GHz.

I. INTRODUCTION

GaN-based high-electron-mobility transistors (HEMTs) have exhibited outstanding performance for RF power amplification [1]. In the Ga-polar orientation, the wide bandgap of GaN and the reliable passivation have enabled output power densities of 32.2 W/mm at C-band [2] and 10.5 W/mm at Ka-band [3]. By taking advantages of ultra-low contact resistance [4], strong electron confinement by the built-in backbarrier [5], improved vertical scalability [5], and reduced field by introducing an AlGaN cap [6], N-polar planar MIS-HEMTs grown by metal-organic chemical vapor deposition (MOCVD) have demonstrated great potential in extending power applications to Ka-band and beyond by achieving high current/power gain cutoff frequencies (f_T/f_{max}) and high breakdown simultaneously [7]. However, the devices reported in [7] show a serious decline in power-added efficiency (PAE) with increasing quiescent drain-source voltage $(V_{DS,Q})$, probably due to the strong DC-to-RF dispersion caused by the degradation of the passivation layer under high electrical and thermal stress [7]. In this letter, with improved quality of the SiN_x passivation layer, the devices manifest a mitigation of drain current (I_D) collapse and ON-resistance (R_{ON}) dispersion, leading to a steeper rise of output power (P_{out}) and a reduction of efficiency drop with increasing $V_{DS,O}$.

II. DEVICE FABRICATION

The N-polar GaN HEMTs studied in this work were grown by MOCVD on (0001) sapphire substrate with a



Fig. 1. Cross-sectional schematic of the N-polar planar MIS-HEMTs.

mis-orientation angle of 4° toward the sapphire a-plane [8] using growth conditions similar to those reported in [7]. The epitaxial structure and device cross-section are depicted in Fig. 1, and consist of a semi-insulating GaN buffer, a graded AlGaN back-barrier doped with Si, a 0.7 nm AlN interlayer [9], a 12 nm unintentionally doped (UID) GaN channel, and a 2.6 nm Al_{0.46}Ga_{0.54}N cap. After the epitaxial growth, a two-dimensional electron gas (2DEG) density of 1.1×10^{13} cm⁻² and an average mobility of 1097 cm²/(V·s) were obtained by Hall measurements using Van der Pauw geometry at room temperature.

Devices were fabricated starting with a regrown contact process as follows. First, a SiO₂ mask deposited by plasma-enhanced chemical vapor deposition (PECVD) was patterned by an i-line stepper and an inductively coupled plasma (ICP) dry etching. After etching the AlGaN cap layer, 20/30 nm UID/Si-doped (~1 × 10²⁰ cm⁻³) GaN layers were area-selectively regrown on top of the GaN channel by plasma-assisted molecular beam epitaxy (MBE). Then, the SiO₂ mask was stripped in HF, followed by a MOCVD SiN_x dielectric deposition at 1020 °C. Device isolation was then accomplished by an ion implantation. For the deposition of

TABLE I A Comparison of Refractive Index, Film Composition, Buffered HF Etch Rate, and [N]/[Si] Ratios of SiN $_{\rm x}$ Films Deposited in [7] and in This Work

SiN _x n	п	Composition	Etch Rate	[N]/[Si]	[N]/[Si]
		I	(nm/min)	by XPS	by (1)
In [7]	1.94	Si _{43.3} N _{49.9} O _{6.9}	60.6	1.153	1.386
This work	2.06	Si _{44.4} N _{48.6} O _{7.0}	25.2	1.095	1.221

ohmic contact metal, the MOCVD SiNx under the ohmic regions was first etched using a CF₄-based ICP dry etch. Then, the fluorine-based etch damage was removed by a BCl₃/Cl₂ low-power GaN etch in reactive-ion etching (RIE) followed by a wet etch in dilute HCl, after which 20/100 nm of Ti/Au was deposited by an electron-beam physical vapor deposition (EBPVD). Next, T-gates with 220 nm stem height were formed using a two-step electron-beam lithography (EBL) process [10], followed by a 30/500 nm of Ti/Au deposition by EBPVD and liftoff. Series of HEMTs were simultaneously fabricated with respect to nominal dimensions including gate width (W_g) , gate length (L_g) , gate-source spacing (L_{gs}) , gate-drain spacing (L_{gd}) , and top-gate length $(L_{g,top})$. Finally, devices were passivated with a 3 nm Al₂O₃ using an atomic layer deposition (ALD) and a subsequent 80 nm of PECVD SiN_x using a deposition condition different from that used in [7]. Similar bilayer surface passivation and/or gate insulator techniques have been investigated in Ga-polar HEMTs [11], [12]. The thin Al_2O_3 also acts as an etch-stop layer for an optional gate-recess process [13] performed on the devices other than those discussed in this letter on the same sample. The quality of the PECVD SiN_x was characterized by refractive index (n) at 632.8 nm from spectroscopic ellipsometry measurements, film composition from X-ray photoelectron spectroscopy (XPS), and etch rate in buffered HF (4-8% HF and 30-36% NH₄F), as shown in Table I. Compared to the SiN_x film in [7] with an etch rate of 60.6 nm/min, a much lower etch rate of 25.2 nm/min was yielded and therefore indicates an improvement of the quality of the passivation layer in this work. The lower etch rate could be explained by two possible mechanisms involved with the lower [N]/[Si] ratio of the film calculated from the XPS analysis or from an empirical expression using the static refractive index [14],

$$\frac{[\mathbf{N}]}{[\mathbf{Si}]} = \frac{4(n_{\mathrm{a-Si:H}} - n_{st})}{3(n_{st} + n_{\mathrm{a-Si:H}} - 2n_{\mathrm{a-Si_3N_4}})} = \frac{4(3.3 - n_{st})}{3(n_{st} - 0.5)}$$
(1)

where n_{st} is the static refractive index (1.898 and 1.992 for SiN_x in [7] and in this work respectively), $n_{a-Si:H} = 3.3$, and $n_{a-Si_3N_4} = 1.9$. One is that SiH units at the surface must be oxidized to SiOH before they can be etched making the etching more complicated and slower [15], and the other is that more N–H bonds could accelerate the etching reactions [16].

III. RESULTS AND DISCUSSION

In order to get higher mobility, the devices under study were intentionally oriented such that the conduction in the channel



Fig. 2. (a) Output and (b) transfer characteristics of Device A.



Fig. 3. (a) Peak f_T and (b) peak f_{max} of Device A.

is parallel to the multiatomic steps formed by the growth on vicinal substrate [8]. A combination of capacitance-voltage (*C*-*V*) measurements and gated transfer-length measurements (GTLMs) exhibits a 2DEG density of 1.3×10^{13} cm⁻², a mobility of 1728 cm²/(V·s), and a sheet resistance of 277 Ω/\Box at $V_G = 0$ V. A metal-2DEG contact resistance of 230 Ω ·µm was yielded by transfer-length measurements (TLMs).

The DC characteristics of the device with $W_g = 2 \times 25 \ \mu m$, $L_g = 100 \ nm$, $L_{gs} = 300 \ nm$, $L_{gd} = 1.60 \ \mu m$, and $L_{g,top} = 450 \ nm$ (Device A) are shown in Fig. 2, including a maximum I_D of 1.35 A/mm at $V_{GS} = 0 \ V$ and $V_{DS} = 5 \ V$, an R_{ON} of 1.31 Ω ·mm, a peak extrinsic transconductance (g_m) of 363 mS/mm at $V_{DS} = 3 \ V$. The device also shows a threshold voltage $(V_T,$ defined by the linear extrapolation of I_D - V_{GS} from peak g_m) of -4.4 V at $V_{DS} = 1 \ V$, a pinch-off voltage (V_p) of -6.9 V, an excellent minimum subthreshold swing (SS) of 78 mV/dec, and a low drain-induced barrier lowering (DIBL) of 33 mV/V.

The extrinsic-level small-signal characteristics of Device A, as demonstrated in Fig. 3, were obtained by de-embedding pad parasitics using an open-short (OS) method. By extrapolating the small-signal current and power gain at -20 dB/dec, while a peak f_T of 81 GHz was yielded at $V_{DS,Q} = 6.5$ V and quiescent drain-current $I_{D,Q} = 388$ mA/mm, a peak f_{max} of 221 GHz was obtained at $V_{DS,Q} = 17.0$ V and $I_{D,Q} = 268$ mA/mm.

An OFF-state three-terminal breakdown measurement using a drain-current injection technique [17] was performed on Device A at a constant I_D of 1 mA/mm, as shown in Fig. 4(a). To prevent catastrophic damage to the device, a 10 k Ω series resistor was connected to the drain during the measurement. By taking the voltage drop on the resistor into account, a drain-source breakdown voltage (BV_{DS}) of 116 V was obtained. Without using the resistor, a higher BV_{DS} of 157 V was yielded by a device with similar dimensions (Device B, $W_g = 2 \times 75 \ \mu\text{m}, L_g = 90 \ \text{nm}, L_{gs} = 300 \ \text{nm}, L_{gd} = 1.61 \ \mu\text{m},$ and $L_{g,top} = 450 \ \text{nm}$), as shown in Fig. 4(b).

The high composition of f_{max}/BV_{DS} of 221 GHz/116 V of Device A compares well with that of devices reported in [7], thereby exhibiting great promise for power amplification at Ka-band and beyond. Since f_T/f_{max} are limited by the parasitic resistances in this work, further improvement in small-signal performance is expected by scaling down the source-drain spacing and optimizing the regrown contact resistance.

Double-pulsed-IV measurements with pulse width/period of 200/700 ns were performed on the device with $W_g = 2 \times 25 \ \mu\text{m}, L_g = 80 \ \text{nm}, L_{gs} = 300 \ \text{nm}, L_{gd} = 1.37 \ \mu\text{m},$ and $L_{g,top} = 400$ nm (Device C), taking quiescent gate-source voltage $(V_{GS,O})$ of -6 V as a high-field OFF-state condition and I_D - V_{DS} characteristics acquired at $[V_{GS,O}, V_{DS,O}] = [0 \text{ V}, 0 \text{ V}]$ as a reference unaffected by DC-to-RF dispersion. As seen in Fig. 5(a), while typical I_D collapse and R_{ON} increase occur near ON-state, I_D higher than the reference current was observed at semi-ON states and thereby indicates the existence of an "anti-dispersion" mechanism which needs to be investigated further to draw conclusions about the physical origin. With different quiescent bias points, I_D at $V_{GS} = 0$ V and at the kneevoltage as well as the ratio of the drain-current reduction ΔI_D to the reference drain-current I_{D0} ($\Delta I_D = I_{D0} - I_D$) are used to evaluate the absolute and relative I_D collapse respectively. Similarly, R_{ON} at $V_{GS} = 0$ V and the ratio of the ONresistance increase ΔR_{ON} to the reference ON-resistance R_{ONO} $(\Delta R_{ON} = R_{ON} - R_{ON0})$ quantify the absolute and relative R_{ON} dispersion respectively. Such quantities of both of Device C (with a knee-voltage of 4 V) and the device fabricated in [7] $(W_g = 2 \times 75 \ \mu\text{m}, L_g = 100 \ \text{nm}, L_{gs} = 200 \ \text{nm}, L_{gd} = 1.00 \ \mu\text{m},$ $L_{g,top}$ = 400 nm, and with a knee-voltage of 3 V) are plotted in Fig. 5(b, c). Compared to the device in [7], the mitigations of I_D collapse and R_{ON} increase of Device C demonstrate the improvement in DC-to-RF dispersion control as a possible consequence of the better quality of SiN_x passivation layer.

Large-signal performance under deep class-AB operation at 10 GHz with $I_{D,Q} = \sim 100$ mA/mm was obtained by the measurements using a passive tuner-based load-pull system on the device with $W_g = 2 \times 75 \ \mu\text{m}$, $L_g = 90 \ \text{nm}$, $L_{gs} = 300 \ \text{nm}$, $L_{gd} = 1.61 \ \mu\text{m}$, and $L_{g,top} = 450 \ \text{nm}$ (Device D), as shown in Fig. 6. Larger W_g of Device D compared to that of Device A or Device C is necessary to provide a higher current for a load power match under high voltage operation. The load match condition was selected to balance between the highest P_{out} and the highest *PAE*. A peak P_{out} of 4.55 W/mm and an associated *PAE* of 56.5% were yielded by a power-sweep at $V_{DS,Q} = 20 \ \text{V}$, as shown in Fig. 6(a). To make a comparison, the power sweep of the device report in [7] at the same $V_{DS,Q}$ is included in Fig. 6(a) as well, and the less dispersive device in this work



Fig. 4. OFF-state three-terminal breakdown measurements using a drain-current injection technique on (a) Device A with a drain-side $10 \text{ k}\Omega$ series resistor (corrected V_{DS} = measured V_{DS} – voltage drop on the resistor) and (b) Device B without a drain-side series resistor.



Fig. 5. (a) Double-pulsed-*IV* measurements of Device C; (b) absolute and (c) relative I_D collapse and R_{ON} dispersion comparison between Device C and the device fabricated in [7].



Fig. 6. Large-signal performance at 10 GHz of both Device D and the device reported in [7]: (a) power-sweeps at $V_{DS,Q} = 20$ V and (b) dependence of peak P_{out} as well as associated *PAE* and *DE* on $V_{DS,Q}$.

clearly presents improvements in peak power, peak efficiencies and gain compression. With $V_{DS,Q} = 25$ V, a higher peak P_{out} of 5.43 W/mm was obtained at an input power (P_{in}) of 12 dBm by a load-pull process, as shown in Fig. 6(b). During such load-pull process, a sharp increase of gate leakages was found for some reflection coefficient points at load-port (Γ_L), and therefore indicating a degradation of the gate dielectric and resulting in unimproved P_{out} with increasing $V_{DS,Q}$ beyond 25 V. Fig. 6(b) demonstrates the dependence of peak P_{out} as well as associated *PAE* and *DE* on $V_{DS,Q}$ at 10 GHz of both of Device D and the device reported in [7]. Two observations can be made on this figure to demonstrate an improved DCto-RF dispersion control in large-signal operation. First, while P_{out} scales well with $V_{DS,Q}$ for both of the devices, Device D exhibits a steeper slope of 0.233 W/(mm·V) in comparison to 0.157 W/(mm·V) of the device reported in [7]. Second, although Device D has lower efficiencies at low $V_{DS,Q}$ regime owing to the higher R_{ON} , it drops much slower with increasing $V_{DS,Q}$ (note that the drop of *PAE* and *DE* at $V_{DS,Q} = 25$ V of Device D is partly due to the low P_{in} and mis-matched Γ_L in the associated load-pull process). The earlier gate dielectric degradation of the Device D could be also attributed to the improved dispersion control, since less negatively charged states, which cause the dispersion, exist to mitigate the high filed at the depletion region.

IV. CONCLUSION

While maintaining a high combination of f_{max} and OFF-state three-terminal breakdown voltage, devices on sapphire in this letter exhibit improved DC-to-RF dispersion control by using a higher quality SiN_x passivation layer in comparison to the previous reported devices with similar design, thereby making N-polar GaN planar MIS-HEMTs more promising for power applications at Ka-band and beyond. Further improvements are expected by scaling down the source-drain spacing, optimizing the contact resistance, and replacing the substrate of sapphire by SiC [7].

ACKNOWLEDGMENT

This work was supported by the Office of Naval Research through Dr. P. Maki and the Defense Advanced Research Projects Agency. The authors gratefully acknowledge the assistance provided by Teledyne Scientific and Imaging for implantation isolation, surface passivation, and double-pulsed-*IV* measurements.

REFERENCES

- [1] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287-305, Feb. 2008. DOI: 10.1109/JPROC.2007.911060
- [2] Y.-F. Wu, A. Saxler, M. Moore, R. P. Smith, S. Sheppard, P. M. Chavarkar, T. Wisleder, U. K. Mishra, and P. Parikh, "30-W/mm GaN HEMTs by field plate optimization," *IEEE Electron Device Lett.*, vol. 25, no. 3, pp. 117-119, Mar. 2004. DOI: 10.1109/LED.2003.822667
- [3] T. Palacios, A. Chakraborty, S. Rajan, C. Poblenz, S. Keller, S. P. Den-Baars, J. S. Speck, and U. K. Mishra, "High-power AlGaN/GaN HEMTs for Ka-band applications," *IEEE Electron Device Lett.*, vol. 26, no. 11, pp. 781-783, Nov. 2005. DOI: 10.1109/LED.2005.857701
- [4] S. Dasgupta, Nidhi, D. F. Brown, F. Wu, S. Keller, J. S. Speck, and U. K. Mishra, "Ultralow nonalloyed ohmic contact resistance to self aligned N-polar GaN high electron mobility transistors by In(Ga)N regrowth," *Appl. Phys. Lett.*, vol. 96, no. 14, pp. 143504-1-143504-3, Apr. 2010. DOI: 10.1063/1.3374331

- [5] M. H. Wong, S. Keller, Nidhi, S. Dasgupta, D. J. Denninghoff, S. Kolluri, D. F. Brown, J. Lu, N. A. Fichtenbaum, E. Ahmadi, U. Singisetti, A. Chini, S. Rajan, S. P. DenBaars, J. S. Speck, and U. K. Mishra, "N-polar GaN epitaxy and high electron mobility transistors," *Semicond. Sci. Technol.*, vol. 28, no. 7, pp. 074009-1-074009-22, Jun. 2013. DOI: 10.1088/0268-1242/28/7/074009
- [6] S. Kolluri, S. Keller, S. P. DenBaars, and U. K. Mishra, "N-polar GaN MIS-HEMTs with a 12.1-W/mm continuous-wave output power density at 4 GHz on sapphire substrate," *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 635-637, May 2011. DOI: 10.1109/LED.2011.2119462
- [7] X. Zheng, M. Guidry, H. Li, E. Ahmadi, K. Hestroffer, B. Romanczyk, S. Wienecke, S. Keller, and U. K. Mishra, "N-polar GaN MIS-HEMTs on sapphire with high combination of power gain cutoff frequency and three-terminal breakdown voltage," *IEEE Electron Device Lett.*, vol. 37, no. 1, pp. 77-80, Jan. 2016. DOI: 10.1109/LED.2015.2502253
- [8] S. Keller, C. S. Suh, Z. Chen, R. Chu, S. Rajan, N. A. Fichtenbaum, M. Furukawa, S. P. DenBaars, J. S. Speck, and U. K. Mishra, "Properties of N-polar AlGaN/GaN heterostructures and field effect transistors grown by metalorganic chemical vapor deposition," *J. Appl. Phys.*, vol. 103, no. 3, pp. 033708-1-033708-4, Feb. 2008. DOI: 10.1063/1.2838214
- [9] S. Kolluri, S. Keller, D. Brown, G. Gupta, S. Rajan, S. P. Den-Baars, and U. K. Mishra, "Influence of AlN interlayer on the anisotropic electron mobility and the device characteristics of N-polar AlGaN/GaN metal-insulator-semiconductor-high electron mobility transistors grown on vicinal substrates," *J. Appl. Phys.*, vol. 108, no. 7, pp. 074502-1-074502-4, Oct. 2010. DOI: 10.1063/1.3488641
- [10] D. Denninghoff, J. Lu, E. Ahmadi, S. Keller, and U. K. Mishra, "N-polar GaN/InAlN/AlGaN MIS-HEMTs with 1.89 S/mm extrinsic transconductance, 4 A/mm drain current, 204 GHz f_T and 405 GHz f_{max}," in Proc. 71st Device Res. Conf., Jun. 2013, pp. 197-198. DOI: 10.1109/DRC.2013.6633861
- [11] N. Maeda, M. Hiroki, N. Watanabe, Y. Oda, H. Yokoyama, T. Yagi, T. Makimoto, T. Enoki, and T. Kobayashi, "Systematic study of insulator deposition effect (Si₃N₄, SiO₂, AlN, and Al₂O₃) on electrical properties in AlGaN/GaN heterostructures," *Jpn. J. Appl. Phys.*, vol. 46, no. 2, pp. 547-554, Feb. 2007. DOI: 10.1143/JJAP.46.547
- [12] T. Huang, A. Malmros, J. Bergsten, S. Gustafsson, O. Axelsson, M. Thorsell, and N. Rorsman, "Suppression of dispersive effects in AlGaN/GaN high-electron-mobility transistors using bilayer SiN_x grown by low pressure chemical vapor deposition," *IEEE Electron Device Lett.*, vol. 36, no. 6, pp. 537-539, Jun. 2015. DOI: 10.1109/LED.2015.2427294
- [13] S. Kolluri, S. Keller, S. P. DenBaars, and U. K. Mishra, "Microwave power performance N-polar GaN MISHEMTs grown by MOCVD on SiC substrates using an Al₂O₃ etch-stop technology," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 44-46, Jan. 2012. DOI: 10.1109/LED.2011.2173458
- [14] E. Bustarret, M. Bensouda, M. C. Habrard, J. C. Bruyère, S. Poulin, and S. C. Gujrathi, "Configurational statistics in a-Si_xNyHz alloys: a quantitative bonding analysis," *Phys. Rev. B*, vol. 38, no. 12, pp. 8171-8184, Oct. 1988. DOI: 10.1103/PhysRevB.38.8171
- [15] D. Martin Knotter and T. J. J. Denteneer, "Etching mechanism of silicon nitride in HF-based solutions," *J. Electrochem. Soc.*, vol. 148, no. 3, pp. F43-F46, Mar. 2001. DOI: 10.1149/1.1348262
- [16] L. Tang, Y. Zhu, J. Yang, Y. Li, W. Zhou, J. Xie, Y. Liu, and F. Yang, "Dependence of wet etch rate on deposition, annealing conditions and etchants for PECVD silicon nitride film," *J. Semicond.*, vol. 30, no. 9, pp. 096005-1-096005-4, Sep. 2009. DOI: 10.1088/1674-4926/30/9/096005
- [17] S. R. Bahl and J. A. del Alamo, "A new drain-current injection technique for the measurement of off-state breakdown voltage in FET's," *IEEE Trans. Electron Devices*, vol. 40, no. 8, pp. 1558-1560, Aug. 1993. DOI: 10.1109/16.223723

A High Responsivity SnO₂ Hollow Nanospheres Based Ultraviolet Photodetector

P. Sharma and S. Sawyer

Department of Electrical, Computer and Systems Engineering Rensselaer Polytechnic Institute Troy, NY 12180-3590, USA sharmp3@rpi.edu

Abstract— Hollow spherical nano structures have shown great potential in the field of optoelectronics. As a wide band gap material, SnO₂ has electrical and optical properties well suited for its use in fabrication of ultraviolet photodetectors. This paper presents the synthesis and characterization of SnO₂ hollow nanospheres. The spheres are used as active material to fabricate a UV photodetector. The electrical characteristics of the device have also been presented. The fabricated detector exhibits a peak UV responsivity of 2680 A/W and high external quantum efficiency of 9.8 x 10⁵%. This paper shows SnO₂ hollow nanospheres as a promising material for fabricating high sensitivity ultraviolet photodetectors.

Keywords—tin oxide, hollow nanospheres, UV photodetector, high responsivity

I. INTRODUCTION

Metal oxide nanostructures have been used in numerous fields for photodetection, chemical and gas sensing, optoelectronic and magnetic devices [1-4]. Specifically ZnO, Ga₂O₃, WO₃ and NiO have been exhaustively used as nanoparticles, nanowires, nanocubes, nanodiscs, nanorods, nanoflowers and even quantum dots to form the active material in UV photosensors. SnO₂ is a direct wide band gap (E_g =3.5 eV - 4.6 eV) n-type semiconductor metal oxide, which has gained increasing importance for the applications stated above. This is because SnO₂ is chemically stable, nontoxic, has a high electron mobility and large exciton binding energy of 130 meV [5].

Hollow inorganic nanospheres have been extensively studied for their applications as carriers for drug delivery, nanoreactors, anode material for lithium ion batteries and photocatalysts for more than a decade [14-16]. Recently a lot of interest is generated in the use of hollow metal oxide nanostructures as building blocks of photodetectors due to their ability to efficiently harvest light, high surface to volume ratio, and unique electron transport properties. These structures are also compatible with fabrication techniques for photodetectors on flexible substrates [7]. Many synthesis methods for hollow nanospheres have been proposed which include the use of polymeric templates or sacrificial templates [6]. These methods are complicated and require a long time for completion as the process includes steps of synthesizing templates, coating then with the inorganic material and finally dissolving or burning off the template. The coated material then maintains the shape of the template producing a hollow structure. Therefore, a template free one-pot method is an attractive alternative to synthesize such structures.

In this paper, we present a SnO_2 hollow nanospheres based ultraviolet photodetector on a quartz substrate. Details of material synthesis along with material and device characterization are reported. The fabricated device shows high responsivity to ultraviolet light, excellent external quantum efficiency, high photocurrent, and a good signal to noise ratio.

II. EXPERIMENTS

A. Fabrication

SnO₂ hollow nanospheres are synthesized using an environmentally friendly one pot hydrothermal method [7-8]. In a typical process, 27.3 ml of ethanol and 2.7 ml of DI water are added to 0.5 ml concentrated hydrochloric acid (36.5 - 38%). SnCl₂.2H₂O is dissolved in the solvent till a clear solution is obtained to get a molar concentration of 30 mM. This solution is sonicated for 30 minutes and transferred to a 45 ml Teflon lined stainless steel autoclave and heated at 200°C for 24 hours. The autoclave is then cooled naturally to room temperature. The products are centrifuged and washed 6 times with DI water and ethanol and dried in vacuum overnight.

To fabricate the photodetector, a 30 mg/ ml dispersion of the hollow spheres is prepared in ethanol by sonication for 15 minutes. A thin layer of the hollow spheres is coated on quartz substrate using dynamic spin coating method. The device is then transferred to an e-beam system where Cr/Au interdigitated electrodes (20/200 nm) are evaporated on the thin film using a shadow mask. Finally, the detector is wire bonded using Epo-Tek H20E conductive epoxy. A 3D device schematic is shown in Fig. 1.

B. Experimental Setup

A Carl Zeiss Ultra 1540 dual beam scanning electron microscope (SEM) is used to study the diameter and morphology of the hollow spheres. The X-ray diffraction (XRD, Bruker D8-Discover) patterns are recorded using Cu K α radiation. A Shimadzu UV-Vis 2550 spectrophotometer with a

This work was supported by NSF Smart Lighting Engineering Research Center under award grant no. EEC-0812056

deuterium lamp (wavelength: 190-390 nm) and a halogen lamp (wavelength: 280-1100 nm) is used to measure the absorption spectrum. The photoluminescence (PL) spectrum is obtained with a Spex Fluorolog Tau-3 spectrofluorometer with a Xenon lamp. The excitation source is fixed to the wavelength of 330 nm. The time response and I-V characteristics of the fabricated photodetector are measured using an HP 4155B semiconductor parameter analyzer and 335 nm UV LED. A Shimadzu UV-Vis 2550 spectrophotometer, Newport 1928-C optical power meter and Keithely 6487 picoammeter are used to record the responsivity of the photodetector. All measurements were performed at room temperature in air.



Fig. 1. Schematic of fabricated SnO_2 hollow nanospheres based photodetector.

III. RESULTS AND DISCUSSION

High resolution SEM images (scale 200 nm) of the hollow nanospheres on quartz substrate are shown in Fig. 2. It can be seen from the SEM images that the spheres are hollow, uniform in size, and have an average diameter of approximately 150 nm.



Fig. 2. SEM image of the SnO_2 hollow nanospheres. The image in the inset shows a broken sphere (circled) which shows the hollow morphology of the synthesized spheres.

The formation of hollow spheres is achieved by Ostwald ripening mechanism which states that the hollowing of the spheres is driven by reduction of total surface energy [8-10]. The hydrolysis of the tin salt in the ethanol-water solvent results in the formation of nanoparticles which when subjected to hydrothermal treatment form solid spheres. Prolonged hydrothermal treatment results in the hollowing out or ripening of the solid spheres to form the hollow nanospheres. This process is shown in Fig.3.



Fig. 3. Schematic diagram showing the formation of hollow spheres by Ostwald ripening mechanism. The hydrolysis of tin salt forms tin oxide nanoparticles [1]. Hydrothermal treatment of these nanoparticles forms a solid sphere [2]. Increasing the time of hydrothermal treatment results in a hollow sphere due to Ostwald ripening [3].

The particles at the core of the spheres have higher surface energy and therefore dissolve more readily. Then through ionic mass transport they move out of the sphere via interstitials in the crystallites forming the surface of the spheres and recrystallize on the surface crystallites [11]. Infact, on close inspection of the SEM images, we can see that the nanospheres are composed of SnO_2 nanoparticles which are approximately 20 nm in size.



Fig. 4. XRD pattern of SnO₂ hollow nanospheres.

The XRD pattern of the SnO_2 nanospheres is shown in Fig. 4. The spheres are crystalline tetragonal rutile phase tin oxide and all peaks of the spectrum are well matched to the reference JCPDS card no. 41-1445. The absorption and PL spectra are recorded to study the optical characteristics of the hollow spheres. Fig. 5 a) shows the absorption spectrum of the SnO_2 hollow nanospheres. The absorption cut off edge is



approximately at 310 nm beyond which absorption drops off

Fig. 5. Optical characterization of SnO_2 hollow spheres, a) absorption spectrum and b) photoluminescence spectrum pattern.

abruptly. The absorption in the UV region is more than three times the absorption in the visible region which makes this material ideal for fabrication of visible blind detectors with good signal to noise ratio.

The PL spectrum of the material is shown in Fig. 5 b). The spectrum shows peaks at 395 nm and 442 nm and a tail that extends well into the visible region. This predicts that the spectrum is composed of multiple peaks and hence a deconvolution of the spectrum is performed. This shows peaks at approximately 385 nm, 431 nm and 491 nm. The peak in the UV range at 385 nm can be assigned to near band edge UV emission. Defects in the material like dangling bonds and tin interstitials add defect energy levels in the band gap of the material. These energy states act as auxiliary transition paths for charge carriers and produce the PL peak at 431 nm. The peak at 491 nm is a broad peak which can be attributed to the parasitic green photoluminescence generated by oxygen vacancies in tin oxides. These deficiencies have been reported in most metal oxides and are generated by an electron trap



Fig. 6. Electrical characterization of SnO_2 hollow nanospheres photodetector, a) I-V characteristics and b) photo responsivity.

formed when an oxygen atom breaks free from the lattice [17-18].

To investigate the electrical characteristics of the device, responsivity, transient response and the current-voltage (I-V) response of the device have been recorded. Fig. 6 a) shows the photocurrent and dark current of the device measured for a voltage sweep from -10 V to 10 V. It is seen that the photodetector is sensitive to UV light and detector current increases approximately 20 times on exposure to UV light.

The photo responsivity of the detector is shown in Fig. 6 b). The photodetector is sensitive to UV light and gives a peak responsivity of 2680 A/W at a wavelength of 340 nm. This wavelength corresponds to a bandgap of approximately 3.65 eV which in the expected value for nano-scale tin oxide material. The high responsivity can be attributed to the large surface-to-volume ratio of the nanospheres which results in many surface states that act as traps for electrons. The oxygen in the atmosphere adsorbs on the surface of the spheres and captures these trapped electrons forming a depletion region at the surface. When light is incident on the device, photogenerated holes move to the surface and recombine with the electrons, desorbing the oxygen molecules. However, the photogenerated electrons will continue to contribute to the photocurrent until they can recombine with a hole. As the hole is regenerated only when oxygen adsorbs on the surface again, the lifetime of the hole is prolonged. This charge separation produces the large photoconductive gain of the detector [5, 19]. The responsivity of the device can be used to calculate the external quantum efficiency (EQE). EQE is an important parameter that is defined as the ratio of charge carriers generated by the incident light to the number of incident photons. It is dependent on the responsivity of the detector at any given wavelength by the following relation in (1).

$$EQE = \frac{R_{\lambda}hc}{\lambda e} \tag{1}$$

where, R_{λ} is the responsivity of the detector at wavelength λ , h is Planck's constant, c is speed of light and e is electronic charge. The photodetector presents excellent peak EQE of 9.8x 10⁵ % at 340 nm.



Fig. 7. Time response of photodetector when UV stimulus is applied intermittently. The rise time and fall time of the detector is calculated as 38 seconds and 137 seconds respectively.

Fig. 7 shows the transient response of the photodetector. A 335 nm UV LED was turned on and off manually for UV stimulation to obtain the time response. The photo carriers are generated as explained above and charge transport occurs by the electrons tunneling from one sphere to the next [12-13].

IV. CONCLUSION

This paper reports a high performance SnO_2 hollow nanospheres based ultraviolet photodetector which can find use in high sensitivity photo detection applications. Specifically, this device is created for improved bio-hazard detection in the context of a hospital room. Future work will explore coating the hollow spheres with graphene to improve the transient response of the device.

REFERENCES

 D. Shao, M. Yu, H. Sun, T. Hu, J. Lian, and S. Sawyer, "High responsivity, fast ultraviolet photodetector fabricated from ZnO nanoparticle–graphene core–shell structures", Nanoscale, vol. 5, pp. 3664-3667, March 2013.

- [2] Sophie Laurent, Delphine Forge, Marc Port, Alain Roch, Caroline Robic, Luce Vander Elst, and Robert N. Muller, "Magnetic Iron Oxide Nanoparticles: Synthesis, Stabilization, Vectorization, Physicochemical Characterizations, and Biological Applications", Chem. Rev, vol. 108, pp 2064–2110, 2008.
- [3] Y. Han, X. Wu, Y. Ma, L. Gong, F. Qu, and Hongjin Fan, "Porous SnO₂ nanowire bundles for photocatalyst and Li ion battery applications," CrystEngComm, vol. 13, pp. 3506-3510, March 2011.
- [4] Y. Cheng, R. Yang, J. Zheng, Z. Wang, P. Xiong, "Characterizing individual SnO₂ nanobelt field-effect transistors and their intrinsic responses to hydrogen and ambient gases," Materials Chemistry and Physics, vol. 137, pp. 372-380, September 2012.
- [5] P. Sharma and S. Sawyer, "SnO₂ colloidal nanoparticles based ultraviolet photodetector with high signal to noise ratio", *Lester Eastman Conference on High Performance Devices*, 2014.
- [6] Min Chen, Linfeng Hu, Jiaxi Xu, Meiyong Liao, Limin Wu, and Xiaosheng Fang, "ZnO Hollow-Sphere Nanofilm-Based High-Performance and Low-Cost Photodetector", small, 7, No. 17, 2449– 2453, 2011.
- [7] Wei Tian, Chao Zhang, Tianyou Zhai, Song-Lin Li, Xi Wang, Meiyong Liao, Kazuhito Tsukagoshi, Dmitri Golberga and Yoshio Bando, "Flexible SnO₂ hollow nanosphere film based high-performance ultraviolet photodetector", Chem. Commun., 49, 3739–3741, 2013.
- [8] Xiong Wen Lou, Yong Wang, Chongli Yuan, Jim Yang Lee, and Lynden A. Archer, "Template-Free Synthesis of SnO2 Hollow Nanostructures with High Lithium Storage Capacity", Adv. Mater., 18, 2325–2329, 2006.
- [9] Hua Chun Zeng, "Ostwald Ripening: A Synthetic Approach for Hollow Nanomaterials", Current Nanoscience, 3, 177-181, 2007.
- [10] Bin Liu and Hua Chun Zeng, "Symmetric and Asymmetric Ostwald Ripening in the Fabrication of Homogeneous Core–Shell Semiconductors", small, 1, No. 5, 566–571, 2005.
- [11] Hua Gui Yang and Hua Chun Zeng, "Preparation of Hollow Anatase TiO₂ Nanospheres via Ostwald Ripening", J. Phys. Chem. B, 108, 3492-3495, 2004.
- [12] Mohammad R. Alenezi, Abdullah S. Alshammari, Talal H. Alzanki, Peter Jarowski, Simon John Henley, and S. Ravi P. Silva, "ZnO Nanodisk Based UV Detectors with Printed Electrodes", Langmuir, 30 (13), pp 3913–3921,2014.
- [13] Chaoyi Yan, Nandan Singh, Hui Cai, Chee Lip Gan, and Pooi See Lee, "Network-Enhanced Photoresponse Time of Ge Nanowire Photodetectors", ACS Appl. Mater. Interfaces, 2 (7), pp 1794–1797, 2010.
- [14] Jian-Feng Chen, Hao-Min Ding, Jie-Xin Wang, and Lei Shao, "Preparation and characterization of porous hollow silica nanoparticles for drug delivery application", Biomaterials, vol. 25, Issue 4, pp. 723– 727, February 2004.
- [15] Xiaoqing Huang, Changyou Guo, Jinquan Zuo, Nanfeng Zheng, and Galen D. Stucky, "An Assembly Route to Inorganic Catalytic Nanoreactors Containing Sub-10-nm Gold Nanoparticles with Anti-Aggregation Properties", small, vol. 5, Issue 3, pp. 361-365, February 2009.
- [16] Ziwei Deng, Min Chen, Guangxin Gu, and Limin Wu, "A Facile Method to Fabricate ZnO Hollow Spheres and Their Photocatalytic Property", J. Phys. Chem. B, vol 112, pp. 16-22, 2008.
- [17] A. Kar, S. Kundu, and A. Patra, "Surface defect-related luminescence properties of SnO₂ nanorods and nanoparticles," The Journal of Physical Chemistry C, vol.115, pp.118–124, 2011.
- [18] L. Qin, C. Shing, and S. Sawyer, "Ultraviolet photodetection based on ZnO colloidal nanoparticles made by top-down wet-chemistry synthesis process," Photonics and Optoelectronic(SOPO), 2010 Symposium.
- [19] C. Soci, A. Zhang, B. Xiang, S. A. Dayeh, D. P. R. Aplin, J. Park, X. Y. Bao, Y. H. Lo, and D. Wang, "Nanowire UV photodetectors with high internal gain," Nano Letters, vol. 7, pp. 1003–1009, 2007.

MoS₂ Synthesis and High-Performance Broadband Photodetector

Gustavo A. Saenz and Anupama B. Kaul* Electrical and Computer Engineering Department University of Texas at El Paso El Paso, Texas, U.S.A. *akaul@utep.edu

Abstract—In this work, we report on the vapor-based synthesis of molybdenum disulphide (MoS₂), which is one of the most widely studied two-dimensional (2D) layered materials since the large body of work conducted on the quintessential layered material, graphene. In addition, we have fabricated and characterized a MoS_2 photodetector which was formed using a visco-elastic stamping technique. This device exhibits a low Schottky barrier height of ~27 meV and a photoresponsivity of 1,314 A/W at room temperature using a broad band light source with irradiance power of 0.134 nW at 5 V drain-source voltage. Our results show the promise of MoS_2 for photodetectors and a range of other applications.

Keywords—MoS₂; CVD synthesis; broadband photodetector; high photoresponsivity

I. INTRODUCTION

Molybdenum disulphide (MoS₂) has been one of the most widely explored layered materials over the past several years. High-performance transistor devices have been constructed from monolayers of MoS₂ that serve as the channel region. The MoS₂ layered material is composed by stacks of 6.5Å thick molecular membrane comprised of molybdenum atoms that are sandwiched between two layers of sulfur atoms to yield a hexagonal motif. The 2H-MoS₂ is the most stable polytype and it is found in nature [1]. It contains layers centrosymmetric to each other creating a hexagonal structure (Fig. 1). This diamagnetic semiconductor material has been utilized as a gas sensor, FET transistors, photovoltaics, photodetector, and flexible electronics due to its sensitivity toward environmental markers, and its exceptional mechanical and optoelectronic properties [2], [3]. An important characteristic of MoS_2 is that its energy bandgap E_g varies as a function of the number of layers, showing indirect band gap characteristics with $E_g \sim 1.2$ eV in the bulk (valence band maximum at the Γ point) to direct band gap transition with $E_g \sim 1.8$ eV for monolayers (valence band maximum at K point) [4]. The bandgap can also be tuned by applying an external electric field. In addition, several mechanisms contribute to the generation of the photocurrent in MoS₂: the photovoltaic effect, the photoconductivity, and the photothermoelectric effect, even under sub-band gap illumination, attributed to the mismatch in the Seebeck coefficients between the contacts and the semiconductor [5],

Goran Karapetrov and James Curtis Department of Physics Drexel University Philadelphia, Pennsylvania, U.S.A.

[6]. Moreover, it has been demonstrated the presence of persistent photoconductivity in MoS_2 [7]. These intriguing characteristics make this material an exceptional candidate for optoelectronic applications [8].



Fig. 1. MoS_2 monolayer in top, side and 3D view; yellow spheres represent the Mo atoms and purple spheres represent S atoms.

In this work, we report on the vapor based synthesis of MoS_2 , and the fabrication and optoelectronic characterization of a mechanically exfoliated MoS_2 photodetector using a visco-elastic stamping process [9]. The device characterization experiments involved the characterization of the electronic transport properties of MoS_2 as a function of temperature over a wide range from 6 K to 346 K. The optoelectronic properties were also measured as a function of the irradiance for a broadband white-light source at room temperature under vacuum.

II. VAPOR PHASE SYNTHESIS OF MOS_2

The synthesis of layered materials, including the MoS₂, is a research area of interest which allows the realization of high quality materials. The different approaches to synthesize these materials are through micromechanical cleavage, liquid exfoliation, and vapor phase synthesis, also known as chemical vapor deposition (CVD). The first method is useful for conducting research to understand inherent material properties and unveil new physics, for example, at interfaces in heterostructures. The second approach is scalable, but it may lead to some contaminants from residual solvents that may still be present in the deposited films. Finally, the third approach, CVD synthesis, has the potential to yield high crystalline quality layered materials which can be beneficial for advancing state-of-the-art semiconductor device research for the electronics industry. .

Here, we report on the synthesis of MoS_2 using CVD, based with an in-house designed single zone system that can

be adapted for operation as a two-zone furnace. The process consists in a modification of process in reference [10]. For material specifics, 400 mg and 800 mg of MoO₃ and S, respectively were used as the precursors. Our substrate material was a 270 nm SiO₂/Si wafer that was cleaned using piranha to remove any residual surface contaminants. The MoO₃ was positioned in the center of the furnace, and the substrate was placed on top of it with the polished side facing down while the S was placed 17 cm upstream. Fig. 2 illustrates the set-up of the materials and location within the furnace. After a purge cycle, the reaction chamber was stabilized at 760 Torr with a constant UHP N₂ flow of 200 sccm, which served as the carrier gas.



Fig. 2. Position of substrate and both precursors MoO3 and S in 4" quartz tube on furnace.

Once the initial conditions are set, the thermal cycle of the furnace was initiated using a profile shown in Fig. 3. Since the pressure increases when the sulfur is evaporated, the pressure is maintained at a stable value during the process by manipulating the outlet valve. The temperature profile for each precursor and pressure during the process are shown in Fig. 3. The reaction mechanism seems to be as follows: at the beginning both precursors are evaporated and the MoO₃ is reduced to MoO₂ with S at temperatures between 650 and 850 °C [10]. Subsequently, MoO₂ and S react to form MoS₂, and growth on the surface of the substrate, generating some oxisulfides subproducts extracted by fume exhaust.



Fig. 3. Temperature profile of precursors and pressure in reaction chamber during the synthesis process.

The synthesized flakes are shown in Fig. 4 exhibiting triangular shapes. Its monolayer character was confirmed using Raman spectroscopy, where the two strong vibration modes peaks, the E_{2g}^1 and A_{1g} , peaks are at 388.4 cm⁻¹ and 488.4 cm⁻¹, respectively, with a difference between the two

peaks Δk of 20 cm⁻¹ indicative of single layer MoS₂ from prior work [11].



Fig. 4. Optical image of CVD MoS_2 domains. The flake on the left is monolayer while the flake in the center has one, two and three layers. The nucleation site is the white dot at the center of the triangle

The films synthesized in this process were not utilized for the fabrication of our device due to the limitations in fabrication facilities during the development of this work. Instead, mechanically exfoliated MoS_2 was used for the fabrication of our device where the cleanliness and crystal quality are optimum. For future work, the synthesized MoS_2 photodetector will be compared with the one reported here.

III. PHOTODETECTOR FABRICATION

The fabrication process of the device involves using a standard photolithography process for metal contact pattering on the 270 nm SiO₂/Si for high optical contrast between the substrate and the flake [12]. Next, 100 nm of Mo was deposited using sputtering, followed by a metal lift-off process. Afterwards, the alignment of the MoS₂ flake onto the substrate with electrodes was done using a dry viscoelastic stamping process (set-up in Fig. 5) [13], allowing a simple and clean process for transferring 2D flakes onto arbitrary substrates (Fig. 6). This adaptation of the viscoelastic stamping process in our lab was conducted using a Karl Suss MJB3 mask aligner, which makes the flake transfer more efficient compared to manual alignment that is time consuming, tedious and often results in a low-yield for contacting individual micron-sized flakes.



Fig. 5. Set-up for alignment and transfer of MoS₂ flake by viscoelastic stamping using PDMS gel film and mask aligner Karl Suss MJB3.



Fig. 6. Optical image of the device. The micromechanically exfoliated MoS₂ flake is stamped on SiO₂/Si substrate with Mo contacts.

IV. OPTO-ELECTRONIC CHARACTERIZATION

The electronic and opto-electronic device characterization was conducted using a Lakeshore CRX-4K probe stage with temperature control from 6 K to 346 K, and a low noise semiconductor parameter analyzer, the Keysight B1500A. The electrical transport measurements were conducted using two horizontal Mo terminals, as shown in Fig. 6. The area of the flake obtained is 1,237.48 μ m², and the photodetector channel length and width are ~17 and 12 μ m, respectively. In Fig. 7, the (IV) characteristic of the device from V_{DS} = -10 to 10 V is shown.



Fig. 7. a. Schematic of device showing MoS_2 monolayer, b. IV characteristic curve of MoS_2 photodetector under vacuum at room temperature with V_{DS} from -10 to 10 V

Two-terminal electrical transport measurements were done as a function of temperature. In order to reduce hysteresis due to absorption of gases and moisture, the device was left under vacuum (~10⁻⁶ Torr) for two weeks [14]. In addition, a cycle of electrical annealing was run to reduce the contact resistance. After these two procedures, the IV characteristics were acquired every 34 K starting at 6 K, which is the base temperature of the system using compressed helium in a closed cycle refrigerator; the data was gathered up to a maximum of 346 K (Fig. 8) in this case. As the temperature is increased the IV curve approximates to ohmic contact behavior.



Fig. 8. Conductivity obtained from two-terminal IV characteristic curves of device in function of temperature at $V_{DS} = 1V$

Subsequently, the device under test was exposed to varying light intensities using a broadband source under vacuum conditions at 300 K to study the photocurrent behavior and the photoresponsivity, which are key figures of merit for gauging photodetector response. The photocurrent I_{ph} is defined as the difference between the current under exposure I_{light} of light and the dark current I_{dark}



Fig. 9. Photocurrent of device at $V_{DS} = 5$ V at different broadband source irradiance intensities.

Moreover, the photoresponsivity is defined as the inputoutput gain is calculated by Equation 2 in units of current per incident light power.

$$R = \frac{I_{ph}}{P_{light}} \tag{2}$$

The optical response of the device is shown in Fig. 10 for a V_{DS} of 5V.



Fig. 10. Photoresponse of device at $V_{DS} = 5$ V with the highest magnitude of 1,314.45 W/A obtained at the minimum irradiance power of 0.134 nW.

The Table 1 shows a comparison between previous reports on MoS_2 photodetectors in which our work (first row) shows the highest photoresponse, magnitude at 5 V under vacuum at 300 K with a white light source, even though our device is two terminal under a relatively low voltage. This photoresponsivity is resulted due to the reduced lattice mismatch between the metal contacts used and the flake [15] and the clean and all-dry MoS_2 flake transfer method. Also, the photocurrent generated could be driven mainly by photothermoelectric effects since our device is composed by indirect a bandgap semiconductor [5], [6].

Table 1. Comparison on previous reports of MoS₂ photodetectors.

MoS ₂	Device	R (A/W)	λ (nm)	Ref.
Bulk	2 terminal $V_{DS} = 5 V$	1,314	White light	[9]
2D	3 terminal FET $V_{DS} = 1V$ $V_G = 50V$	8x10 ⁻³	532	[3]
2D	3 terminal FET $V_{DS} = 8V$ $V_G = -70V$	880	561	[16]
2D	$\begin{array}{l} 3 \text{ terminal FET} \\ V_{DS} = 5V \\ V_{G} = 100V \end{array}$	1,000	532	[17]
2D	$\begin{array}{l} 3 \text{ terminal FET} \\ V_{DS} = 1 V \\ V_{G} = 100 V \end{array}$	780	532	[18]
Bulk	2 terminal $V_{DS} = 15V$	10x10 ⁻⁴	White light	[19]
Bulk	$\begin{array}{l} 3 \text{ terminal FET} \\ V_{DS} = 1V \\ V_G = -3V \end{array}$	110x10 ⁻³	633	[20]

V. CONCLUSIONS

In this work, it has been demonstrated the CVD synthesis of MoS_2 and the fabrication of a multilayer mechanically exfoliated high-performance MoS_2 photodetector. It exhibits a high photocurrent for broadband light source. These results are promising which show a higher photoresponsivity (880 W/A) than three terminal 2D MoS_2 reported previously with a light source of 561 nm [16].

ACKNOWLEDGMENT

Support is acknowledged from the University of Texas System Faculty Science and Technology Acquisition and Retention (STARS) award (EC284802) for the acquisition of equipment in the establishment of the Nanomaterials and Devices Lab (NDL) at the University of Texas, El Paso (UTEP). We also thank the Air Force Office of Scientific Research (grant number FA9550-15-1-0200) that enabled us to pursue this work, and Dr. Deidra Hodges who provided assistance in the deposition of the metal using sputtering. G.K. and J.L.C. would like to acknowledge the support by the Energy Frontier Research Center (CCDM) funded by the U.S. Department of Energy, Office of Science under Award #DE-SC0012575.

REFERENCES

- K. S. Novoselov, D. Jiang, F. Schedin, T. J. Booth, V. V Khotkevich, S. V Morozov, and A. K. Geim, "Two-dimensional atomic crystals.," *Proc. Natl. Acad. Sci. U. S. A.*, vol. 102, no. 30, pp. 10451–3, Jul. 2005.
- [2] B. Radisavljevic, a Radenovic, J. Brivio, V. Giacometti, and a Kis, "Single-layer MoS2 transistors.," *Nat. Nanotechnol.*, vol. 6, no. March, pp. 147–150, 2011.
- [3] Z. Yin, H. Li, H. Li, L. Jiang, Y. Shi, Y. Sun, G. Lu, Q. Zhang, X. Chen, and H. Zhang, "Single-layer MoS2 phototransistors.," ACS Nano, vol. 6, no. 1, pp. 74–80, 2012.
- [4] M. Xu, T. Liang, M. Shi, and H. Chen, "Graphene-like twodimensional materials," *Chem. Rev.*, vol. 113, pp. 3766–3798, 2013.
- [5] Y. Zhang, H. Li, L. Wang, H. Wang, X. Xie, S.-L. Zhang, R. Liu, and Z.-J. Qiu, "Photothermoelectric and photovoltaic effects both present in MoS2.," *Sci. Rep.*, vol. 5, p. 7938, 2015.
- [6] M. Buscema, M. Barkelid, V. Zwiller, H. S. J. Van Der Zant, G. A. Steele, and A. Castellanos-Gomez, "Large and tunable photothermoelectric effect in single-layer MoS 2," *Nano Lett.*, vol. 13, no. 2, pp. 358–363, 2013.
- [7] Y.-C. Wu, C.-H. Liu, S.-Y. Chen, F.-Y. Shih, P.-H. Ho, C.-W. Chen, C.-T. Liang, and W.-H. Wang, "Extrinsic Origin of Persistent Photoconductivity in Monolayer MoS2 Field Effect Transistors.," *Sci. Rep.*, vol. 5, no. November 2014, p. 11472, 2015.
- [8] A. Splendiani, L. Sun, Y. Zhang, T. Li, J. Kim, C. Y. Chim, G. Galli, and F. Wang, "Emerging photoluminescence in monolayer MoS2," *Nano Lett.*, vol. 10, no. 4, pp. 1271–1275, 2010.
- [9] G. A. Saenz, G. Karapetrov, and A. B. Kaul, "Temperature Response of MoS2 Broadband Photodetector with Low Schottky Barrier," *Manuscr. Process*, 2016.
- [10] Y. H. Lee, X. Q. Zhang, W. Zhang, M. T. Chang, C. Te Lin, K. Di Chang, Y. C. Yu, J. T. W. Wang, C. S. Chang, L. J. Li, and T. W. Lin, "Synthesis of large-area MoS 2 atomic layers with chemical vapor deposition," *Adv. Mater.*, vol. 24, pp. 2320–2325, 2012.
- [11] C. Lee, H. Yan, L. E. Brus, T. F. Heinz, J. Hone, and S. Ryu, "Anomalous lattice vibrations of single- and few-layer MoS2.," ACS Nano, vol. 4, no. 5, pp. 2695–700, May 2010.
- [12] M. M. Benameur, B. Radisavljevic, J. S. Héron, S. Sahoo, H. Berger, and a Kis, "Visibility of dichalcogenide nanolayers.," *Nanotechnology*, vol. 22, no. 12, p. 125706, 2011.
- [13] A. Castellanos-Gomez, M. Buscema, R. Molenaar, V. Singh, L. Janssen, H. S. J. van der Zant, and G. a Steele, "Deterministic transfer of two-dimensional materials by all-dry viscoelastic stamping," 2D *Mater.*, vol. 1, no. 1, p. 011002, 2014.
- [14] D. J. Late, B. Liu, H. S. S. R. Matte, V. P. Dravid, and C. N. R. Rao,

"Hysteresis in single-layer MoS2 field effect transistors.," ACS Nano, vol. 6, no. 6, pp. 5635–41, 2012.

- [15] J. Kang, W. Liu, and K. Banerjee, "High-performance MoS2 transistors with low-resistance molybdenum contacts," *Appl. Phys. Lett.*, vol. 104, no. 9, pp. 2–7, 2014.
- [16] O. Lopez-Sanchez, D. Lembke, M. Kayci, A. Radenovic, and A. Kis, "Ultrasensitive photodetectors based on monolayer MoS2.," *Nat. Nanotechnol.*, vol. 8, no. June, pp. 497–501, 2013.
- [17] M. M. Furchi, D. K. Polyushkin, A. Pospischil, and T. Mueller, "Mechanisms of photoconductivity in atomically thin MoS2," *Nano Lett.*, vol. 14, no. 11, pp. 6165–6170, 2014.
- [18] W. Zhang, J. K. Huang, C. H. Chen, Y. H. Chang, Y. J. Cheng, and L. J. Li, "High-gain phototransistors based on a CVD MoS2 monolayer," *Adv. Mater.*, vol. 25, no. 25, pp. 3456–3461, 2013.
- [19] G. Cunningham, U. Khan, C. Backes, D. Hanlon, D. McCloskey, J. F. Donegan, and J. N. Coleman, "Photoconductivity of solution-processed MoS2 films," *J. Mater. Chem. C*, vol. 1, no. 41, pp. 6899–6904, 2013.
- [20] W. Choi, M. Y. Cho, A. Konar, J. H. Lee, G.-B. Cha, S. C. Hong, S. Kim, J. Kim, D. Jena, J. Joo, and S. Kim, "Phototransistors: High-Detectivity Multilayer MoS 2 Phototransistors with Spectral Response from Ultraviolet to Infrared (Adv. Mater. 43/2012)," *Adv. Mater.*, vol. 24, no. 43, pp. 5902–5902, Nov. 2012.

Pulsed Power Evaluation and Simulation of High Voltage 4H-SiC P-Type SGTOs

Aderinto Ogunniyi, Heather O'Brien, Miguel Hinojosa U.S. Army Research Laboratory Adelphi, MD USA James Schrock, Shelby Lacouture, Emily Hirsch, Stephen Bayne Center for Pulsed Power and Power Electronics Texas Tech University Lubbock, TX USA

> Sei-Hyung Ryu Wolfspeed (a Cree company) Durham, NC USA

Abstract— Future Army pulsed power applications semiconductor devices that will meet requirements for highpower, low weight and volume, and fast switching speed. The following paper presents the pulsed power evaluation of high voltage silicon carbide (SiC) super gate turn-off (SGTO) thyristors. These devices are well suited for high voltage, high temperature pulsed power and continuous power electronic systems. A pulse-forming network (PFN) circuit and a low inductance, series resistor-capacitor (LRC) circuit were developed to evaluate both the fast dI/dt capability and the pulse safe operating area (SOA) of the SiC SGTO. Transient simulations of the high voltage SiC SGTOs were also performed on a narrow pulse LRC circuit to investigate the device's switching behavior under extreme pulsed conditions.

Keywords—Silicon carbide; Gate Turn-off Thyristor; Pulsed power; pulse-forming network; safe operating area

I. INTRODUCTION

Silicon carbide's (SiC's) enhanced material properties are paving the path for next generation power devices that will be used in various power electronics and pulsed power applications [1-3].. The Army pulsed power systems require the power devices to operate at fast speeds, high temperature, and high power density. SiC has various attractive properties compared to its silicon counterpart. Silicon carbide's material properties advantages such as a high critical field, high saturation velocity, high thermal conductivity, high energy bandgap, large elastic modules makes it extremely favorable for pulse switching systems and applications [1-4]. Due to its excellent conductivity modulation capability, Super-gate turnoff thyristors (SGTOs) are well suited for multiple applications that require fast dI/dt switching at extremely high peak current levels. The U.S. Army Research Laboratory (ARL) is interested in understanding the switching behavior of high power silicon carbide bipolar devices subjected to elevated current densities at unique time-scales in the microsecond and millisecond regime through modeling and simulation. Accurate physics-based SiC models and simulations are extremely essential and will enable better

optimization of SiC device designs leading to enhanced device performance.

This work presents the pulse power evaluation and numerical transient simulation of high voltage SiC SGTO thyristors. The SGTOs evaluated in this paper are subjected to two different switching conditions. The transient simulations were performed utilizing a physics-based, technology computer aided design software. The simulation investigates the fast dI/dt switching capabilities of the SGTO in a narrow pulse LRC circuit.

II. DEVICE STRUCTURE

The SGTO devices investigated in this research were designed and fabricated by Wolfspeed, a Cree Company. The SGTOs have asymmetrical structures enabling a forward blocking capability of 10 kV and 15 kV. The forward blocking capability of the SGTO is primarily dependent on the thickness and doping concentration of the drift region of the device. The cross-sections of the SGTOs are shown in Figs. 1 and 2. These devices were fabricated on an 350 µm n+ SiC substrate. This resulted in the SiC SGTOs having the anode terminal on the topside and cathode terminal on the bottom side. These devices were also designed to have very high turn-on gain. A p-type buffer layer doped approximately 5e17 cm⁻³, 4 um thick was grown on a SiC substrate. Low doped, player of 90 µm (10 kV SGTO) and 120 µm (15 kV SGTO) was grown. The doping of the drift layer for both devices were within 2e14 cm^{-3.} Following this was the growth of ntype base layer, doped at approximately 1e17 cm⁻³. The thickness of the base layer was 2 µm. Lastly, a heavily doped (>1e19cm⁻³) p+ anode layer of thickness 2 µm was grown. Further design details of the devices characterized and evaluated in this research has been published by Wolfspeed and ARL and can be found in the following references [3-5].



Cathode

Fig. 1. Cross-section view of 10 kV, 1.0 cm^2 SiC Super-GTO. Note: the gate is anode referenced in SiC SGTO.



Fig. 2. Cross-section view of 15 kV, 1.0 cm^2 SiC Super-GTO. Note: the gate is anode referenced in SiC SGTO.

III. DEVICE EVALUATION

A low inductance, series resistor-capacitor (LRC) circuit and pulse-forming network (PFN) circuit were developed to evaluate the fast dI/dt capability and the narrow pulse safe operating area (SOA) of the SiC SGTO.

A. LRC Circuit

The pulse circuit implemented to analyze the fast *dl/dt* capability of the SiC SGTOs was a low inductance, series resistor-capacitor topology depicted in Fig. 3. The circuit inductance distribution was reduced by using a wide antiparallel bussing configuration between the capacitor and the load. A low capacitance, Maxwell energy storage capacitor rated for 150 nF and used for rapid, high-current discharge was used to briefly store the charge voltage before the SGTO was triggered into the ON-state. The circuit load was comprised of HVR large-area bulk ceramic disk resistors designed to withstand high power and high energy.



Fig. 3. Low inductance, series resistor-capacitor circuit schematic for evaluating the fast dI/dt characteristics of the SiC SGTO s

B. PFN Circuit

An automated pulse forming circuit unit was developed to evaluate the long-term reliability and safe operating area of high voltage SiC SGTOs at a 100us square pulse-width at 0.5 Hz rate, creating more 1²t stress in the devices. The PFN was developed from discrete inductors and capacitors in order to generate the 100 μ s full width half-maximum (FWHM) pulse used to evaluate the SiC SGTOs' pulse switching characteristics. The 10-stage Rayleigh pulse forming network was matched to a 0.5 Ω load which provides the 100 μ s pulses. The PFN has a total capacitance of 85 μ F and can be charged to 15 kV for a maximum pulse energy of 9.563 kJ. A simplified circuit schematic of the PFN is shown in Fig. 4. An expanded description of the system can be found in the following references [6-8].



Fig. 4. Simplified 10 stage PFN schematic for evaluating the long term reliability and safe operating area characteristics of the SiC SGTOs

IV. EXPERIMENTAL RESULTS AND DISSCUSION

This section highlights the switching characteristics of the SGTO devices when implemented in a LRC and PFN circuit topology. The spreading velocity is the rate at which the plasma spreads across the area of the thyristor. This device parameter is essential for determining the switching rate of the SGTO and the maximum dI/dt capability of the SGTO. The turn-on delay of the SGTO is affected by increasing the gate current. For the maximum dI/dt characterization of the 10 kV and 15 kV SGTO, a peak gate current of 400A/µs was used to drastically reduce to turn-on delay, which accelerates the conductivity modulation process in the device, maximizing the peak current flowing through the device at a given charge voltage.

A. 10 kV SiC GTO

The maximum peak dI/dt achieved with the 10 kV SiC SGTO utilizing the LRC is illustrated in Fig. 5. The dI/dt was 11 kA/µs measured across the 10-90% ratio of the peak

current pulse. The maximum peak current attained with the 10 kV SiC SGTO in the LRC circuit was 1.830kA (2.5 kA/cm²). At 1.830kA, the device approached saturation in the LRC circuit due to the fast rate of current rise at the current level.



Fig. 5. Maximum dI/dt capability of the 10 kV SGTO. the peak dI/dt in LRC circuit was reached at a current amplitude of 1830 A. The dI/dt measured from 10-90% of maximum current level was 11 kA/ μ s.

A safe operating area level with respect to peak pulsed current with a FWHM pulse-width of 100 μ s was established with the 10 kV, SiC SGTOs at a peak current of 2.0 kA (Fig. 6). This device achieved over 100,000 pulses at a nominal current level of 2.0 kA. The current rising edge dI/dt was 0.350 kA/ μ s at 2 kA. It is important to note that the current rise edge was not limited by the SiC SGTO but by the output inductance of the PFN design. the device performed reliably without any significant degradation at pulsed current levels up to 2.0 kA (Fig. 6). At peak current levels above 2.0 kA, an abrupt shift in the device forward voltage was observed. It was believe that the forward voltage shift was attributed to the device over-heating and thermal runaway. The increased peak power and peak energy dissipation in the SGTO above 2 kA ultimately lead to the catastrophic failure of the device.



Fig. 6. 2.0 kA pulse current discharge in 10 kV SGTO utilizing a 10 stage PFN Circuit

B. 15 kV SiC GTO

The thicker epilayer thickness of the 15 kV SGTO compared to the 10kV SiC SGTO increases the turn-on delay and on-resistance, which reduces the dI/dt and peak current handling capability of the device as shown in Fig. 7. The maximum peak dI/dt achieved with the 15 kV SiC SGTO utilizing the LRC circuit is illustrated in Fig. 7. The dI/dt was $8kA/\mu s$ measured across the 10-90% ratio of the peak current pulse of 1.37 kA (2.6kA/cm²). At 1.370 kA, the device approached its current saturation limit in the LRC circuit due to the current rate of rise time (*dI/dt*).



Fig. 7. Maximum dI/dt capability of 15 kV SGTO: the peak dI/dt in LRC; circuit was reached at a current amplitude of 1370 A. The dI/dt measured from 10-90% of maximum current level was $8 \text{ kA/}\mu s$.

The baseline peak current level of 2 kA with a 100 μ s square pulse-width was used to access the safe operating area level of the 15 kV, SiC SGTOs as shown in Fig. 8. The 15 kV SGTO device achieved over 70,000 pulses at a nominal current level of 2.0 kA, however it degraded drastically, implying that the SOA for the 15 kV devices is less than 2 kA.. The failure modes are similar to those observed with the 10 kV SiC SGTO and has been recently published in [8].



Fig. 9. 2.0 kA pulse current discharge in 15kV SGTO utilizing a 10 stage PFN Circuit

V. SIMULATION RESULTS AND ANALYSIS

As mentioned previously, the gate current affects the turnon delay of the GTO. Fig. 10 illustrates the gate current comparison as a function of the gate resistor. The series gate resistance used on the SGTO ranged from 10 Ω , 1.5 Ω , and 0.75 Ω . These gate resistors corresponded to peak applied gate currents of 10 A, 64 A, and 128 A, respectively. The gate current rise rate at 10 ohm (10 A peak) was 200 A/µs, while the gate current rise rate rising at 1.5 ohm (64 A peak) and 0.75 Ω (128 A peak) was approximately 400 A/µs. Fig. 10 shows that simulated gate current rising edge results agrees fairly well with the experimental results.



Fig. 10. Experimental v. Simulation of the rising edge of different gate drive currents used to determine minimum turn-on delay.

Fig. 11 depicts simulation of 10 kV SiC SGTO as a function of gate resistance. The simulation was done with a charge voltage of 3 kV. The simulated results show that the SGTO is triggered-on slightly faster when utilizing a low gate resistance. Furthermore, the variation in peak current is approximately 153A between the gate resistance of 10 Ω and 0.75 Ω .



Fig. 11. 10 kV SiC SGTO simulation of the turn-on delay as a function of gate resistance

VI. CONCLUSION

The fast dI/dt capability of the high-voltage SiC SGTOs was evaluated in a narrow-pulse LRC circuit, and their long-term pulse power reliability was determined using a an automated pulse forming network system that generates a 100 µs pulse-width. The robustness and the fast dI/dt handling capability of the devices presented in this research prove that SiC is an excellent candidate for pulsed power applications.

REFERENCES

- A. Ogunniyi et al., "The Benefits and Current Progress of SiC SGTOs for Pulse Power Applications," Solid State Electronics, vol. 54, no.10, pp.1232-1237, 2010.
- [2] A. Elasser et al, "Silicon carbide benefits and advantages for power electronics circuits and systems," IEEE, Vol. 90, pp 969, 2002.
- [3] L. Cheng, et al "Advanced Silicon Carbide Gate Turn-Off Thyristor for Energy Conversion and Power Grid Applications," Proceedings of the IEEE Energy Conversion Congress and Exposition 2012 (ECCE 2012), pp. 2249 – 2252, Raleigh, NC, USA, Sept 15-20, 2012.
- [4] L. Cheng, et al "Development of Low RON,Diff, 12 kV, 4H-SiC GTOs For High-Power and High-Temperature Applications," Proceedings of IMAPS High Temperature Electronics Conference (HiTEC 2012), pp. 149 – 153, May 8-10, 2012, Albuquerque, NM, USA.
- [5] L. Cheng, et al "15 kV, Large Area (1 cm2) 4H-SiC p-type Gate Turn-Off Thyristors" Mat. Sci. Forum, Vols 740-742 (2013), 978-981 (2012)
- [6] S. Lacouture et al., "Extraction of Safe Operating Area and long term reliability of experimental Silicon Carbide Super Gate Turn Off Thyristors," 2015 IEEE Pulsed Power Conference (PPC), Austin, TX, 2015, pp. 1-4. doi: 10.1109/PPC.2015.7296932
- [7] S. Lacouture et al., "Design of an advanced modular automated evaluation system for experimental high power SGTOs," 2013 19th IEEE Pulsed Power Conference (PPC), San Francisco, CA, 2013, pp. 1-4. doi: 10.1109/PPC.2013.6627575
- [8] J. A. Schrock et al., "Failure Modes of 15 kV SiC SGTO Thyristors during Repetitive Extreme Pulsed Overcurrent Conditions," in IEEE Transactions on Power Electronics, vol.PP, no.99, pp.1-1 doi: 10.1109/TPEL.2016.25745

CONFERENCE PARTICIPANTS

Last Name	First Name	Organization
Agarwal	Anant	Department of Energy
Ahmed	Kawser	Rensselaer Polytechnic Institute
Anderson	Travis	Naval Research Laboratory
Arnold	Michael	University of Wisconsin-Madison
Azahmi	Ahmed	Southern Methodist University
Васа	Albert	Sandia National Labs
Bajaj	Sanyam	Ohio State University
Bhardwaj	Shubhendu	Ohio State University
Blew	Austin	Lehighton Electronics, Inc.
Chatterjee	Bikramjit	Pennsylvania State University
Cheian	Dinis	Massachusetts Institute of Technology
Cheng	Junao	Ohio State University
Choi	Sukwon	Pennsylvania State University
Chow	Tat-Sing	Rensselaer Polytechnic Institute
Chu	Rongming	HRL Laboratories, LLC
Condori	Hugo Orlando	University of Utah
Cummings	Jonathan	Lehigh University
Du	Xiaotian	Lehigh University
Dutta	Maitreya	Arizona State University
Encomendero	Jimy	Cornell University
Fastenau	Joel	IQE, Inc.
Felbinger	Jonathan	Raytheon Co.
Gao	Liang	Lehigh University
Geisz	John	National Renewable Energy Laboratory
Gholizadeh	Vahid	Lehigh University
Gupta	Chirag	University of California, Santa Barbara
Harotoonian	Vache	University of California, Davis
Harrold	Eric	Lehigh University
Hosotani	Tomotaka	Tohoku University
Hossain	Ridwan Fayaz	University of Texas at El Paso
Hwang	James	Lehigh University
Islam	SM	Cornell University
Jamil	Ayesha	COMSATS Institute of Information Technology
Kaplar	Robert	Sandia National Labs
Kaul	Anupama	University of Texas at El Paso
Khan	Asif	University of South Carolina
KIM	Hyungtak	Hongik University
Kim	Zhanbo	Ohio State University
Krishna	Sanjay	University of New Mexico
Kuroda	Andy	Matheson Co.
Lara Saenz	Gustavo	University of Texas at El Paso
Maki	Paul	Office of Naval Research
Makiyama	Kozo	Fujitsu Laboratories, Ltd.
, Matsui	Kenjo	Meijo University
	-	- ,

Mei	Xiaobing	Northrop Grumman Co.
Millithaler	Jean-Francois	University of Massachusetts, Lowell
Miyamoto	Yasuyuki	Tokyo Technology Institute
, Moser	, Neil	George Mason University
Nemanich	Robert	Arizona State University
Nguyen	Danh	Lehighton Electronics, Inc.
Ogunniyi	Derin	Army Research Laboratory
Oka	Tohru	Toyoda Gosei Co., Ltd.
Ooi	Yu Kee	Rochester Institute of Technnology
Palacios	Tomas	Massachusetts Institute of Technology
Parameshwaran	Vijay	Army Research Laboratory
Qiu	Joe	Army Research Office
Radulescu	David	Radulescu LLP
	Siddharth	
Rajan		Ohio State University
Reid	Eric	Lehigh University
Schowalter	Leo	Crystal IS, Inc.
Schroter	Michael	Technical University of Dresden
Sharma	Prachi	Rensselaer Polytechnic Institute
Shinohara	Keisuke	Teledyne Scientific Company
Shivaraman	Shriram	Intel Corp.
Shur	Michael	Rensselaer Polytechnic Institute
Si	Mengwei	Purdue University
Simon	John	National Renewable Energy Laboratory
Son	Seung-Woo	Kyungpook National University
Suemitsu	Tetsuya	Tohoku University
Sype	Joseph	JosephsypeMG
Tan	Chee-Keong	Lehigh University
Tansu	Nelson	Lehigh University
Tran	Phuoc	International University
Tsao	Jeff	Sandia National Labs
Wager	John	Oregon State University
Weber	Joe	Lehighton Electronics, Inc.
Wernersson	Lars-Erik	Lund Univeristy
Wienecke	Steven	University of California, Santa Barbara
Wierer	Jonathan	Lehigh University
Wong	Man Hoi	National Institute of Information and Communications Technology
Xing	Grace	Cornell University
Xue	Нао	Ohio State University
Yang	Zhichao	Ohio State University
Yasuda	Toshiki	Meijo University
Zeng	Ке	University at Buffalo
Zhang	Jing	Rochester Institute of Technology
Zhang	Yuewei	Ohio State University
Zhu	Mingda	Cornell University
Zilko	John	, IQE, Inc.

