AFRL-RI-RS-TR-2016-083



MULTIFUNCTIONAL NANOTECHNOLOGY RESEARCH

MARCH 2016

INTERIM TECHNICAL REPORT

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

STINFO COPY

AIR FORCE RESEARCH LABORATORY INFORMATION DIRECTORATE

AIR FORCE MATERIEL COMMAND

UNITED STATES AIR FORCE

ROME, NY 13441

NOTICE AND SIGNATURE PAGE

Using Government drawings, specifications, or other data included in this document for any purpose other than Government procurement does not in any way obligate the U.S. Government. The fact that the Government formulated or supplied the drawings, specifications, or other data does not license the holder or any other person or corporation; or convey any rights or permission to manufacture, use, or sell any patented invention that may relate to them.

This report was cleared for public release by the 88th ABW, Wright-Patterson AFB Public Affairs Office and is available to the general public, including foreign nationals. Copies may be obtained from the Defense Technical Information Center (DTIC) (http://www.dtic.mil).

AFRL-RI-RS-TR-2016-083 HAS BEEN REVIEWED AND IS APPROVED FOR PUBLICATION IN ACCORDANCE WITH ASSIGNED DISTRIBUTION STATEMENT.

FOR THE CHIEF ENGINEER:

/ S / JOSEPH A. CAROLI Chief, High Performance Systems Branch Computing and Communications Division / S / RICHARD MICHALAK Acting Technical Advisor Computing & Communications Division Information Directorate

This report is published in the interest of scientific and technical information exchange, and its publication does not constitute the Government's approval or disapproval of its ideas or findings.

	REPORT	DOCUME		Form Approved OMB No. 0704-0188			
maintaining the data r suggestions for reduc Suite 1204, Arlington, information if it does n PLEASE DO NOT RE	needed, and completin ing this burden, to De VA 22202-4302. Res ot display a currently TURN YOUR FORM	ng and reviewing the compartment of Defense, Napondents should be availed OMB control number TO THE ABOVE ADDF	ollection of information. Se Washington Headquarters ware that notwithstanding a per. RESS.	end comments regarding t Services, Directorate for	his burden e	eviewing instructions, searching existing data sources, gathering and satimate or any other aspect of this collection of information, including Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, shall be subject to any penalty for failing to comply with a collection of	
1. REPORT DAT	•	,			ТОТ	3. DATES COVERED (From - To) JAN 2015 – JAN 2016	
	MARCH 2016 INTERIM TECHNICAL RE					NTRACT NUMBER	
			OGY RESEARCI	H	Ja. 00	IN-HOUSE (R18K)	
					5b. GR	ANT NUMBER N/A	
					5c. PROGRAM ELEMENT NUMBER 62788F		
6. AUTHOR(S)					5d. PROJECT NUMBER T2NR		
Joseph E. Van Nostrand					5e. TASK NUMBER IH		
					5f. WORK UNIT NUMBER N2		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Air Force Research Laboratory/Information Directorate Rome Research Site/RITB						8. PERFORMING ORGANIZATION REPORT NUMBER	
525 Brooks Road Rome NY 13441-4505						N/A	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Air Force Research Laboratory/Information Directorate						10. SPONSOR/MONITOR'S ACRONYM(S) AFRL/RI	
Rome Research Site/RITB 525 Brooks Road Rome NY 13441-4505						11. SPONSORING/MONITORING AGENCY REPORT NUMBER	
	-	TY STATEMENT				AFRL-RI-RS-TR-2016-083	
Approved for Date Cleared			n Unlimited. PA	# 88ABW-2015	-5707		
13. SUPPLEME	NTARY NOTES						
system for pro digital circuits and that is we particularly w capture know	ocessing spa) neuromorph ell suited for p orthwhile give ledge from a	tio-temporal d nic computing processing spa en the increas n abundance o	ata on the fly. Th system built for atio-temporal dat ing number of bi of data. Thus, th	nis includes con rapid configurat a. Neuromorphi g data problems e proposed mer	structio ion, dyr ic or ne s requiri mristor-l	ble, ultra-dense, low-power computer n of a mixed mode (including analog and namic adaptation, low-power operation, uro-inspired computer architectures are ing techniques and systems that can based dynamic adaptive neural network nabling continued performance scaling.	
15. SUBJECT T Spatio-Temp	-	mristor, Resis	tive Random Ac	cess Memory (F	ReRAM)	
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES		E OF RESPONSIBLE PERSON SEPH E. VAN NOSTRAND	
a. REPORT U	b. ABSTRACT U	c. THIS PAGE U	UU	10 1	19b. TELE NA	PHONE NUMBER (Include area code)	
						Standard Form 298 (Rev. 8-98)	

Standard Form 298 (Rev. 8-98) Prescribed by ANSI Std. Z39.18

Table of Contents

1.	SUMMARY	. 1
2.	BACKGROUND	. 2
3.	RESULTS AND DISCUSSION	.3
4.	REFERENCES	. 5
AF	PPENDIX 1. PATENTS AND PAPERS	. 6

List of Figures / List of Tables

Figure 1. Simplified view of two-stage mrDANNA	4
Figure 2. Schematic of memristor devices	4

1. Summary

The overarching objective of this effort is to provide a foundation for an affordable, ultra-dense, low-power computer system for processing spatio-temporal data on the fly. This includes construction of a mixed mode (including analog and digital circuits) neuromorphic computing system built for rapid configuration, dynamic adaptation, low-power operation, and that is well suited for processing spatio-temporal data. Neuromorphic or neuro-inspired computer architectures are particularly worthwhile given the increasing number of big data problems requiring techniques and systems that can capture knowledge from an abundance of data. Thus, the proposed memristor-based dynamic adaptive neural network array (mrDANNA) addresses contemporary application challenges while also enabling continued performance scaling.

2. Background

The Resistive Random Access Memory (ReRAM, aka - memristor) is a novel form of non-volatile memory expected to replace a variety of current memory technologies and enabling the design of new circuit architectures. Investigations of ReRAM as a storage technology have shown a combination of high storage density with fast access and write speeds [1,2]. In addition, the implementation of new circuit architectures, in particular encryption technologies into hardware components, has attracted much attention. Recently, the endurance and reliability of ReRAM cells have reached a level at which they are competing with commercially available Flash memory and CMOS technologies, making ReRAM a viable candidate for data storage and novel logic and security architectures. To this end, we have demonstrated a verticallyintegrated process flow for fabrication of hybrid CMOS logic and ReRAM.

Our memristive Dynamic Adaptive Neural Network Array (mrDANNA) is based on the Neuroscience-Inspired Dynamic Architecture (NIDA) [1-5], developed by researchers at the University of Tennessee, Knoxville (UTK) as an approach to applying neuromorphic principles to a wide variety of applications. Key features of the NIDA architecture include: 1) a spiky representation of data, 2) the ability for the system to adapt during run-time, and 3) a synaptic representation including delay distance as well as weight information. The inclusion of delay distance (i.e. a programmable delay between pre- and post-synaptic neurons) is expected to be of particular benefit in the processing of spatiotemporal data. The structure and simplicity of the NIDA architectural model has recently been leveraged in the development of a Dynamic Adaptive Neural Network Array (DANNA) [6], an efficient digital system constructed from a basic element that can be configured to represent either a neuron or a synapse. Unique characteristics of the NIDA/DANNA approach over other neuromorphic or neuroscience-inspired systems include: a simplified neuron model, a higher functionality synapse model, real-time dynamic adaptability, configurability for the overall neuromorphic structure (e.g. number of neurons, number of synapses and connections), and scalability for element performance and system capacity.

3. Results and Discussion

An Evolutionary Optimization (EO) environment has been developed at UTK to configure the neural networks in a DANNA [1-6]. The EO trains over parameters of the network (weights and delay distances on synapses and thresholds on neurons) as well as the structure (the number and placement of neurons and synapses) and the dynamics of the network. The dynamics of the network are directly embedded in the structure itself (delays in the synapse and charges in the neuron). Most other artificial neural network implementations have a predefined, fixed structure rather than one determined by a dynamic optimization method as in our approach.

Memristive synapses have been interfaced with CMOS neurons in [7-8] and a cellular non-linear network based on memristors was proposed in [9]. Memristors were used to build non-volatile two-level and multi-level memories in [10] and [11-13], respectively. Memristors can also be used in digital logic as programmable switches in switching blocks [14] and to build block memories. To implement the proposed mrDANNA test chip, we are using a hybrid CMOS/Memristor process that we have developed at CNSE / SUNY Polytechnic Institute. The process integrates metal-oxide memristors in the metal layers of the 65 nm 10LPe CMOS process from IBM, leading to a seamless CMOS/memristor integration process. The seamless integration of CMOS with memristive technology is a unique feature as compared to related efforts where memristive devices are integrated post-fabrication on an existing CMOS chip. The current state of device development shows highly reliable devices performing with an endurance of over 450k cycles in a two resistive state switching mode. An average LRS and HRS of $7k\Omega$ and $40k\Omega$, respectively, were observed during pulsing measurements. The on/off ratio and LRS are likely to increase, which is critical for low power operation, by manipulating the thicknesses and stoichiometries in the ReRAM device film stack. The devices show an excellent readout stress insensitivity, with the resistive states being unsusceptible to trillions of nanosecond pulse readouts. In addition, a low positive temperature dependence (5.9e-4 1/C) results in little change to the circuit performance over a large range of temperatures. Recent results also indicate capability for controllable analog/multi-level switching in our memristive devices, which is key for their application as synapses in the mrDANNA. This work briefly illustrates our technological capabilities and design approach towards the implementation of the final mrDANNA prototype.




Figure 1. Simplified view of two-stage mrDANNA including several pre-synaptic neurons driving a single post-synaptic neuron through memristor based synapses. The local feedback loop in the neuron enables dynamic adaptation where memristor weights are updated during run time.




Fig. 2. Schematic of memristor devices fabricated at CNSE, showing tungsten (W) bottom contacts for integration with CMOS (left). Consistent switching parameters have been achieved with these devices, including reproducible LRS resistance for $>4x10^{5}$ cycles (right).

4. References

[1] I. G. Baek, M. S. Lee, S. Sco, M. J. Lee, D. H. Seo, D.-S. Suh, J. C. Park, S. O. Park, H. S. Kim, I. K. Yoo, U.-I. Chung, and J. T. Moon, "Highly scalable non-volatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses," in *IEDM Technical Digest. IEEE International Electron Devices Meeting*, 2004, pp. 587–590.

[2] K. M. Kim, G. H. Kim, S. J. Song, J. Y. Seok, M. H. Lee, J. H. Yoon, and C. S. Hwang, "Electrically configurable electroforming and bipolar resistive switching in Pt/TiO2/Pt structures.," *Nanotechnology*, vol. 21, no. 30, p. 305203, Jul. 2010.

[3] Abid, Z., Alma, A., Member, S., Barua, M. & Wang, W. Efficient CMOL Gate Designs for Cryptography Applications. IEEE Trans. Nanotechnol. 8, 315–321 (2009).

[4] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges," *Adv. Mater.*, vol. 21, no. 25–26, pp. 2632–2663, Jul. 2009.

[5] J. O. Capulong, B. D. Briggs, S. M. Bishop, M. Q. Hovish, R. J. Matyi, and N. C. Cady, "Effect of crystallinity on endurance and switching behavior of HfOx-based resistive memory devices," in *2012 IEEE International Integrated Reliability Workshop Final Report*, 2012, pp. 22–25.

[6] H. Wan, P. Zhou, L. Ye, Y. Lin, T. Tang, H. Wu, and M. Chi, "In situ observation of compliance-current overshoot and its effect on resistive switching," *Electron Device Lett. IEEE*, vol. 31, no. 3, pp. 246–248, 2010.

[7] Kim, K.-H., Gaba, S., Wheeler, D., Cruz-Albrecht, J. M., Hussain, T., Srinivasa, N., & Lu, W. (2012). A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Letters, 12(1), 389–95. doi:10.1021/nl203687n

Appendix 1. Patents and Papers

Patents:

- "Hardware based random number generator." U.S. Patent 8,680,906 B1, March 25, 2014.
- "Computation of Boolean formulas using sneak paths in crossbar computing." Submitted.

Proceedings Papers:

- N. C. Cady, K. Beckmann, H. Manem, M. E. Dean, G. S. Rose, and J. Van Nostrand, "Towards Memristive Dynamic Adaptive Neural Network Arrays," Invited, *41st Annual GOMACTech Conference*.
- K. Beckmann, J.S. Holt, J.O. Capulong, Z. Alamgir, S. Lombardo, J.E. Van Nostrand, N.C. Cady. Endurance and reliability of hybrid CMOS/ReRAM for data storage and encryption applications. *GOMACTEC Conference, March 2014, St. Louis, MO*.
- K. Beckmann, J. Holt, J.O. Capulong, S. Lombardo, J.E. Van Nostrand, N.C. Cady. Reliability of fullyintegrated nanoscale ReRAM/CMOS combinations as a function of on-wafer current control. (2014) IEEE International Integrated Reliability Workshop 2014.