AD-752 540

PULSED-POWER BURNOUT OF INTEGRATED CIRCUITS

R. H. Vandre

Aerospace Corporation

Prepared for:

Air Force Systems Command

15 August 1972

DISTRIBUTED BY:

NITS

National Technical Information Service U. S. DEPARTMENT OF COMMERCE 5285 Port Royal Road, Springfield Va. 22151 AIR FORCE REPORT NO. SAMSO-TR-72-226

AEROSPACE REPORT NO. TR-0073 (3124) -1

Pulsed-Power Burnout of Integrated Circuits

Prepared by R. H. VANDRE Plasma Research Laboratory Laboratory Operations

72 AUG 15

Technology Division THE AEROSPACE CORPORATION

Prepared for SPACE AND MISSILE SYSTEMS ORGANIZATION AIR FORCE SYSTEMS COMMAND LOS ANGELES AIR FORCE STATION

Los Angeles, California

Reproduced by NATIONAL TECHNICAL INFORMATION SERVICE US Opportment of Commerce Springfield VA 2215

APPROVED FOR PUBLIC RELEASE: DISTRIBUTION UNLIMITED



LABORATORY OPERATIONS

The Laboratory Operations of The Aerospace Corporation is riducting experimental and theoretical investigations necessary for the evaluation and application of scientific advances to new military concepts and systems. Versatility and flexibility have been developed to a high degree by the laboratory personnel in dealing with the many problems encountered in the nation's rapidly developing space and missile systems. Expertise in the latest scientific developments is vital to the accomplishment of tasks related to these problems. The laboratories that contribute to this research are;

<u>Aerodynamics and Propulsion Research Laboratory</u>: Launch and reentry aerodynamics, heat transfer, reentry physics, propulsion, high-temperature chemistry and chemical kinetics, structural mechanics, flight dynamics, atmospheric pollution, and high-power gas lasers.

<u>Electronics Research Laboratory</u>: Generation, transmission, detection, and processing of electromagnetic radiation in the terrestrial and space environments, with emphasis on the millimeter-wave, infrared, and visible portions of the spectrum; design and fabrication of antennas, complex optical systems and photolithographic solid-state devices; test and development of practical superconducting detectors and laser devices and technology, including highpower lacers, atmospheric pollution, and biomedical problems.

<u>Matorials Sciences Laboratory</u>; Development of new materials; mutal matrix composites and new forms of carbon; test and evaluation of graphite and ceramics in reentry; spacecraft materials and components in radiation and high-vacuum suvironments; application of fractures mechanics to stress corrosion and fatigue-induced fractures in structural metals; effect of nature of material surfaces on lubrication, photosensitisation, and catalytic reactions, and development of prosthesis devices.

<u>Praema Research Laboratory</u>; Reentry physics and nuclear weapons effects; the interaction of antennas with reentry plasma sheaths; experimentation with thermonuclear plasmas; the generation and propagation of plasma waves in the magnetosphere; chemical reactions of vibrationally excited species in rocket plumes; and high-precision laser ranging.

<u>Space Physics Laboratory:</u> Aeronomy; density and composition of the atmosphere at all altitudes; atmospheric reactions and atmospheric optics; pollution of the environment; the sun, earth's resources; meteorological measurements; radiation belts and cosmic rays; and the effects of nuclear explosions, magnetic storms, and solar radiation on the atmosphere.

> THE AEROSPACE CORPORATION El Segundo, California

Nora : Bett Sy Labut	Sociles Inthoa	
LABLI	161/9 <u>0</u>	
LABLI		
LABRI		····
LABLI		····
LABRIN	DY COD	
LABRIN	ly cap	
LABRI	DY Mare	re
	1 001	64
4-1.15	5152	1
		-
1		
1		

	A	
DOCUM (Security classification of title, body of abstract	ENT CONTROL DATA - R & D	when the overall report is classified)
ORIGINATING ACTIVITY (Corporate author)	2.4 1	REPORT SECURITY CLASSIFICATION
The Aerospace Corporation		Unclassified
El Segundo, California	20	ROOP
. REPORT TITLE		······································
Pulsed-Power Burnout of Integr	ated Circuits	
DESCRIPTIVE NOTES (Type of report and inclusive	dates)	
5 AUTHOR(S) (First name, middle initial, last name)		
Robert H. Vandre		
REPORT DATE	74 TOTAL NO. OF PAGES	75 NO. OF REFS
72 AUG 15	38 42	1
IS CONTRACT OR GRANT NO.	99 ORIGINATOR'S REPORT	NUMBER(S)
F04701 - 72-C-0073 b project no.	TR-0073(3124)-	i
c	9b OTHER REPORT NO(S) (this report)	Any other numbers that may be assigne
đ	SAMSO-TR-72-	226
0. DISTRIBUTION STATEMENT		
Approved for public release; dif	stribution unlimited.	
11. SUPPLEMENTARY NOTES	12. SPONSORING MILITARY A Space and Miss	ctivity ile Systems Organizatio
I. SUPPLEMENTARY NOTES	12. SPONSORING MILITARY A Space and Miss Air Force Syste	ctivity ile Systems Organizatio ems Command
1. SUPPLEMENTARY NOTES	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai	ctivity ile Systems Organizatio ems Command r Force Station
Transtract Results of pulsed-power burnou	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil	d 9046 guad dual-input
Results of pulsed-power burnou nand gate and the Amelco 6041 t	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil chree-input nand gate sho	civity ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be
Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo	t testing the the Fairchil chree-input nand gate sho	d 9046 quad dual-input wed the circuits to be 0 V and pulse widths
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 ulations based on Wunsch with the experimental re	crivity ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu-
Results of pulsed-power burnou nand gate and the Amelco 6041 to vulnerable to junction burnout for on the order of 100 nsec. Calcu theory showed good agreement of lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 ulations based on Wunsch with the experimental re eory to integrated circuit	d 9046 quad dual-input owed the circuits to be V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	t testing the the Fairchil chree-input nand gate sho bor pulses of less than 10 ulations based on Wunsch with the experimental re eory to integrated circuit	ile Systems Organization ms Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement lations applying Wunsch-Bell th	t testing the the Fairchil chree-input nand gate sho pulses of less than 10 alations based on Wunsch with the experimental re eory to integrated circuit	d 9046 quad dual-input owed the circuits to be V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	t testing the the Fairchil chree-input nand gate sho builtions based on Wunsch with the experimental re eory to integrated circui	ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 ulations based on Wunsch with the experimental re eory to integrated circui	d 9046 quad dual-input owed the circuits to be V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 ulations based on Wunsch with the experimental re eory to integrated circuit	ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 alations based on Wunsch with the experimental re eory to integrated circuit	d 9046 quad dual-input owed the circuits to be V and pulse widths -Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 ulations based on Wunsch with the experimental re eory to integrated circuit	ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 alations based on Wunsch with the experimental re eory to integrated circuit	d 9046 quad dual-input owed the circuits to be V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
*** ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 ulations based on Wunsch with the experimental re eory to integrated circuit	ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 alations based on Wunsch with the experimental re eory to integrated circuit	d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement v lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 alations based on Wunsch with the experimental re eory to integrated circuit	ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.
ABSTRACT Results of pulsed-power burnou nand gate and the Amelco 6041 t vulnerable to junction burnout fo on the order of 100 nsec. Calcu theory showed good agreement lations applying Wunsch-Bell th	12. SPONSORING MILITARY A Space and Miss Air Force Syste Los Angeles Ai t testing the the Fairchil three-input nand gate sho or pulses of less than 10 alations based on Wunsch with the experimental re eory to integrated circuit	ile Systems Organizatio ems Command r Force Station d 9046 quad dual-input owed the circuits to be 0 V and pulse widths n-Bell junction burnout sults. Sample calcu- ts are given.

a sea la constante

2000 / (NA)

......

UNCLASSIFIED

Security Classification

KEY WORDS

٠

EMP

14

Ê

Service Services

Integrated circuit pulse burnout Junction burnout Wunsch-Bell theory

Distribution Statement (Continued)

Abstract (Continued)

A STATE AND A ST

Air Force Report No. SAMSC-TR-72-226

A second s

Non-sealing the second s

Aerospace Report No. TR-0073(3124)-1

おうちいちないとうないとうちょう ちょうちょうちょうちょう ちょうちょう

PULSED-POWER BURNOUT OF INTEGRATED CIRCUITS

Prepared by

R. H. Vandre Plasma Research Laboratory Laboratory Operations

72 AUG 15

Technology Division THE AEROSPACE CORPORATION

Prepared for

SPACE AND MISSILE SYSTEMS ORGANIZATION AIR FORCE SYSTEMS COMMAND LOS ANGELES AIR FORCE STATION Los Angeles, California

> Approved for public release; distribution unlimited.

ic

FOREWORD

This report is published by The Aerospace Corporation, El Segundo, California, under Air Force Contract No. F04701-72-J-0073.

This report, which documents research carried out from September 1971 through March 1972, was submitted on 15 August 1972 to Major James H. Heilman, DYX, for review and approval.

The author is grateful to Dr. V. Josephson for his encouragement and support during the course of this work and to R. Marshall for his technical support.

Approved

R. X. Meyer, Director Plasma Research Laboratory Laboratory Operations

Osephson, Associate Group

Director Development and Survivability Directorate Technology Division

Publication of this report does not constitute Air Force approval of the report's findings or conclusions. It is published only for the exchange and stimulation of ideas.

James H. Heilman, Major, USAF Survivability Directorate

ABSTRACT

Results of pulsed-power burnout testing of the Fairchild 9046 quad dual-input nand gate and the Amelco 6041 dual three-input nand gate showed the circuits to be vulnerable to junction burnout for pulses of less than 100 V and pulse widths on the order of 100 nsec. Calculations based on Wunsch-Bell junction burnout theory showed good agreement with the experimental results. Sample calculations applying Wunsch-Bell theory to integrated circuits are given.

CONTENTS

FOREWORI	•	•	•	•	•	•	• •				• •	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•		•	ii
ABSTRACT	•	•	•	•	•	•	• •	•	•	•	• •		•	•	•	Ģ	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	111
I.	IN	RC	DU	CT	IOI	y .	• •	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	1
II.	WUI	ISC	H-	BE	LL	цà	HE)R)	ζ.	•	•	0	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	٠	•	٠	•	3
III.	EXI	PEF	M	EN	'TAI	ر يا	API	PAF	RAT	ru	S ,	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	٠	٠	•	7
	A.	3	les	t	Set	tuj	p,	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	7
	B.	E	lxŗ	er	ime	en.	ta:	LI	?ro	50	edı	ur	e	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	7
IV.	RES	SUI	JTS	A	ND	C	ONC	ЛI	JS]	CO	NS		•	•	•	•	•	•	•	•	n	•	•	•	•	•	•	•	•	•	•	•	11
	Tal	ole	e 1	•	B	ur	noi	ıt	Vo	51 .	ta	ge	S	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	10
APPENDIX	ζΑ,	•	WU AI 90	NS PPI 046	CH TE	-B D ANI	ELI TO D (C TT SA:	IAI Æ	0 0		AT PU	TC T	NS OF	5 E r J	POF THE	R # E I •	A F FAI	PUI TRC	SE HI	TI	•	•	•	•	•	•	•	•	•	•	•	19
APPENDIX	C B	•	WU OIN	ns I I	CH HE	-BI	ELI	, c JT	IA: IO	JUI F	UL/ AN	AT A	'IC ME	NS LC	5 F 90	FOF 60	r <i>I</i> 043	I F	PUL	,SE ID	C GA	\TE	;	•	•	•	•	٠	•	•	•	•	27

ine are a second a strand for the second second for a straight on the second term of the second second to be the second second

1414

1000

and Summer

and the second

Preceding page blank

FIGURES

1.	Wunsch-Bell Burnout Limits for Silicon 4
2.	Experimental Setup 6
3•	Pulses from High-Power Pulser
4.	Comparison of Wunsch-Bell Theory and Experiment for Fairchild 9046 Nand Gate with Positive Pulse on Input with Other Input at Ground
5•	Comparison of Wunsch-Bell Theory and Experiment for Fair- child 9046 Nand Gate with Positive Pulse on Output
6.	Comparison of Wunsch-Bell Theory and Experiment for Amelco 6041 Nand Gate with Negative Pulse on Input
7.	Comparison of Wunsch-Bell Theory and Experiment for Amelco 6041 Nand Gate with Positive Pulse on Input
8.	Comparison of Wunsch-Bell Theory and Experiment for Amelco 6041 Nand Gate with Positive and Negative Pulses on Output
9•	Circuit Diagram for One Channel of the Fairchild 9046 Quad Dual-Input Nand Gate
10.	Output Transistor Geometry of Fairchild 9046 Quad Dual-Input Nand Gate
11.	The Three Contributions to the Bulk Resistance of a Transistor
12.	Sample Calculation of Number of "Squares"
13.	Power Dissipated Across Junction of Output Transistor of Amelco 6041 Dual Three-Input Nand Gate with High- Power Pulser on Output Counection
14.	Photomicrograph of Burned-Out Fairchild 9046 Output Transistor Caused by Pulses Applied to Output
15.	Circuit Diagram for One Channel of Amelco 6041 Dual Three-Input Nand Gate 28

Preceding page blank

FIGURES (Concluded)

16.	Photomicrograph of Amelco 6041 Nand Gate Geometry	29
17.	Power Dissipated at Emitter Junction of Transistor Tl or T2 of Amelco 6041 Nand Gate with Negative High-Power Pulses on Input	31
18.	Photomicrograph of Amelco 6041 Nand Gate After Application of High-Power Negative Pulse to Input, Showing Failure of Transistors T1 and T2	32
19.	Photomicrograph of Amelco 6041 Nand Gate After Application of High-Power Negative Pulse to Input, Showing Failure of Diode D1 and Transistors T1, T2, and T3	33

I. INTRODUCTION

An important long-range mechanism by which satellite electronics can be adversely affected is the electromagnetic pulse (EMP) associated with nuclear detonations occurring above the atmosphere. This pulse can couple directly into the satellite antennas proper or, through slots in the satellite structure, into unshielded wires leading directly to electronics boxes. The magnitude of the voltage transients generated in the electronics and the hardness of the electronics determine the vulnerability of the electronics to burnout. The theoretical model used in prediction of semiconductor junction burnout voltages is that developed by Wunsch and Bell. This theory predicts the power level per unit area for a given pulse width necessary to heat a semiconductor junction to the melting point of silicon. Extensive tests were conducted by Wunsch and Bell on discrete transistors and diodes, and agreement was obtained with the theory. ... major conclusion of their work was that burnout comes at a power level between that predicted by theory and a level one tenth as high. This result is explained by photomicrographs of the semiconductor junctions, which showed that melting of the junction usually occurred at isolated spots that covered only a fraction of the junction area.

-1-

¹D. L. Wunsch and R. R. Bell, "Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulsed Voltages," <u>IEEE</u> <u>Trans. Nucl. Sci. NS-15</u>, 244 (1968).

Wunsch-Bell theory is used extensively to predict the burnout levels of discrete components but is seldom used on integrated circuits because of the difficulty involved in determination of device parameters, such as junction area and doping levels. This report is an account of measurements of EMP burnout levels for two integrated circuits, the Fairchild 9046 quad dual-input nand gate and the Amelco 6041 dual three-input nand gate. These circuits utilize standard low-power Transistor-Transistor Logic (TTL) design techniques and are used extensively in spacecraft because of their low power consumption (~1 mW). Because of their function, these circuits are used in positions in spacecraft where they are subjected to the EMP environment. This report presents experimental data and Wunsch-Bell predictions of the burnout levels for comparison purposes. Sample calculations and a comparison between the Wunsch-Bell theory and experimental values are included.

II. WUNSCH-BELL THEORY

Wunsch-Bell theory can be a useful tool for prediction of burnout of integrated circuits. To use it effectively, one must make an accurate estimate of the power dissipated in the vicinity of the semiconductor junction under consideration.

The Wunsch-Bell burnout model predicts the pulsed power level per unit area necessary to raise a semiconductor junction to the melting temperature. It is assumed that when the junction reaches this temperature it will fail. The model uses linear heat-flow theory to derive the following junction failure relation²

$$\frac{P}{A} = \sqrt{\pi k \rho c_p} \left[T_m - T_i \right] t^{-1/2}$$

where P is the power, A the junction area, k the thermal conductivity, ρ the density, c_p the specific heat, T_m the failure temperature, T_i the initial temperature, and t the time. Figure 1 is a graph of P vs A for silicon at room temperature.

The value of P to be used in the above equation must be determined with care. Only power dissipated in the immediate vicinity of the junction will contribute toward raising its temperature to the melting point. Power is dissipated in a semiconductor device either (1) across the junction itself

$$P = IV$$

where V is either the forward voltage drop or the reverse breakdown voltage, depending on the polarity of the pulse; or (2) in the bulk resistance $R_{\rm BULK}$

² See Footnote 1.



Figure 1. Wunsch-Bell Burnout Limits for Silicon

and the second second second second second second second second

of the device

ł

$$P = I^2 R_{BULK}$$

Power dissipated across the junction should clearly be included in calculation of burnout by the Wunsch-Bell theory. The situation is not so clear with regard to power dissipated in the bulk resistance. For current flowing from emitter to collector, most of the bulk resistance is in the collector and, therefore, far away from the junction. In this situation one would not include the $P = I^2 R_{BULK}$ term. Conversely, if one were considering a current path from base to emitter or base to collector, the $P = I^2 R_{BULK}$ term (R_{BULK} is the bulk resistance of the base) should usually be included. For a more complete explanation of the application of Wunsch-Bell theory to circuits, see Appendix A.



Figure 2. Experimental Setup

III. EXFERIMENTAL APPARATUS

A. TEST SETUP

The basic electrical test setup is shown in Figure 2. A single-pulse generator was used to trigger the high-power pulser. The pulse from the highpower pulser was then fed into the test circuit and measured by a Tektronix 7904 oscilloscope (the risetime of the scope and amplifier is 0.8 nsec).

The high-power pulser used five MPSU 04 transistors avalanched in series to obtain square pulses of from 100 to 450 V across 50 Ω with a risetime of approximately 1 nsec. For longer pulses of lower voltage, an emitter follower circuit with a TIP 33A power transistor was used to amplify an input square pulse. Pulses with amplitudes ranging from 1 to 60 V (across as little as 10 Ω) and with risetimes of approximately 80 nsec were obtained.

B. EXPERIMENTAL PROCEDURE

Each device was thoroughly checked for performance before burnout testing was initiated. After each high-power pulse, the device was tested for failure, which consisted of either a change in risetime or a change in logic voltage. The pulses started at low voltage and increased until failure occurred. After a failure had occurred, the cover was taken off the chip and a photomicrograph was made to determine the type of damage mechanism.

A typical pulse without a load can be seen in Figure 3a. Figure 3b shows the same pulse across an integrated circuit under test. Note that the maximum amplitude of the pulse across the test circuit is lower than the amplitude of the unloaded pulse. This happens because the circuit under

-7-

1	ト		 	1			
Ц							
Ц		ĺ		l			
				V			

·~ •

.

1 CO 1110 -

a. Unloaded Pulse

							<u> </u>
٢							
				-			
			5				
			Τ				
			1	_	-	-	·
					~~~~		

b. Pulse Across Integrated Circuit

Figure 3. Pulses from High-Power Pulser test tends to load down the pulser. Figure 3b shows that, after  $\sim 40$  nsec, the integrated circuit breaks down and loads the pulser even more.

In the calculations on the basis of the Wunsch-Bell model a constant voltage across the device for the duration of the pulse was assumed. Accordingly, the voltage reported for burnout is the average voltage across the junction during the high-power pulse. In most cases the peak voltage was ~40 to 50 percent higher.

Table 1. Burnout Voltages

Output transistor burnout Output transistor burnout Output transictor burnout Output transistor burnout Output transistor burgout Output transistor burnout Output transistor burnout Inner transistor burnout Inner transistor burnout Metallization burnout input diode burnout input diode burnout Metallization burnout input diode burnout Inner transistor and Inner transistor and Inner transistor and Input diode burnout Input dicce burnout Input diode burnout Failure Mode Failure Mode Junction Predicted Junction Predicted Wunsch-Bell Total Wunsch-Bell Total Fairchild 9046 Quad Dual-Input Nand Gate Amelco 6041 Dual Three-Input Nand Gate 202 150 125 120 250 35 85 200 110 50 350 210 230 230 34 34 Melt, V Melt, VAverage Pulse, V Average Pulse, V 0077 +105 +95 +100 -120 +115 +58 +48 +34 22+ 115 +72 +30 +35 +25 Pulse Width, Pulse Width, nsec 110 125 nsec 100 8 100 640 640 640 25 100 1500 100 ŝ 11,000 input at ground) Input (with other Input (with other input flosting) Input (with other input floating) Power supply Pulse On Pulse On Output Output

-10-

#### IV. RESULTS AND CONCLUSIONS

The results of pulsed voltage testing of the Fairchild 9046 quad dualinput nand gate and the Amelco 6041 dual three-input nand gate showed good agreement with Wunsch-Bell theory. In almost all cases, the voltage required for junction burnout lay between the 1/10 junction melt and total junction melt curves. Photomicrographs of the burned-out circuits showed that, in all but two instances, junction burnout occurred In the two isolated instances, metallization burnout was the cause of failure.

A list of the devices tested and their burnout voltages is given in Table 1. In addition, Wunsch-Bell calculations for the different test configurations were performed. The results of these calculations can be seen in Figures 4-8.

Comparisons of experimental data and Wunsch-Bell theory show good agreement when the theory is extended to integrated circuits. The results also show that burnout almost always occurs at a level greater than the 1/10 junction melt level. Therefore, one could use Wunsch-Bell calculations in actual practice to see which circuits of a system under study might be stressed to the 1/10 junction melt level, and the exact burnout levels of these circuits could be determined by bench testing.

The difficulty of using Wunsch-Bell theory for integrated circuits is in the determination of necessary parameters for calculation: the resistivity of the collector, the base sheet resistance, the buried layer sheet resistance, the depth of the buried layer, the depth of the emitter,

-11-



Figure 4. Comparison of Wunsch-Bell Theory and Experiment for Fairchild 9046 Nand Gate with Positive Pulse on Input with Other Input at Ground



are a second second

Figure 5. Comparison of Wunsch-Bell Theory and Experiment for Fairchild 9046 Nand Gate with Positive Pulse on Output



Figure 6. Comparison of Wunsch-Bell Theory and Experiment for Amelco 6041 Nand Gate with Negative Pulse on Input



いたのであたいのである

Figure 7. Comparison of Wunsch-Bell Theory and Experiment for Amelco 6041 Nand Gate with Positive Pulse on Input



Figure 8. Comparison of Wunsch-Bell Theory and Experiment for Amelco 6041 Nand Gate with Positive and Negative Pulses on Output

the depth of the base, and the junction areas. Once these parameters are determined, the calculations are straightforward. Sample Wunsch-Bell calculations are given in Appendix A.

the service side and an entrance of a full

Ŷ



and the transmission of the second state of th

and the second second

Figure 9. Circuit Diagram for One Channel of the Fairchild 9046 Quad Dual-Input Nand Gate

## APFENDIX A. WUNSCH-BELL CALCULATIONS FOR A PULSE APPLIED TO THE OUTPUT OF THE FAIRCHILD 9046 NAND GATE

The circuit diagram is shown in Figure 9. Because of the resistors going up to the power supply, the main comment path is through the output transistor. The geometry of the output transistor is shown in Figure 10. Calculations of burnout of a specific active element depend on the ability of the power dissipated in the bulk resistance to add to heating effects at the junction. In the case of the output transistor, most of the bulk resistance is located in the collector. Therefore, most of the power dissipated in the bulk resistance of the device is too far removed from the junction to cause significant heating of the junction during a short pulse. The power dissipated at the junction is therefore

$$P = IV \tag{A. 1}$$

where V is the voltage drop across the transistor. It is obvious that this V term will be largest when the junction is broken down in the reverse direction. In this case, large currents can be drawn that are limited only by the sum of the bulk resistance and metallization resistance of the device.

Figure 9 shows that, for a current path going through the output transistor, where the transistor is broken down in the reverse direction, the current is

$$I = (V - BV_{CEO})/R_{T}$$
(A.2)

The difficulty in application of Wunsch-Bell theory is the determination of the value for the bulk resistance. Because it is usually impossible

-19-



Figure 10. Output Transistor Geometry of Fairchild 9046 Quad Dual-Input Nand Gate

to measure bulk resistance in integrated circuits, and because the manufacturers usually don't supply information on such parameters, it is necessary to calculate these resistances. The resistance of the device is broken down into three components, which are shown in Figure 11.

The up-down resistance  $(\rm R_{UD})$  and the down-up resistance  $(\rm R_{DU})$  are calculated from the equation

$$R = \frac{\rho_{c} l}{A}$$

where R is resistance in ohms,  $\rho_c$  is collector resistivity, l is length of current path, and A is the cross-sectional area. Figure 11 shows that A for  $R_{UD}$  is just the area of the collector contact. Therefore

$$A = (3.4)(0.7) + (0.5)(3.6) = 4.2 \text{ mil}^2 = 2.7 \times 10^{-5} \text{ cm}^2$$

From Figure 11, we find  $\boldsymbol{\ell}$  = 5  $\mu m$  and  $\rho_c$  = 0.2  $\Omega\text{-cm}$  . Therefore, the resistance is

$$R_{\rm UD} = \frac{(0.2)(5 \times 10^{-4})}{2.7 \times 10^{-5}} \approx 4 \,\Omega$$

Similarly, in the calculation of  $R_{DU}$  A is the area of the emitter and  $l=5 \times 10^{-4}$  cm. Therefore the down-up resistance

$$R_{\rm DU} = \frac{(0.2)(5 \times 10^{-4})}{1.8 \times 10^{-5}} \approx 4.4 \,\Omega$$

The resistance through the buried layer  $(R_{across})$  is a function of the sheet resistivity of the layer measured in ohms/square. The number of squares involved is the length of the current path divided by the width. For example, in Figure 12 the number of squares is three.



a in a tractice and the second in a difference of the second of the second of the second and a second of the second of

Figure 11. The Three Contributions to the Bulk Resistance of a Transistor





For our circuit, the width of the current path varies. The width chosen is the average value of the width, as seen in Figure 10. The length can also be determined from Figure 10. Therefore, the resistance is

$$R_{across} = 3(\Omega/square) \times \frac{(1 \text{ mil})(square)}{(2.3 + 2.1) \text{ mil}} = \frac{3}{4.4} \approx 1 \Omega$$

The total resistance of the transistor is therefore

ò

$$R_{BULK} = R_{UD} + R_{across} + R_{DU} = 4 + 1 + 4.4 = 9.4 \Omega$$

The resistance of the aluminum metallization leading from the output transistor to ground is

$$R_{\text{MET}} = \frac{\rho \underline{\ell}}{A} = \frac{(2.82 \times 10^{-6} \,\Omega - \text{cm})(0.1 \text{ cm})}{(1 \,\mu\text{m})(10 \,\mu\text{m})} = 1.4 \,\Omega$$
$$\therefore R_{\text{Total}} = R_{\text{BULK}} + R_{\text{MET}} = 9.4 + 1.4 \approx 11 \,\Omega$$

Having computed the limiting resistance of the current path, we can determine the power dissipated in the junction from Eqs. (A. 1) and (A. 2). The power dissipated in the device is shown in Figure 13. The power per unit area necessary to burn out a junction in a given time can be obtained from Figure 1. With the area of the emitter junction,  $1.8 \times 10^{-5}$  cm², known, one can compute the power necessary to burn out the junction for a specific pulse width and from Figure 13 can then find the voltage necessary to cause this burnout. This result is shown in Figure 5. The actual effect of the pulse can be seen with the aid of a microscope. In the case, just treated, the pulse burned a path from the emitter to the collector of the output transistor (see Figure 14).







ast on a some sussed points which the pressing of the pressing of the pressing of the pression of the second of

Figure 14. Photomicrograph of Burned-Out Fairchild 9046 Output Transistor Caused by Pulses Applied to Output

## APPENDIX B. WUNSCH IELL CALCULATIONS FOR A PULSE ON THE INPUT OF AN AMELCO 6041 NAND GATE

The circuit diagram and a photomicrograph of the 6041 are shown in Figures 15 and 16. The areas of the junctions and metallization can be measured from the photomicrograph. For a pulse on the input, the current will flow through input diode D1 and transistors T1, T2, and T3 to ground. The other possible paths all have limiting resistors and thus can be excluded. It is necessary, therefore, to compute the bulk resistances of D1, T1, T2, and T3.

The resistance of the input diode is

$$R_{UD} = \frac{\rho \ell}{A} = 100 \Omega$$

where A is the area of the collector contact

 $R_{across}$  = sheet resistance X number of squares = 8  $\Omega$ 

$$R_{DU} = \frac{\rho_{\ell}}{A} = 45 \Omega$$

where A is the area of the base contact

$$R_{DL} = R_{UD} + R_{across} + R_{DU} = 153 \Omega$$

The resistance of T1 and T2 is

 $R_{m1}$  = sheet resistance X number of squares = 47  $\Omega$ 

$$R_{T1} = R_{T2} = 47 \Omega$$

The resistance of T3 is

 $R_{\eta\gamma}$  = sheet resistance  $\times$  number of squares = 50  $\Omega$ 

The resistance of the aluminum metallization is  $R = 1 \ \Omega$ . The total resistance is

 $R_{T} = R_{D1} + R_{T1} + R_{T2} + R_{T3} + R_{A1} = 297 \Omega$ 

-27- Preceding page blank



Figure 15. Circuit Diagram for One Channel of Amelco 6041 Dual Three-Input Mand Gate



our construction of the state of the

• 4

and the low section of the Providence of the States in the

Figure 16. Photomicrograph of Amelco 6041 Nand Gate Geometry

Burnout of the various active elements depends upon the polarity of the pulse delivered to the input. For positive pulses, most of the power is dissipated across the input diode, and it will be most likely to burn out. For negative pulses, the input diode is forward biased and does not dissipate much power. Therefore, most of the power will be dissipated in the transistors T1, T2, and T3. Since T1 and T2 have smaller areas than does T3, transistors T1 and T2 are most likely to burn out. For a negative pulse, the current is

$$I = \frac{V}{R} = \frac{V - 3BV_{\text{transistor}}}{297}$$
(B.1)

The power dissipated in the junction of Tl and T2 is

$$P = IV + I^2 R_{BULK}$$

Here the power dissipated in the bulk resistance is included because the base is so near the emitter junction. The power is shown in Figure 17. From Figure 16, we can measure the area of the emitter for transistors Tl and T2 ( $4.3 \times 10^{-6}$  cm²). With this value known, we can apply the Wunsch-Hell theoretical values from Figure 1 to obtain a graph of breakdown voltage vs pulse width, Figure 6. The damage mechanism is junction burnout of transistors Tl and T2, which can be clearly seen in Figure 18. If the pulse is sufficiently large, Dl, Tl, T2, and T3 will all burn out, as is shown in Figure 19.



ŝ

No. of State

のないないためにある









the second s

10500

Figure 19. Photomicrograph of Amelco 6041 Nand Gate After Application of High-Power Negative Pulse to Input, Showing Failure of Diode Dl and Transistors T1, T2, and T3