

ARDC IR 13

ARDC

AD

TECHNICAL REPORT NO. 13

BRLESC I DISC SYSTEM

by

Gordon L. Herald

January 1972

DDC
 RECEIVED
 MAR 20 1972
 RECEIVED
 B

Approved for public release; distribution unlimited.

Reproduced by
 NATIONAL TECHNICAL
 INFORMATION SERVICE
 Springfield, Va. 22151

U.S. ARMY MATERIEL COMMAND
 ABERDEEN RESEARCH AND DEVELOPMENT CENTER
 ABERDEEN PROVING GROUND, MARYLAND

R

AD 738590

Destroy this report when it is no longer needed.
Do not return it to the originator.

SECTION FOR		
RFST	WHITE SECTION	<input checked="" type="checkbox"/>
ROC	DIFF SECTION	<input type="checkbox"/>
UNANNOUNCED		<input type="checkbox"/>
JUSTIFICATION		
BY		
DISTRIBUTION/AVAILABILITY CODES		
DEST.	AVAIL. and/or	SPECIAL
A		

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

Unclassified

Security Classification

DOCUMENT CONTROL DATA - R & D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author) U. S. Army Aberdeen Research and Development Center Aberdeen Proving Ground, Maryland 21005		20. REPORT SECURITY CLASSIFICATION Unclassified	
		25. GROUP	
3. REPORT TITLE BRLESC I DISC SYSTEM			
4. DESCRIPTIVE NOTES (Type of report and inclusive dates)			
5. AUTHOR(S) (First name, middle initial, last name) Gordon L. Herald			
6. REPORT DATE January 1972		7A. TOTAL NO. OF PAGES 81	7B. NO. OF REFS 0
8. CONTRACT OR GRANT NO.		26. ORIGINATOR'S REPORT NUMBER(S) Technical Report No.13	
9. PROJECT NO. Funded by all ARDC RDT&E Projects		28. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)	
10. DISTRIBUTION STATEMENT Approved for public release; distribution unlimited.			
11. SUPPLEMENTARY NOTES		12. SPONSORING MILITARY ACTIVITY U. S. Army Materiel Command Washington, D. C. 20315	
13. ABSTRACT This report describes the circuit theory and operation of the BRLESC I disc controller. Timing diagrams and logic drawings are included.			

DD FORM 1473

REPLACES DD FORM 1473, 1 JAN 64, WHICH IS OBSOLETE FOR ARMY USE.

Unclassified

Security Classification

Unclassified
Security Classification

14. KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT

Unclassified
Security Classification

ABERDEEN RESEARCH AND DEVELOPMENT CENTER

TECHNICAL REPORT NO. 13

JANUARY 1972

BRLESC I DISC SYSTEM

Gordon L. Herald

Approved for public release; distribution unlimited.

Funded by all ARDC RDT&E Projects

ABERDEEN PROVING GROUND, MARYLAND

ABERDEEN RESEARCH AND DEVELOPMENT CENTER

TECHNICAL REPORT NO. 13

GHerald/ckt
Aberdeen Proving Ground, Md.
January 1972

BRLESC I DISC SYSTEM

ABSTRACT

This report describes the circuit theory and operation of the BRLESC I disc controller. Timing diagrams and logic drawings are included.

Preceding page blank

TABLE OF CONTENTS

	Page
ABSTRACT	3
I. INTRODUCTION	7
II. THE BRYANT 1100 AND IBM 2311 DISC DRIVES	8
III. DISC CONTROLLER	11
IV. SPECIAL X-ROW CIRCUITS IN BRLESC I	12
V. CONTROLLER OPERATION-SET DISC ADDRESS	13
VI. SET DISC ADDRESS-DETAILED DISCUSSION	14
VII. CONTROLLER OPERATION-WRITE	16
VIII. WRITE-DETAILED DISCUSSION	17
IX. CONTROLLER OPERATION-READ	20
X. READ-DETAILED DISCUSSION	21
XI. CONTROLLER OPERATION-POWER SEQUENCER	23
XII OPERATING NOTES	24
TABLE OF DISC ORDERS :	27
TIMING DIAGRAMS	28
LOGIC DRAWINGS	32
DISTRIBUTION LIST	81

Preceding page blank

I. INTRODUCTION

In September of 1971 two Bryan 1100 disc drives were placed on-line for users of the BRLESC I computer. Each disc drive unit is capable of storing about 812,000 BRLESC words. A portion of the first disc contains the compilers, subroutines and FORTRAN programs. The remainder is available to the programmer for use as temporary storage. The second disc drive unit is available to the programmer for temporary storage or to mount the programmers disc pack. In the event that a program requires three disc drives, provisions have been made to connect a BRLESC II disc drive to BRLESC I.

Although the BRLESC I is scheduled to be replaced by the acquisition of a large commercial computing system, BRLESC II will be retained. Currently, BRLESC I and BRLESC II each have two disc drives. Six months after the commercial system becomes operational the two disc drives currently assigned to BRLESC I and described in this report will be assigned to BRLESC II thereby doubling the capacity of immediate access storage on BRLESC II.

Preceding page blank

II. THE BRYANT 1100 AND IBM 2311 DISC DRIVES

The disc packs used on the BRLESC I and II disc drives have 12 surfaces, 10 of which are available for data storage. Each surface has 203 tracks for a total of 2030 tracks. The track capacity is approximately 400 BRLESC words.¹ The disc drives provide 10 read/write heads (1 for each surface) fixed to a common carriage assembly (see fig. 1). Track access is achieved both mechanically and electrically. Any one of a group of ten tracks can be accessed by electronically selecting one of ten read/write heads. To access any other group of 10 tracks the head assembly must be mechanically repositioned.

Repositioning the heads from cylinder zero to cylinder 202 requires a maximum of 135 milliseconds.² Cylinder to cylinder repositioning requires 25 milliseconds. Once the heads are positioned and a read or write command is initiated there is an average delay of 12.5 milliseconds (average rotational delay at 2400 rpm) until the index point is sensed at which time data transfer begins.

Disc rotation causes a thin film of air to exist at the surface which permits the read/write head to float at a height of 125 to 160 microinches from the surface. If the heads are allowed to crash into the disc surface damage may result to the track such that it may be unusable for storage. For this reason the disc drives and the controller have been designed so that the heads are retracted before the drive motor is shut down.

-
1. BRLESC words are 72 bits.
 2. The cylinder concept is defined as that imaginary surface which can be accessed by the 10 read/write heads without moving the carriage.




Figure 1

A single head is used for both reading and writing and consequently does not allow for a read after write check as is done on the tape transports. Double frequency non-return-to-zero (NRZ) recording is used. Double frequency recording is the term given to a recording system that puts a clock pulse at the beginning of each bit cell time. In the NRZ recording system each transition of magnetization from plus to minus or minus to plus represents a bit (see fig. 2).




Figure 2

Each read/write head has an erase head, however, this erase head does not erase across the entire width of the track. Also, the erase head is behind the read/write head, therefore, there is no erase prior to writing. The erase head does nothing more than erase the outer edges of the recorded track to provide a .005 inch recorded track width, thus providing physical separation between adjacent tracks and reduction of noise pickup by the read head from adjacent tracks.

III. DISC CONTROLLER

The disc controller is attached to the $\frac{1}{2}$ " tape I/O control in X-row and operates as unit "0". This conflicts with the typewriter which is also unit "0", however, IR bit 15 distinguishes tape and typewriter orders from disc orders. The disc can be operated on either trunk A or trunk B. Since the discs will be daisy chained they cannot be operated concurrently on separate trunks. Tape Move Forward B Blocks order plus IR 15 will cause a Set Disc Address order to be executed by the disc. The required IAS is determined by instruction register bits 41-60. IR bits 55 and 56 select one of four disc units, bits 45 through 52 select the cylinder, and bits 41 through 44 select the head. An example of a Set Disc Address order is: $\phi 8(\phi \phi 754)\phi \phi \phi \phi \phi \phi 42\phi 3$). This order selects the $\phi \phi$ disc (discs are designated $\phi \phi$, $\phi 1$, $\phi 2$, $\phi 3$), cylinder 75_{16} (117_{10}), head 4, trunk A (C \mathcal{T} portion specifies trunk). Heads are designated ϕ -9, and cylinders are designated ϕ -NK. An Address Error will occur if a head address greater than 9 is specified or a cylinder greater than NK.

Disc read and write operations are in either the 8×64 or 8×72 bit mode.¹ Disc Read or Disc Write commands will commence at the disc unit, cylinder, and head locations last specified in a Set Disc Address order. An example of a disc write order is: $\phi 8(\phi \phi 1\phi \phi)\phi \phi \phi 1N)\phi 61\phi K$). This order writes 1N words starting from location $1\phi \phi$, using 72 bit words, trunk A. An example of a disc read order is: $\phi 8(\phi \phi 2\phi \phi)\phi \phi \phi 1N)\phi 6\phi \phi 5$). This order reads 1N words starting at location $2\phi \phi$, using 64 bit words, trunk B. See Table I for disc orders.

1. $8 \times 64 = 8$ bits/character 64 bits/word
 $8 \times 72 = 8$ bits/character 72 bits/word

IV. SPECIAL X-ROW CIRCUITS IN BRLESC I (Reference-I/O Control Book 600)

Special circuits have been added to the $\frac{1}{2}$ " tape system in X-Row to accommodate the disc. I/O control book p. 605 has an added FF(pack 2) and buffer to provide a disc error halt indicator and also to provide a signal via pin 35 to generate Abnormal Halt. Page 606 and 607 have an additional gate (pack 3) to decode the disc Error Halt. Page 612 and 613 have circuits which provide the Disc Order, Set Disc Address (SDA) and Gate Disc Address (Gate DA) Signals. This is the point at which disc orders are distinguished from tape orders. An additional gate (pack 22) has been added on page 616 to provide detection for a Units "0" Conflict in the case where disc orders would be stacked on both trunks. Pages 606 and 607 have SDA to 18,2 which will prevent an Equality Clear and a Release Buffer (at $\phi 7-2$). This will occur because bits 21-40 will normally be zero in the $\phi 8$ disc order and cause IAS=FAS. Additional logic (packs 3, 4, 5, 10) have been added to page 617 to distinguish between a unit "0" typewriter order and disc order. The Units "0" Conflict signal is also developed so that typewriter and disc are permitted to operate concurrently. SDA has been added to gates 14,6 and 20,2 (see p. 634) to inhibit LOW during a Set Disc Address. During SDA (the IAS is being used for disc addressing) there is no memory data transfer and it is desirable to inhibit LOW to permit concurrent control and arithmetic operation during this time. Page 638 is the logic provided to enable 20 bits of the IAS to be used as disc addresses.

V. CONTROLLER OPERATION - Set Disc Address (SDA)
(Reference SDA Timing and Disc Logic)

To enable selection of a disc module, head, and cylinder the controller uses the disc address (DA) bits from X-row. DA bits 15 and 16 will select one of four disc modules. Once the module is selected one set of flip-flops will store the present disc cylinder address from the selected disc module, a second set of flip-flops will store the new cylinder address from X-row, and a third set of flip-flops will store the head address from X-row. The flip-flops are located on the difference boards (D5, D6, D7). The difference boards will then send to the disc the new cylinder address which will become the present disc address on the next SDA order. As these operations are occurring the difference boards will determine the difference between the present cylinder address and the new cylinder address and the direction of movement (forward or reverse). Next the new head address is sent to the disc module along with the direction of movement. Finally the difference is sent to the disc module which then advances or retreats the specified number of cylinders. During SDA operation the controller will generate a Release Buffer and BRLESC I cannot reacquire the disc until Gated Attention from the disc module is reestablished at the completion of the SDA. Sequencing of function commands to the disc module is provided by board D4. SDA control is provided by board D21.

VI. SET DISC ADDRESS - Detailed Discussion

The I/O Control in BRLESC I will send signals C1 through C6 and the 14 DA bits to the controller. The decoder board (D1) will decode C1 through C6 and generate the Initiate SDA pulse to be sent to SDA control (D21). First a Clear Module Select pulse (D21,5) is formed to clear the Module Select Flip-flops on D22. The SDA Control sequencer (S1, S2, S3, S4) is started and S1 allows setting of the desired disc module via pins 10, 11, 12, or 13 as selected from the module decoder formed by packs 13, 18, 24, 25. One of four MOD SEL outputs from board D22 will be sent to the disc via driver board D8. The selected disc will return a MOD signal to board D15 where a check occurs between the MOD SEL and SEL MOD signals to insure that the requested disc has been selected. The checking circuit then forms the MOD SEL OK signal which enters the SDA Control at D21,20 and enables the CLEAR ADDRESS, SET ADDRESS, and DIFFERENCE STROBE in that order. CLEAR ADDRESS is sent to D5,40; D6,40; and D7,40 to clear the head address registers and the present and new cylinder address registers. SET ADDRESS will set the present cylinder address and the new cylinder and head address from X-row into the flip-flops on D5, D6, D7. SET ADDRESS to D4,10 starts the function command sequencer A', B', C', D', E' on D4 and also disables READY at D20,6 to D1, 20.

The controller takes the old CAR addresses (Bj) and the new CAR addresses (Aj) and computes the difference and direction that the read/write heads are to move. The disc drive requires the complement of the difference. The controller difference boards in D5, D6, D7, generate \bar{D} (difference complement) which can be stated as:

$$\bar{D}_j = A_j B_j C_j + \bar{A}_j \bar{B}_j C_j + A_j \bar{B}_j \bar{C}_j + \bar{A}_j B_j \bar{C}_j$$

The carry terms are given as:

$$C_{j+1} = A_j B_j C_j + \bar{A}_j \bar{B}_j C_j + X A_j \bar{B}_j + \bar{X} A_j B_j$$

$$(X = \text{true if } A \geq B)$$

If $A \geq B$ then the final C_{out} is positive. If $A < B$ the final C_{out} is negative, X becomes true (refer to flip-flop 12 on D21) and new difference results are generated and sent to the disc drive. The difference strobe (D21,17) checks for $A < B$ condition and sets the forward/reverse flip-flop. X on the logic prints is equivalent to Y (reverse); thus in cases where $A < B$ ($X = \text{true}$) the disc drive will move the read/write heads backwards.

When A' of the function command sequencer is up CONTROL (D4,38) and FILE BUS (D6,35) will cause the head registers in the selected disc to be reset. B' will generate SET CYLINDER (D4,37) and this plus the appropriate file bus lines on D5, D6, D7 will cause the cylinder address register in the selected disc to be set. C' on D4,33 (SET HEAD) and the appropriate file bus lines will set the head address registers and direction of head carriage movement of the selected disc and also release the I/O Control in BRLESC I by generating a RELEASE BUFFER signal. D' on D4,35, (SET DIFFERENCE) and the appropriate file bus lines on D5, D6, D7 will send the difference results to the selected disc. At E' time the controller will again generate CONTROL at D4,38 and enable FILE BUS 2 to cause the disc to seek the new address. When the disc has completed the seek operation GATED ATTENTION will be returned to D20 to enable READY so that I/O Control can acquire the disc controller for the next command.

VII. CONTROLLER OPERATION - Write
(Reference-Disc write timing, CRC timing and Disc Logic)

The write command from the I/O Control can specify writing of 72 bit or 64 bit words. The track capacity is 400 - 72 bit words or 450 - 64 bit words. The controller utilizes double buffering to transfer data from the I/O Control to the disc controller. There are two 8-bit data registers. Eight bit register A receives data sent serially from the I/O Control while 8-bit register B is serially shifting data to the disc. Next register B will receive data from the I/O Control while register A shifts data to the disc. A CRC register is associated with each data register. Track format is compatible with BRLESC II and the Hybrid machine. Starting from the index position on the track there will be recorded 162 initial zeros, 2 initial ones, 28,800 data bits, an 8-bit CRC1, and 8-bit CRC2, and a final clock. The disc controller always writes 28,800 data bits even if the I/O Control has specified a lesser number. When the I/O Control specifies less than 28,800 data bits the disc controller will automatically write zeros until 28,800 data bits have been written.

VIII. WRITE - Detailed Discussion

The I/O Control in BRLESC I will send signals C1 through C6 to the decoder board D1 which will decode and generate PREPARE TO WRITE (D1,38) and, after a .6us delay to enable checking for illegal write, INITIATE WRITE (D1,36). Refer to D14 and note that INITIATE WRITE will set ERASE FF (D14,25) and, after the index pulse is received, INDEX FF. The following clock will set the WRITE FF and the WRITE INITIAL "0" FF and provide the WRITE INITIAL ZEROS (D14,5) output to enable the COUNT (D14,12) to the counter (D10), COUNT 162 (D9,28) and RESET COUNT (D9,5) after 163 clocks. COUNT 162 sets the WRITE INITIAL "1"s FF on D14 which permits writing of two initial 1's following the 162 initial zeros. Approximately 400 ns after a count of 163 clocks, RESET COUNT (D9,5) will toggle the Initial "1"s flip-flop which in turn toggles the Write Data flip-flop and provides WRITE DATA F.F. (D14,40) to enable WRITE CLKS INTERFACE (D14,11) and WRITE DATA CLOCKS (D14,16).

During the write initial zeros time period, data from X-row is being transferred to the two 8-bit data registers. INITIATE WRITE, TAG CLOCK, and C8 (count 123) generates START DATA XFER (D12,6) to D2,34. Refer to D2 and assume writing of 72-bit words. Gate 12,10 will generate two pulses (INITIAL START BURST) under control of flip-flops 11 and 16. The trailing edge of each pulse will allow the burst generator (packs 2, 3, 4, 5, 8, 9, and 50 ns delay line) to send a burst of eight pulses (D2,5) to the 72-bit register in X-row. Eight data bits will be entered in 8-bit register A via 5, 13 and 4, 13 on D16. The Select Register FF on D16 will be toggled by TOGGLE SEL REG FF (D2,15) so that the next eight data bits will enter register B. The Select Reg. FF is again toggled from D2,18. Both 8-bit registers are now filled and when WRITE DATA CLOCK is presented to D16,10 data will be shifted off A register to the disc under control of bit counter on D16 formed by packs 11, 12, 13, 14 and 7. After eight bits have been shifted off register A gate 7,10 on D16 will toggle the Select Register FF and

allow data to be shifted off register B to the disc. Simultaneously the START BURST (D16,7) pulse will start the burst generator on D2 and data from X-row will be transferred to 8-bit register A. Data transfer from X-row will alternately be entered into register A and B and data shifted to the disc will alternately be shifted from register A and B. After 28,800 bits have been recorded Reset Control will generate RESET COUNT (D9,5) which will reset the Write Data FF on D14 and set WRITE CRC FF (D14,15). Pack 24 will toggle and allow RESET COUNT to generate DATA CLEAR (D14,41) and SET CRC (D14,42) on the following clock. These signals enable clearing of both 8-bit data registers and transfer of the CRC register contents to the data registers. WRITE CRC FF to D16,19 enables WRITE DATA CLOCK to transfer the contents of the 8-bit registers, which now contain the CRC, to the disc. After the last of 16 CRC bits are transferred to the disc one more clock is written and count C5 sets Reset Write FF which will reset the Write CRC FF and inhibit gate 12,10 to stop write clocks. A count of 97 is allowed before RESET WRITE FF to D9,30 generates RESET COUNT to D14,30 to toggle pack 19 on D14 which brings up WRITE RESET (D14,18) to D9,20 and generates the 500-600 ns RESET pulse (D9,40) which resets ERASE FF (D14,25) and terminates the write operation by generating a RELEASE BUFFER at D20,40 to X-row.

Disc writing may also be performed in the 64-bit per word mode. Two INITIAL START BURST pulses are generated as in the 72-bit mode, however, the burst triggered at the trailing edge of the first INITIAL START BURST pulse is a dummy shift used to shift and discard bits 65 to 72 off the 72-bit register in X-row. ENABLE DATA Reg. (D2,40) to D16,40 will prevent the 8-bit dummy shift from entering the 8-bit registers. COUNT EOW (D2,26) pulse is permitted, however 16,13 is still negative and inhibits the TOGGLE SEL REG FF (D2,18) so that the next burst will still enter 8-bit register A. After the second INITIAL START BURST pulse 16,13 will be positive and permit ENABLE DATA REG (D2,40) to D16,40 and TOGGLE SEL REG FF (D2,18) to D16,18. Flip-flop 13,13 on D2

will be set positive by 14,13. At the end of the second 8-bit burst 17,10 will go positive and packs 15, 17, 10 and 1.2 us delay will form a 1.2 us pulse at 10,9 and 19,14 to reset flip-flop 13,13 and the burst generator to generate a third burst to shift data to 8-bit register B. The EOW pulse at the end of each word resets 13,13 positive so that the START BURST pulse (D2,7) provides the 8-bit dummy shift and 13,13 enables the START SPECIAL BURST at 19,14.

Flip-flop pack 6 on D16 is used to gate the TOGGLE SEL REG FF (D16,18) and START BURST (D16,7) pulse. TOGGLE SEL REG FF pulse is only utilized when preparing to write the first word.

IX. CONTROLLER OPERATION - Read
(Reference-Disc Read Timing and Disc Logic)

Disc reading is permitted in either 64 or 72-bit words. Double buffering, using two 8-bit registers, transfers data serially from disc to I/O Control. The disc controller begins searching for 97 consecutive zeros after the index position is sensed. Next it will search for the two initial ones. This procedure insures that data will immediately follow the initial ones. Reading of data proceeds until a count of 28,800 data bits occurs, then the two 8-bit CRC characters are read and a CRC error strobe is generated, followed by a release buffer to I/O Control. CRC errors are normally ignored since software has data checking provisions.

X. READ - Detailed Discussion

The I/O Control will send signals C1 through C6 to the decoder board D1 which will provide INITIATE READ (D1,37) to D13,3. The trailing edge of the index pulse from the disc will set READ FF (D13,30) and READ INIT. ZEROS (D13,26) positive. READ FF to D4,16 and D7,28 enables pulse shaping logic formed by packs 17, 18, and 19. If 12,10 of the Clock/Data FF is positive a READ CLOCK (D13,16) pulse is sent to D12,15 where it will be changed to a 100 ns pulse and started down a 1 us delay line. At 600 ns INFO STROBE (D13,43) will enable 24,13 and 22,9 for 100ns to form READ COUNT (D13,18) and COUNT (D14,12). After 97 initial zeros are counted RESET COUNT (D9,5) is generated and Read Zeros FF (D13) is reset which causes Init. Ones FF to be set. At this time the counter has been cleared and, since READ INIT. ZEROS (D13,26) is negative, no further counts are permitted. Ones from the disc will set info flip-flop (pack 23 on D13) so that INFO STROBE will enable a 100 ns pulse at 24,14 to 5,6. After two initial ones occur, READ DATA FF (D13,27) will be set. The controller is now set to read data from the disc and transfer it to the 8-bit registers from D13,36 and D13,19 to D16,32 and D16,34 respectively.

Attention now shifts to the Register Control board D16. INITIATE READ (D16,37) gates the "1" and "0" data bits to the A or B 8-bit register as selected by the Select Register flip-flop. After eight data bits have entered the registers, bit counters formed by pack 11, 12, 13 and 7 on D16 will generate a CHANGE REG. pulse at 7,10 and START BURST (D16,7) pulse whose trailing edge will trigger the burst generator on D2 and shift data to I/O Control. The CHANGE REG pulse toggles the Sel. Reg. FF so that data from the disc now enters the 2nd 8-bit register while data is being shifted to I/O Control from the first. Alternating of 8-bit registers continues through the entire read operation. After 28,800 data bits have been read a RESET COUNT (D9,5) will be sent to

D13,25 and set READ CRC FF (D13,10) and reset, after a count of 2, READ DATA FF (D13,27). Data to I/O Control is now inhibited, however, the CRC characters are shifted into the 8-bit registers to be added to the CRC registers by means of logic packs 17, 22, and 24. If no read errors occurred the CRC registers will now be zero. After the 16 CRC bits have been transferred to the 8-bit registers, counter stage C5 at D13,11 will generate a CRC ERROR STROBE (delayed by .5us to allow the CRC add to be completed). CRC ERROR STROBE fires a one-shot which will generate READ RESET (D13,35) to D8,41 and cause RESET (D8,40) to D20,26 which will provide RELEASE BUFFER (D20,40) and terminate the read operation.

XI. CONTROLLER OPERATION - Power Sequencer (Reference-Disc Logic)

The power sequencer enables the DC and three phase AC power to the disc units when sense circuits determine that all DC supplies are on and at their specified voltages. Packs 1,3; 6,6; and 11,4 on D24 will provide negative outputs if the +6, +3, +4.5, -2, and -36 volt supplies are operational. Pack 6,4 will provide a positive output if the -3V supply is operational. When all DC supplies are operational gates 3,14 and 7,10 will be at logic "1". Momentarily depressing the NORMAL ON pushbutton will now enable 3,10 to operate relay R1 and switch DC to the discs. Pulse circuit (packs 5,24, 19 and 7) set a delayed single shot (25ms) which sets JK flip-flop 14,13 and operates R3 which operates R4 and switches three phase AC to the discs. The +36 volt supply in the disc is now on and is sensed by the controller D24,29. This enables R2 to latch up and remove ground from 4,1 and provide CONTROLLED GROUND (D24,36) to the discs. Gate 9,13 goes positive and permits gate 3,10 to latch. CONTROLLED GROUND enables the heads to extend. Sensing of HEADS EXTENDED (D24,15) results in gate 4,9 becoming positive thus maintaining the latch on 3,10.

NORMAL OFF releases R2 and breaks CONTROLLED GROUND to the discs. Gate 9,13 will go negative, however, 4,9 will remain positive until the heads are retracted at which time 5,13 will go negative and break the latch on 3,10. This releases relay R1 and resets (via gate 9,9) JK flip-flop 14,13. Relays R3 and R4 are released. All power to the discs is off.

D24,8 provides a PRESET to the controller logic to reset flip-flops that may have been set by transients when disc power is switched on.

XII. OPERATING NOTES

A. Turn On

1. Have disc packs in place and covers closed.
2. Depress the START pushbutton on Bryant disc units and/or set lever to START on IBM disc units.
3. Press the NORMAL ON pushbutton at the controller.
 - a. DC READY should come ON.
 - b. AC READY should come ON
 - c. After disc cleaning is complete the HEAD EXTENDED indicator should be ON. Cleaning takes about 1 minute.
 - d. Unit Available (UA) and READY lights should come on.
4. IGNORE CRC ERROR switch should be set so the indicator is ON.
5. SET WRITE LOCKOUT switch.
6. Depress the REMOTE switch on Bryant units. The white indicator should be ON. On IBM units set the ENABLE/DISABLE switch to ENABLE.
7. On bryant disc units check the READ ONLY pushbutton. This will be green if read only is desired.
8. On Bryant discs check the SELECT CHECK switch. Depress if it is RED. Indicator should go off, if it doesn't, call for help.
9. Check the following indicators on controller panel. If any are lit depress the CLEAR pushbutton - they should go out:
 - a. File unsafe
 - b. Seek incomplete
 - c. Address Error
 - d. Illegal Write Address
 - e. CRC Error
10. If the indicators in step 10 cannot be cleared and there is an IBM unit on line, stop and restart the IBM discs using the switch on the disc units. After cleaning is complete depress the CLEAR pushbutton. If the above indicators still cannot be cleared there is trouble in the disc or controller.
11. If all the above steps are OK the disc is ready.

B. Run Fail Conditions

1. File Unsafe ON

An unsafe condition exists in the disc unit. Clear machine, stop and restart IBM units, depress SELECT CHECK on Bryant units, depress CLEAR pushbutton on controller after cleaning operations are complete.

2. Seek Incomplete

a. Indicator comes on if desired cylinder was not located.

b. Clear machine.

c. Depress RTZ pushbutton for each disc on line.

d. Depress CLEAR pushbutton on controller.

3. Address Error

a. A non-existent head or cylinder has been selected.

b. Clear machine.

c. Depress RTZ pushbutton for each disc on line.

d. Depress CLEAR pushbutton on controller.

4. Illegal Write Address

a. Write lockout is on and a cylinder address below 128 was selected for disc module one.

b. Clear machine.

C. Turn Off

1. Depress NORMAL OFF if it is desired to shut down all discs on line.

2. To turn off individual discs on line operate the Start/Stop switch or pushbutton on the disc module desired to be shut down.

3. EMERGENCY OFF should be used ONLY if NORMAL OFF fails. Emergency off shuts down AC and DC power to discs simultaneously and may cause head crashes.

D. Notes on other controller panel indicators

1. Cylinder and head indicators show the current cylinder and head in use.
2. Unit Available (UA) is on when controller is available to accept a command from I/O Control.
3. Ready is on if all discs on line are ready to operate and there are no fail conditions. Ready will not be on during a set disc address operation.
4. Initiate Read, Initiate Write, Set Disc Address (SDA). These indicators are on during a read, write or set disc address command.
5. Select Module indicates which disc has been selected.


ORDER	TRUNK	O.T.	E.A.	E.A.	C2
Set Disc Address	(A)	Ø8	(A ₁)	(ØØØØØ)	(Ø42Ø3)
Set Disc Address	(A)	Ø8	(A ₁)	(ØØØØØ)	(Ø42ØS)
Set Disc Address	(A)	Ø8	(A ₁)	(ØØØØØ)	(Ø62Ø3)
Set Disc Address	(A)	Ø8	(A ₁)	(ØØØØØ)	(Ø62ØS)
Set Disc Address	(B)	Ø8	(A ₁)	(ØØØØØ)	(Ø42Ø5)
Set Disc Address	(B)	Ø8	(A ₁)	(ØØØØØ)	(Ø42ØJ)
Set Disc Address	(B)	Ø8	(A ₁)	(ØØØØØ)	(Ø62Ø5)
Set Disc Address	(B)	Ø8	(A ₁)	(ØØØØØ)	(Ø62ØJ)
Write 8x72	(A)	Ø8	(A ₂)	(B)	(Ø61ØK)
Write 8x64	(A)	Ø8	(A ₂)	(B)	(Ø61Ø2)
Write 8x72	(B)	Ø8	(A ₂)	(B)	(Ø61ØN)
Write 8x64	(B)	Ø8	(A ₂)	(B)	(Ø61Ø4)
Read 8x72	(A)	Ø8	(A ₂)	(B)	(Ø6ØØS)
Read 8x64	(A)	Ø8	(A ₂)	(B)	(Ø6ØØ3)
Read 8x72	(B)	Ø8	(A ₂)	(B)	(Ø6ØØJ)
Read 8x64	(B)	Ø8	(A ₂)	(B)	(Ø6ØØ5)

A₁ -- Disc unit, cylinder, head as desired
 bits 55-56 select units ØØ, Ø1, Ø2, Ø3
 bits 45-52 select cylinder Ø to ØNK
 bits 41-44 select head Ø to 9


A₂ -- Select location at which data transfer is to start from

B -- Select number of words to be transferred

TABLE I
 DISC ORDERS








A



SDA²⁹ TIMING


B







DATA TRANSFER TIMING DISC WRITE


2




A




B





WRITE CRC TIMING





DATA TRANSFER TIMING DISC READ






19-31
16-36
2-9
33

19-32
16-39
2-10
34

2-11
42






DECODER DI

7-17-71



A







D2 BURST GEN. FILE & TAG CLOCK

7-17-71

A









D4 OSCILLATOR

7-17-71



13







D5 DIFF I



7-17-71







7-17-71



D6 DIFF 2






D7 DIFF 3

7-17-71








7-17-71

D8 DRIVER TO DISK


A








D9 RESET CONTROL

F




4 RESET COUNT




DIO COUNTER

7-17-71



D12 DELAY LINE

7-16-71



1-37
3 INITIATE READ 9-41 **35**

23-38
4 INDEX 4-16 7-28 **30**


9-40
31 RESET 10

9-5
25 RESET COUNT 16-14 **27**

10-8
6 C2 19-27 9-10 **33**

10-11
11 C5 14-7 **18**

12-19
41 INFO RESET 16-32 **36**



7-16-71

D13 READ CONTROL

ERASE F.F. 4-17
6-28 25

1-36
3 INITIATE WRITE 13 14 5 0 7 5 8 9
WRITE F.F. 7-33 6

4 INDEX 23-38
INDEX FF 1 4 2 9 14 1 4 6


8 COUNT 162
WRITE INITIATE ZEROS 9-4 5


9-5
30 RESET COUNT
WRITE DATA F.F. 40
18-4
17-4

18-12
17-12
2 B DATA CLEAR 41
SET 42

34 RESET 9-40
WRITE CRC F.F. 16-19 15
RESET WRITE F.F. 9-30 17


14 C5 10-11
WRITE RESET 18
9-20






D14 WRITE CONTROL


A





7-16-71

DIS READ & WRITE INTERFACE



2-39 41 START BURST CLOCK

1-11 START BURST 2-7 7

28 I/O STOP 1-12

N.U. 25

26 RESET 9-40

35 DATA RESET 1-35

14-16 I/O WRITE DATA CLOCK

SEL. REG. FF. A 17-26 4

2-18 18 TOGGLE SEL. REG. FF.

SEL. REG. FF. B 18-26 6

18-16 19 WRITE CRC FF. 14-15

SEL. B REG. DATA 17 18-16

18-25 31 FROM X ROW 72BIT REG.

SEL. A REG. DATA 16 18-25

18-27 32 "1" FROM DISK 13-36

A 8 B REG. 17-25 3


17-27 33 FROM X ROW 72BIT REG.

A 8 B REG. 18-27 5

17-30 29 34 "0" FROM DISK 13-34

SHIFT REG. A 17-30 29

1-33




DIG REGISTER CONTROL


7-16-71

16 DATA TO DISK 16-16

12 SET CRC 14-42



A




7-16-71


D17 DATA & CRC REG. A

16 DATA TO DISK 16-17

12 SET CRC 14-42





A



7-16-71


D18 DATA & CRC REG. B





35 DATA RESET 1-35
33 CRC A 17-20
34 CRC B 18-20
28 IGNORE CRC ERROR SWITCH
27 CRC ERROR STROBE 13-33
38 RELEASE BUFFER (R.B.) 20-40
29 FILE UNSAFE 23-33
4 PREPARE TO WRITE 1-38
5 WRITE LOCKOUT SWITCH
6 NCAR 128 7-13
30 MOD SEL. 1 22-26
9 SEEK INCOMPLETE 23-35
26 RESET 9-40
42 ADDRESS ERROR 9-34
ADDRESS ERROR FF 2-41
ILLEGAL WRITE ADDRESS FF 1-40
ILLEGAL WRITE ADDRESS FF 20-39
SEEK INCOMPLETE FF 39
FILE UNSAFE FF 2-42
ADDRESS ERROR FF 2-41

DI9 END OF WORD COUNTER



27 SET ADDRESS 21-16

READY 1-20 20

1-41, 22-41
READY PULSE 13

1-9, 22-42
RESET + MACH. +
CONTROLLER CLEAR 42

19-38
1-18 40

RELE SE BUFFER (R3)

7 C' 4-4

39 ILLEGAL WRITE ADDRESS FF. 19-18


29 FILE UNSAFE 23-33


9 SEEK INCOMPLETE 23-35


41 ADDRESS ERROR 9-34

D20 EXCEED CAPACITY COUNTER

7-16-71







D2I SET DISK ADDRESS CONTROL

7-16-71

5-28
4-15
RTZ PULSE 30

21-10
7 SET SEL.MOD. 1

3 CONSOLE RTZ (NO)
(DISK START)

5 RTZ 1 (NO)

6 RTZ 1 (NC)

9 SET SEL.MOD. 2 21-11

10 RTZ 2 (NO)

11 RTZ 2 (NC)

12 SET SEL.MOD. 3 21-12

15 RTZ 3 (NO)

16 RTZ 3 (NC)

17 SET SEL.MOD. 4 21-13

18 RTZ 4 (NO)

19-30
15-29
MOD. SEL. 1 8-15 26

SEL.MOD.1 IND. 27


15-30
8-16 28
MOD. SEL. 2


SEL.MOD.2 IND. 29

15-7
8-17 32
MOD. SEL. 3

SEL.MOD.3 IND. 33

15-8
8-18 38
MOD. SEL. 4






D22 MOD. SELECT

7-16-71

A



15 SEL. ON LINE

2 20 1 SEL. ON LINE N.U. 37

16 SEL. INDEX

6 20 7 INDEX 14-4
13-4 38

19 GATED ATTENTION U3

2 25 1 GATED ATTENTION U3 20-18 41

20 GATED ATTENTION U4

6 25 7 GATED ATTENTION U4 20-19 42

5 CYLINDER ADDRESS REG. 4

2 3 1 CAR 3 5-20 27

6 CYLINDER ADDRESS REG. 8

6 3 7 CAR 4 6-4 28

9 CYLINDER ADDRESS REG. 64

2 8 1 CAR 7 7-4 31

10 CYLINDER ADDRESS REG. 128

6 8 7 CAR 8 7-12 32

13 SEL. SEEK INCOMPLETE

2 13 1 SEEK INCOMPLETE 20-9
19-9 35

14 SEL. WRITE CURRENT SENSE

6 13 7 SEL. WRITE CURRENT SENSE N.U. 36

17 GATED ATTENTION U1

2 18 1 GATED ATTENTION U1 20-16 39


18 GATED ATTENTION U2

6 18 7 GATED ATTENTION U2 20-17 40


D23 RECEIVER

7-16-71

B



6 -3V
 12 -36V
 25
 28 HEADS EXTENDED IND.
 15 HEADS EXTENDED
 18 CONTROLLED GND
 36 CONTROLLED GND
 29 +36V
 30 +36V



D24 POWER SEQUENCER