

ESD-TR-65-81  
ESTI FILE COPY

ESD-TR-65-81

# ESD RECORD COPY

RETURN TO  
SCIENTIFIC & TECHNICAL INFORMATION DIVISION  
(ESTI), BUILDING 1211

W-07189

## LOGICAL DESIGN FOR FAST SERIAL COMPUTER

TECHNICAL REPORT NO. ESD-TR-65-81

JULY 1965

H. B. Enderton

Prepared for

DIRECTORATE OF COMPUTERS  
ELECTRONIC SYSTEMS DIVISION  
AIR FORCE SYSTEMS COMMAND  
UNITED STATES AIR FORCE  
L. G. Hanscom Field, Bedford, Massachusetts



Project 508

Prepared by

THE MITRE CORPORATION  
Bedford, Massachusetts  
Contract AF19(628)-2390

*ESRC*

### ESTI PROCESSED

DDC TAB  PROJ OFFICER

ACCESSION MASTER FILE

\_\_\_\_\_

DATE \_\_\_\_\_

ESTI CONTROL NR. AL 46768

CY NR 1 OF 1 CYS

*AD0618933*

Copies available at Clearing House for Federal Scientific and Technical Information (formerly Office of Technical Services).

Qualified requesters may obtain copies from DDC. Orders will be expedited if placed through the librarian or other person designated to request documents from DDC.

When US Government drawings, specifications, or other data are used for any purpose other than a definitely related government procurement operation, the government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise, as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

Do not return this copy. Retain or destroy.

LOGICAL DESIGN FOR FAST SERIAL COMPUTER

TECHNICAL REPORT NO. ESD-TR-65-81

JULY 1965

H. B. Enderton

Prepared for


DIRECTORATE OF COMPUTERS  
ELECTRONIC SYSTEMS DIVISION  
AIR FORCE SYSTEMS COMMAND  
UNITED STATES AIR FORCE  
L. G. Hanscom Field, Bedford, Massachusetts



Project 508

Prepared by

THE MITRE CORPORATION  
Bedford, Massachusetts  
Contract AF19(628)-2390



## LOGICAL DESIGN FOR FAST SERIAL COMPUTER


### ABSTRACT

The detailed logical design is given for a serial digital computer using a 0.5-microsecond magnetic memory, 100-mc logical circuits, and one-word delay lines. The computer performs most instructions in 1 microsecond. A list is given of the amount of hardware used.

### REVIEW AND APPROVAL

This technical documentary report has been reviewed and is approved.

  
SEYMOUR JEFFERY  
Major, USAF  
Chief, Computer Division



## CONTENTS

		<u>Page</u>
SECTION I	- INTRODUCTION	1
SECTION II	- PERFORMANCE	2
SECTION III	- COST	3
SECTION IV	- ORGANIZATION	4
SECTION V	- CIRCUIT CHARACTERISTICS	9
SECTION VI	- MECHANIZATION EQUATIONS	11
SECTION VII	- ABBREVIATIONS	22
SECTION VIII	- FLOATING POINT SUBROUTINES	26

## LIST OF FIGURES

<u>Figure Number</u>		<u>Page</u>
1	- Fast Serial Digital Computer	5
2	- Typical Timing Circuit Configuration	9
3	- Signal Propagation Time	10
4	- Notation for Logical Diagrams	30
5	- A Register	31
6	- A Gates I	32
7	- A Gates II	33
8	- $A_T$ Gating	34
9	- Adder	35
10	- Miscellaneous Controls	36
11	- Divide Control	37
12	- Q Register	38
13	- Q Gates I	39


LIST OF FIGURES (Cont.)

<u>Figure Number</u>		<u>Page</u>
14	- Q Gates II	40
15	- $Q_+$	41
16	- B Register	42
17	- Shift Counter	43
18	- Shift Counter Controls	44
19	- Program Counter	45
20	- Program Counter Gates	46
21	- Index Register A	47
22	- G Register	48
23	- Index Selection	49
24	- Index Adder (XAD)	50
25	- Memory Address Storage Gates	51
26	- Memory Address Storage Register - Memory Address Register	52
27	- Memory Input-Output Register	53
28	- Memory Input-Output and Memory Buffer Register Stage 1 of 24	54
29	- MIO-MB Controls	55
30	- Memory Input-Output Register Shift Control	56
31	- Parity	57
32	- Memory Controls	58
33	- Program Interrupt Controls	59
34	- Program Interrupt Register	60
35	- Instruction Register	61
36	- Decoder	62



LIST OF FIGURES (Cont.)

<u>Figure Number</u>			<u>Page</u>
37	-	F Counter	63
38	-	F Functions	64
39	-	T Counter	65
40	-	Lambda Flip Flop	66
41	-	I/O Controls	67
42	-	I/O Controls	68
43	-	Word Buffer Register	69
44	-	Address Counter	70
45	-	Word Counter	71
46	-	Character Counter	72
47	-	Device Buffer	73



# LOGICAL DESIGN FOR FAST SERIAL COMPUTER

## SECTION I

### INTRODUCTION

This report presents a design for a fast serial digital computer. This design was made to answer the questions:

What is currently feasible for this type of computer?

What characteristics might such a machine have?

The logic circuits used are the 100 mc circuits developed at MITRE. The memory is a parallel magnetic storage unit with 0.5- $\mu$ s cycle time. Ten delay lines (developed at MITRE) are used for one-word registers.

In Sections II and III, the performance of the computer and the amount of hardware required are summarized. The remainder of the report is devoted to the detailed design.

SECTION II  
PERFORMANCE

Assume a 100-mc clock rate and a 0.5- $\mu$ s memory. Each word consists of 24 usable bits including sign. The time required for typical instructions is:

Add	1 $\mu$ s
Shift	1 $\mu$ s (either direction, any amount)
Multiply	6.75 $\mu$ s
Divide	6.75 $\mu$ s
Normalize	1.25 $\mu$ s (transfers control if number is zero)

All other built-in instructions require 1  $\mu$ s (load, store, etc.).

Floating point operations are not built-in, but can be done by subroutine. Such subroutines have been written with the following average times:

Floating add	24 $\mu$ s
Floating multiply	15 $\mu$ s
Floating divide	25 $\mu$ s

Three index registers are provided. A program interrupt feature is included. A parity bit is generated for each word stored in memory. When a word is read from memory, its parity is checked.

There is a single channel which can be used for both input and output, but not both simultaneously. Once initiated, an I/O operation can transfer any given number of words between the I/O device and the memory without attention from the main program. When the I/O operation is complete, a program interrupt signal is generated.

### SECTION III

#### COST

Table I contains the number of circuit packages used for each type of logic circuit.

Table I  
Circuit Packages

<u>Circuit</u>	<u>Figure No. in Appendix</u>	<u>AND Gates</u>	<u>OR Gates</u>	<u>FF</u>	<u>I &amp; A</u> *
A register	5-8	65	4	10	1.5
Arithmetic	9-11	34	3	6	0
Q register	12-15	46	2	5	1
B register	16	12	2	3	1
Shift counter	17-18	41	3	5	1.5
PC	19-20	20	2	3	0.5
Index regs, G	21-24	77	3	16	2
MAS, MA	25-26	56	0	30	3
MIO, MB	27-32	199	5	56	15
PI	33-34	27	2	7	1
IR, decoder	35-36	56	2	12	5.5
Timing	37-40	45	1	15	26.5
I/O	41-47	97	4	27	3.5
<b>GATES</b>		<b>775</b>	<b>33</b>	<b>195</b>	<b>62</b>
<b>PKGS</b>		<b>388</b>	<b>33</b>	<b>195</b>	<b>62</b>
Logic packages		678			
Clock pulse packages		88			
<b>TOTAL</b>		<b>766 packages</b>			
Other: 10 delay lines with drive amplifiers and phase inverters. 1 memory, 0.5- $\mu$ s cycle, 25 bits, up to 32 K.					

\* I represents inverting amplifiers  
A represents noninverting amplifiers

SECTION IV  
ORGANIZATION

The block diagram of the fast serial digital computer is shown in Figure 1. The memory is connected to two registers of flip-flops, MB and MIO. The MIO is also a shift register, and it is here that the parallel to serial conversion takes place.

The A register is the main arithmetic register. The Q register is used in multiply and divide. Both are delay lines, as are the three index registers, XRA, XRB, and XRC.

The MAS and MA are flip-flop registers used for the memory address. The program counter (PC) is a delay line.

The I/O circuitry includes three delay lines, the work counter (WC), address counter (AC), and word buffer (WB). The device buffer (DB) is an eight-bit flip-flop register.

Word format is as follows:

Data:	Bits 0-22:	magnitude
	Bit 23:	sign (zero for plus)
	Bit 24:	guard bit (not usable).

Ones complement is used for negative numbers.

Instructions:	Bits 0-14:	address
	Bits 15-17:	index tag
	Bits 18-23:	operation code
	Bit 24:	guard bit.




Figure 1. Fast Serial Digital Computer

In memory storage the guard bit is replaced by a parity bit.

One word time is 250 ns. Normally an instruction requires four word times ( $1 \mu\text{s}$ ), i. e. , two memory cycles. These four word times are designated T1 to T4. Within each word time there are 25 bit times, designated  $F_0$  to  $F_{24}$ . The bit time ( $T_i$  and  $F_j$ ) is abbreviated  $T_{ij}$  in the mechanization equations.

In preparation for starting a computer program, a master reset signal is provided. This signal:

- (1) Clears I/O control flip-flops;
- (2) Clears AC, WC, CC, and DB;
- (3) Clears  $\lambda$  and injects HLT into IR;
- (4) Sets the program interrupt controls to accept only the "input complete" interrupt, and clears PI, IC.

(It also destroys the contents of most registers by suspending the t pulses.) A console signal can then set the input status FF (IS) to initiate an input operation. This operation will fill memory, starting with location 0, until an end-of-file signal sets PI, IC. This causes the computer to execute the instruction in location 1.



### Instruction List

LDX	Load index register
LDQ	Load Q register
CLA	Clear and add into A
CLS	Clear and subtract
CAM	Clear and add magnitude
SHL	Shift left
SHR	Shift right
CYR	Cycle right
NMT	Normalize and transfer
NEG	Complement A
LGS	Logical sum
LGM	Logical multiply
STA	Store A
STQ	Store Q
STX	Store index
STZ	Store zero
ADD	Add
SUBT	Subtract
ADM	Add magnitude
SBM	Subtract magnitude
MLY	Multiply
DIV	Divide
TRU	Transfer unconditionally
TRN	Transfer if negative
TRP	Transfer if positive
TRZ	Transfer if zero
TROV	Transfer if overflow
TRX	Transfer and decrement index
TSX	Transfer and set index
RPI	Read program interrupt requests
SPI	Set program interrupt controls
SIO	Start input/output
HLT	Halt
NOP	No operation

## Memory Timing

	<u>Memory</u>	<u>PC/MAS</u>
<u>Normal</u>		
T3	Read data	MAS → PC if branch
T4	Write data	PC → MAS
T1	Read instruction	PC+1 → PC
T2	Write instruction	Index into MAS
<u>Program Interrupt</u>		
T3	Read data	
T4	Write data	0 → MAS
T1	Clear 0	PC → MIO
T2	Write PC	1 → MAS
T1	Read instruction in 1	PC+1 → PC
T2	Write instruction	Index into MAS
<u>I/O Cycle</u>		
T3	Read data	
T4	Write data	AC → MAS
T1	Read I/O word	
T2	Write I/O word	PC → MAS
T1	Read instruction	PC+1 → PC
T2	Write instruction	Index into MAS

## SECTION V

### CIRCUIT CHARACTERISTICS

The timing assumption is as follows:

For any signal subject to change, at least every fourth gate must be an AND gate with a clock pulse input. (An exception is the timing levels, for which special methods are used.) The typical configuration is shown in Figure 2.




Figure 2. Typical Timing Circuit Configuration

For example if

- (1) the clock pulse has a rise time of 1 ns;
- (2) the logic circuits have rise and fall times of 2 ns; and
- (3) the logic circuits have propagation delays of 2 ns;

then we have the situation in Figure 3.



Figure 3. Signal Propagation Time

The level at B must fall before the pulse at B rises. Thus there is only 0.5 ns available in the above situation for point-to-point propagation, assuming a 100 mc clock rate.

But the assumptions are only a crude approximation to the actual characteristics of the logic circuits. Only a detailed study of the timing situation will determine the maximum permissible clock rate.

The maximum fan-out is six. There is the possibility that this is overly conservative, and that in fact a fan-out of eight (for levels) could be used. The fan-out restriction implies that certain circuits must be duplicated. Duplication is often preferable to using amplifiers, which increase the number of stages of delay.

## SECTION VI

### MECHANIZATION EQUATIONS

The notation used is: When the conditions to the left of the colon are satisfied, then the action specified on the right side is taken. The index of abbreviations is in Section VII.

#### Memory

1.  $(T1_{23})(SI')$  : [ 0 => MIO]  
 $(T1_{23})(SI)$  : [ 0 => MB]  
 $(T1_{24})(SI')$  : [ MB => MIO]  
 $(T1_{24})(SI)$  : [ MIO => MB]  
 $(T1_{24})$  : [ 1 → WR] [ 0 → SI] Rewrite instruction
2.  $(T2_{23})$  : [ 0 => MA]  
 $(T2_{24})$  : [ MAS => MA] [ 1 → RD] [ 0 => MB] Read data
3.  $(T3_{23})(SI')$  : [ 0 => MIO]  
 $(T3_{24})(SI')$  : [ MB => MIO]  
 $(T3_{24})$  : [ 1 → WR] [ 0 → SI] Rewrite data
4.  $(T4_{23})(\lambda')$  : [ 0 => MA]  
 $(T4_{24})(\lambda')$  : [ MAS => MA] [ 1 → RD] [ 0 => MB] Read Instruction

#### Instruction Access

1.  $(T4_{0-14})(IIC')$  : [ PC → MAS]
2.  $(T4_{24})(IIC')(\lambda')$  : [ 1 → IPC]

3.  $(T2_{0-14})(IIC')$  : [Index adder  $\rightarrow$  MAS]
4.  $(T2_{23})(IIC')$  : [MB<sub>18-23</sub>  $\Rightarrow$  IR] Double-line

Note:  $IIC = IOF + PI + HLT$ .

### Program Interrupt

1.  $(T3_{24})(IOF')(IPI') \left\{ (PI, IC) + (\Sigma PI)(PIC) \right\}$  : [ 1  $\rightarrow$  IPI] [ 1  $\rightarrow$  PIC]
  2.  $(PI)(T4_{0-14})$  : [ 0  $\rightarrow$  MAS]
  3.  $(PI)(T4_{24})$  : [ 1  $\rightarrow$  SI]
  4.  $(PI)(TI)$  : [PC  $\rightarrow$  MIO]
  5.  $(PI)(T2_{22})$  : [ 1  $\rightarrow$   $\lambda$ ]
- $(PI)(T2_{23})$  : [ 1  $\rightarrow$  MAS<sub>0</sub>] [ NOP  $\Rightarrow$  IR] [ 1  $\rightarrow$  T] [ 0  $\rightarrow$   $\lambda$ ]
- $(PI)(T2_{24})$  : [ 0  $\rightarrow$  PIC]

Note:  $PI = (IPI)(PIC)$

Note: The instruction in location 1 should be a TRU, since the above does not alter PC. The instruction whose address is stored in location 0 has not yet been executed.

### Input

1.  $(PI')(IDR)(T2_{23})$  : [ 1  $\rightarrow$  ICF]
  2.  $(ICF)(T3)(CCF)$  : [DB  $\rightarrow$  WB] [ 0  $\rightarrow$  DB]
  3.  $(ICF)(T3_{23})$  : [ CC+1  $\rightarrow$  CC] [ 0  $\rightarrow$  IDR] [ 0  $\rightarrow$  ICF]
- $(ICF)(T3_{23})(CC=2)$  : [ 1  $\rightarrow$  IF] [ 1  $\rightarrow$  IAC, DWC]

### Output

1.  $(PI')(ODR)(T2_{23}) : [ 1 \rightarrow OCF ]$
2.  $(OCF)(T3)(CCF) : [ WB \rightarrow DB ]$
3.  $(OCF)(T3_{23}) : [ CC+1 \rightarrow CC ] [ 0 \rightarrow ODR ] [ 0 \rightarrow OCF ]$   
 $(OCF)(T3_{23})(CC=2)(WC \neq 0) : [ 1 \rightarrow OF ]$   
 $(OCF)(T3_{23})(CC=2)(WC=0) : [ 1 \rightarrow PI, OC ] [ 0 \rightarrow OS ]$

Note: CC counts modulo 3.

$$CCF = (CC=0)(F_{0-7}) + (CC=1)(F_{8-15}) + (CC=2)(F_{16-23})$$

Note: Device sets IDR or ODR.

Clearing IDR or ODR allows device to proceed to fill or read DB.

Note: DB shift signal =  $(T3)(CCF)(ICF + OCF)$ .

### Input/Output

1.  $(IOF)(T4_{0-14}) : [ AC \rightarrow MAS ]$
2.  $(IF)(T4_{24}) : [ 1 \rightarrow SI ]$
3.  $(IF)(T1) : [ WB \rightarrow MIO ]$
4.  $(IOF)(T2_{0-14}) : [ PC \rightarrow MAS ]$
5.  $(OF)(T2) : [ MIO \rightarrow WB ]$
6.  $(IOF)(T2_{22}) : [ 1 \rightarrow \lambda ]$   
 $(IOF)(T2_{23})(HLT') : [ NOP \rightarrow IR ]$
7.  $(IOF)(T2_{23}) : [ 1 \rightarrow T ] [ 0 \rightarrow \lambda ]$   
 $(IOF)(T2_{24}) : [ 0 \rightarrow IOF ]$

(IF)(T2<sub>24</sub>)(WC=O) : [ 0 → IS] [ 1 → PI, IC]

(OF)(T2<sub>24</sub>) : [ 1 → IAC, DWC]

(IOF)(T2<sub>24</sub>)(HLT') : [ 1 → IPC]

### Miscellaneous

1. (T4<sub>24</sub>)(λ') : [ 0 → IMS]
2. (T4) : [MIO → B] unless specifically overruled
3. (T1<sub>24</sub>) : [ 0 → SN]
4. (F23) : [ 0 → SUB]
5. (T4)(λ) : [ B → B]

### Instructions

#### LDX

1. (T1) : [B → XRG]

#### LDQ

1. (T1) : [B → Q]

#### CLA

1. (T1) : [B → A]

#### CLS

1. (T4) : [ MIO' → B]
2. (T1) : [ B → A]

#### CAM

1. (MB<sub>23</sub>)(T4) : [ MIO' → B]
2. (T1) : [ B → A]



SHL

1.  $(T2_{24}) : [1 \rightarrow SI]$
2.  $(T3) : [A \rightarrow MIO] [0 \rightarrow A]$
3.  $(T3_{23}) : [1 \rightarrow IMS]$
4.  $(T4) : [SC-1 \Rightarrow SC]$
5.  $(T4)(SC=0) : [0 \rightarrow IMS]$
6.  $(T4)(IMS' ) : [MIO \rightarrow A]$

SHR

1, 2, 4 as in SHL.

8.  $(T4_{0-23})(SC=0) : [1 \rightarrow IMS]$
9.  $(T1) : [MIO \rightarrow A]$

Note: Copies of sign enter from the left.

CYR

1, 2, 4, 8, 9 as above.

7.  $(T4) : [MIO \rightarrow MIO]$

Note: The three above instructions shift one place more than the number in the address field.

NMT Normalize and Transfer

1.  $(T2_{24}) : [-0 \Rightarrow SC] [1 \rightarrow SI]$
2.  $(T3_{0-14})(A_Z) : [MAS \rightarrow PC]$
3.  $(T3) : [A \rightarrow MIO]$

4.  $(T3_{0-22})(A \neq A_{SN}) : [-0 \Rightarrow SC]$   
 $(T3_{0-22})(A = A_{SN}) : [SC-1 \Rightarrow SC]$
5.  $(T3_{23}) : [1 \rightarrow IMS]$
6.  $(T4_{0-4})(\lambda') : [SC \rightarrow A] [SC' \rightarrow SC]$   
 $(T4_{5-24})(\lambda') : [1 \rightarrow A]$
7.  $(T4_{22})(\lambda') : [1 \rightarrow \lambda]$
8.  $(T4_{24})(SC=0) : [0 \rightarrow IMS]$   
 $(T4)(\lambda)(SC=1) : [0 \rightarrow IMS]$
9.  $(T4)(\lambda) : [SC-1 \Rightarrow SC]$
10.  $(T4)(IMS) : [MIO_{23} \rightarrow Q]$   
 $(T4)(IMS') : [MIO \rightarrow Q]$
11.  $(T4_{22})(\lambda) : [0 \rightarrow \lambda]$

Note: A contains the negative of the number of shifts. The normalized number (if non-zero) is in Q.

NEG

1.  $(T3) : [A' \rightarrow A]$

LGS Logical Sum

1.  $(T1) : [A \vee B \rightarrow A]$  (inclusive or)

LGM Logical Multiply

1. (T1) : [ A · B → A ]

STA Store A

1. (T2<sub>24</sub>) : [ 1 → SI ]
2. (T3) : [ A → MIO ]
3. (T3<sub>23</sub>) : [ 0 ⇒ MB ]
4. (T3<sub>24</sub>) : [ MIO ⇒ MB ]

STQ Store Q

- 1, 3, 4 as above.
2. (T3) : [ Q → MIO ]

STZ Store Zero

- 1, 3, 4 as above
2. (T3) : [ 0 → MIO ]

STX Store Index

- 1, 3, 4 as in STA.
2. (T3) : [ XRG → MIO ]

ADD

1. (T4<sub>24</sub>) : [ A<sub>SN</sub> → SN ]
2. (T1 + T2) : [ A ⊕ B → A ] Arithmetic sum
3. (T2<sub>23</sub>)(SN = B<sub>SN</sub> ≠ A ⊕ B) : [ 1 → OV ]

SUBT

0. (T4) : [ MIO'  $\rightarrow$  B]

1, 2, 3 as above.

ADM

0. (MB<sub>23</sub>)(T4) : [ MIO'  $\rightarrow$  B]

1, 2, 3 as above.

SBM

0. (MB<sub>23</sub>')(T4) : [ MIO'  $\rightarrow$  B]

1, 2, 3 as above.

MLY

1. (T3<sub>23</sub>)(A<sub>SN</sub>  $\neq$  MB<sub>23</sub>) : [ 1  $\rightarrow$  SN]

(T3<sub>23</sub>) : [ -0  $\Rightarrow$  SC]

2. (T4)( $\lambda$ ') : [ 0  $\rightarrow$  A]

(TR)( $\lambda$ ')(A<sub>SN</sub>') : [ A  $\rightarrow$  Q]

(T4)( $\lambda$ ')(A<sub>SN</sub>) : [ A'  $\rightarrow$  Q]

(T4)( $\lambda$ ')(MB<sub>23</sub>) : [ MIO'  $\rightarrow$  B]

3. (T4<sub>22</sub>)(A<sub>Z</sub>')( $\lambda$ ') : [ 1  $\rightarrow$   $\lambda$ ]

(T4<sub>23</sub>) : [ SC-1  $\Rightarrow$  SC]

(T4<sub>22</sub>)(SC = 23) : [ 0  $\rightarrow$   $\lambda$ ]

4. ( $\lambda$ )(F<sub>0-21</sub>) : [ Q<sub>T</sub>  $\rightarrow$  Q]

( $\lambda$ )(F<sub>0</sub>)(Q<sub>0</sub>) : [ A  $\oplus$  B  $\rightarrow$  Q<sub>+</sub>]

$$(\lambda)(F_0)(Q_0') : [A \rightarrow Q_+]$$

$$(\lambda)(F_0')(Q_0) : [A \oplus B \rightarrow A_T]$$

$$(\lambda)(F_0')(Q_0') : [A \rightarrow A_T]$$

$$(\lambda)(F_{22}) : [Q_+ \rightarrow Q]$$

$$(\lambda)(F_{23-24}) : [0 \rightarrow Q]$$

$$(\lambda)(F_{24}) : [Q_T \rightarrow Q_0] \quad (\text{normal})$$

$$5. \quad (T1)(SN) : [A' \rightarrow A] [Q' \rightarrow Q]$$

Note: During (MLY)( $\lambda$ ), the normal  $Q_T \rightarrow Q_0$  is suppressed.

DIV

$$1. \quad (T3)(A_{SN}') : [A' \rightarrow A] [Q' \rightarrow Q]$$

$$(T3_{23})(A_{SN} \neq MB_{23}) : [1 \rightarrow SN]$$

$$(T3_{23}) : [-0 \Rightarrow SC] [0 \rightarrow Q_+]$$

$$2. \quad (\lambda')(MB_{23})(T4) : [MIO' \rightarrow B]$$

$$3. \quad (\lambda')(T4_{22}) : [1 \rightarrow \lambda]$$

$$(T4_{23}) : [SC-1 \Rightarrow SC]$$

$$(T4_{22})(SC = -23) : [0 \rightarrow \lambda]$$

$$(\lambda)(F_{24})(A'_+) : [1 \rightarrow OV] \quad \text{Abort if}$$

$$(\lambda)(F_{22})(OV) : [0 \rightarrow \lambda] \quad \text{overflow}$$

$$4. \quad (\lambda)(SUB) : [A \oplus B \rightarrow A_+]$$

$$(T4)(SUB') : [A \rightarrow A_+]$$

$$5. \quad (T4_0)(SC \neq -23) : [Q_H \rightarrow A]$$

$$(T4_{1-24})(SC \neq -23) : [A_+ \rightarrow A]$$

6. (T4) : [Q → Q<sub>+</sub>]  
 (T4<sub>0</sub>) : [SUB → Q]  
 (T4<sub>1-24</sub>) : [Q<sub>+</sub> → Q]
7. (T4<sub>24</sub>)(B ≤ |A|) : [1 → SUB]
8. (SC = -23)(SUB) : [A ⊕ B → A]  
 (SC = -23)(SUB')(λ) : [A → A]
9. (T1)(SN') : [Q' → Q]

Note: Remainder in A is negative.

TRU

1. (T3<sub>0-14</sub>) : [MAS → PC]

TRN

1. (T3<sub>0-14</sub>)(A<sub>SN</sub>) : [MAS → PC]

TRP

1. (T3<sub>0-14</sub>)(A<sub>SN</sub>') : [MAS → PC]

TRZ

1. (T3<sub>0-14</sub>)(A<sub>Z</sub>) : [MAS → PC]

TROV

1. (T3<sub>0-14</sub>)(0V) : [MAS → PC]
2. (T3<sub>24</sub>) : [0 → 0V]

TRX

1. (T3<sub>0-14</sub>)(XRGZ') : [MAS → PC]
2. (T3<sub>24</sub>)(XRGZ') : [1 → DXRG]

TSX

1.  $(T3_{0-14}) : [MAS \rightarrow PC] [PC \rightarrow XRG]$

RPI Read Program Interrupt Requests

1.  $(T3_{0-4}) : [PIR \rightarrow A] [0 \rightarrow PIR]$
2.  $(T3_{5-24}) : [0 \rightarrow A]$

Note: No FF in PIR should be set during  $F_0 - F_4$ .

Last FF in PIR should not be set during  $F_0 - F_{22}$ .

SPI Set Program Interrupt Controls

1.  $(T3_{24}) : [MA_0 \rightarrow PIC] [MA_1 \rightarrow IPI]$

Note: The effect of these controls is:

$(IPI')(PIC)$  : Any interrupt will be recognized.

$(IPI')(PIC')$  : Only PI, IC will be recognized.

$(IPI)(PIC')$  : No interrupts will be recognized.

Note: After clearing IPI, at least one instruction is executed before the next interrupt is recognized.

SIO Start input/output

1.  $(T3) : [MAS \rightarrow AC] [A \rightarrow WC]$
2.  $(A_Z')(A_{SN})(T3_{23}) : [1 \rightarrow OS] [1 \rightarrow OF]$   
 $(A_{SN}')(T3_{23}) : [1 \rightarrow IS]$

HLT Halt

1.  $(T2_{23})(\text{Start Button}) : [NOP \Rightarrow IR]$

Note: A program interrupt will also start machine.

## SECTION VII

### ABBREVIATIONS

The number in parentheses represents the most relevant illustration.

A, A <sub>SN</sub> , A <sub>T</sub> , etc.	(5).
AC.	Address counter.
ADD.	An instruction.
Add class.	ADD + SUBT + ADM + SBM (36).
ADM.	Add magnitude (instruction).
B, B <sub>SN</sub> , B <sub>24</sub> .	(16).
CAM.	Clear and add magnitude (instruction).
CC.	Character count (46).
CCF.	(46).
CLA.	Clear and add (instruction).
CLS.	Clear and subtract (instruction).
COA.	Complementary output amplifier (4).
CYR.	Cycle right (instruction).
DA.	Drive amplifier (4).
DB.	Device buffer (47).
DIV.	Divide (instruction).
DL.	Delay line (4).
DWC.	Decrease word count (45).
DXR(A).	Decrease index register (A) (21).
EOF.	End of file (34).
F <sub>i</sub> .	Timing function number i (38).
FF.	Flip-flop (4).
G.	(22).
HLT.	Halt (instruction).



I.	Inverter (4).
IAC.	Increase address counter (44).
ICF.	Input control FF (41).
IDR.	Input data ready (41).
IF.	Input flag (41).
IIC.	Inhibit instruction control (35).
IMS.	Inhibit MIO shift (30).
IOF.	Input/output flag (41).
IP.	Input parity (31).
IPC.	Increase program counter (19).
IPI.	Inhibit program interrupt (33).
IR.	Instruction register (35).
IS.	Input status (42).
LDX.	Load index (instruction).
LDQ.	Load Q register (instruction).
LGM.	Logical multiply (instruction).
LGS.	Logical sum (instruction).
MA.	Memory address register (26).
MAS.	Memory address storage (26).
MB.	Memory buffer register (28).
MIO.	Memory input-output register (28).
MLY.	Multiply (instruction).
MRE.	Master reset signal.
NEG.	Negate (instruction).
NMT.	Normalize and transfer (instruction).
NOP.	No operation (instruction).
OCF.	Output control FF (41).
ODR.	Output data ready (41).

OF.	Output flag (42).
OP.	Output parity (31).
OS.	Output status (42).
OV.	Overflow (10).
PC.	Program counter (19).
PI.	Program interrupt level (33).
PIC.	Program interrupt control (33).
PIR.	Program interrupt register (34).
Q, Q <sub>H</sub> , etc.	(12).
RD.	Read signal (29).
RPI.	Read program interrupt requests (instruction).
SBM.	Subtract magnitude (instruction).
SC.	Shift counter (17).
Shift.	SHL + SHR + CYR (36).
SHL.	Shift left (instruction).
SHR.	Shift right (instruction).
SI.	Strobe inhibit (32).
SIO.	Start input/output operation (instruction).
SN.	Sign (10).
SPI.	Set program interrupt controls (instruction).
STA.	Store A (instruction).
Store.	STA + STQ + STX + STZ (36).
STQ.	Store Q (instruction).
STX.	Store index (instruction).
STZ.	Store zero (instruction).
SUB.	Subtraction control (33).
SUBT.	Subtract (instruction).
t.	Clock pulse.

Ti.	Timing level (39).
TP.	Test parity (31).
TRN.	Transfer if A is negative (instruction).
TROV.	Transfer on overflow (instruction).
TRP.	Transfer if A is positive (instruction).
TRU.	Transfer unconditionally (instruction).
TRX.	Transfer and decrement index (instruction).
TRZ.	Transfer if A is zero (instruction).
TSX.	Transfer and set index (instruction).
WB.	Word buffer (43).
WC.	Word counter (45).
WCZ.	Word count is zero (45).
WR.	Write signal (32).
X.	Index signal (23).
XAD.	Index added to address (24).
XR(A)	Index register (A) (21).
XRG.	The index register specified by G.
$\alpha$	Amplifier (2).
$\lambda$	(40).
$\emptyset I$	Phase inverter (4).
$\Sigma PI$	(34).

## SECTION VIII

### FLOATING POINT SUBROUTINES

We give programs for multiply, divide, and add.

#### FLOATING MULTIPLY SUBROUTINE


$$2^{e_3} m_3 = \left(2^{e_1} m_1\right) \left(2^{e_2} m_2\right)$$

	CLA	m <sub>1</sub>	Average time 15 μs
	MLY	m <sub>2</sub>	
	NMT	Z	
	STQ	m <sub>3</sub>	
	ADD	e <sub>1</sub>	
	ADD	e <sub>2</sub>	
	STA	e <sub>3</sub>	
	TROV	* +2	
	TRU	exit	
	TRN	OV exit	
Z	STZ	m <sub>3</sub>	(Zero or
	CLA	min. exp.	underflow)
	STA	e <sub>3</sub>	
	TRU	exit	

#### FLOATING DIVIDE SUBROUTINE

$$2^{e_3} m_3 = \left(2^{e_1} m_1\right) / \left(2^{e_2} m_2\right)$$

	CLA	e <sub>1</sub>	Average time 25 μs
	SUBT	e <sub>2</sub>	



OV	TRN	OV exit
	CLA	min. exp.
	STA	e <sub>3</sub>
	STZ	m <sub>3</sub>
	TRU	exit

FLOATING ADD SUBROUTINE

$$2^{e_3} m_3 = 2^{e_1} m_1 + 2^{e_2} m_2.$$

Average time 24 μs.

CLA	e <sub>1</sub>	XCH	CLA e <sub>2</sub>
STA	e <sub>3</sub>		STA e <sub>3</sub>

	SUBT	$e_2$		SUBT	$e_1$
	TROV	$\alpha$		SUBT	"22"
	TRZ	No shft		TRP	NA
	TRN	XCH		ADD	SHR 21
	SUBT	"22"		STA	* +2
	TRP	No add		CLA	$m_1$
	ADD	SHR 21		---	←
	STA	* +2	←	ADD	$m_2$
	CLA	$m_2$	←	TRU	$\beta$
	---				
AD	ADD	$m_1$	No Add	CLA	$m_1$
$\beta$	TROV	OV		STA	$m_3$
	NMT	Zero		TRU	exit
	STQ	$m_3$			
	ADD	$e_3$	OV	SHR	0
	TROV	Zero		TRN	* +3
	STA	$e_3$	←	LGS	Bit 23
	TRU	exit	←	TRU	* +2
				LGM	Bit 23'
$\alpha$	TRN	No ADD		STA	$m_3$
	CLA	$e_2$		CLA	$e_3$
	STA	$e_3$		ADD	ONE
NA	CLA	$m_2$		TROV	OV exit
	STA	$m_3$		STA	$e_3$
	TRU	exit		TRU	exit
No Shft	CLA	$m_2$	Zero	CLA	min. exp.
	TRU	AD		STA	$e_3$
				STZ	$m_3$
				TRU	exit

APPENDIX

ILLUSTRATIONS





Figure 4. Notation for Logical Diagrams





SEE  $A_t$  GATING



SEE A GATING





Figure 5. A Register




Figure 6. A Gates I




Figure 7. A Gates II









Figure 8.  $A_T$  Gating



$A \oplus B$  IS ARITHMETIC SUM

$A \vee B$  IS LOGICAL SUM

Figure 9. Adder




Figure 10. Miscellaneous Controls




Figure 11. Divide Control




Figure 12. Q Register






Figure 13. Q Gates I




Figure 14. Q Gates II




Figure 15.  $Q_+$




Figure 16. B Register




Figure 17. Shift Counter




Figure 18. Shift Counter Controls




Figure 19. Program Counter




Figure 20. Program Counter Gates






Figure 21. Index Register A




Figure 22. G Register




Figure 23. Index Selection




Figure 24. Index Adder (XAD)




Figure 25. Memory Address Storage Gates




Figure 26. Memory Address Storage Register - Memory Address Register





Figure 27. Memory Input-Output Register Input Gates



TRIPLE FF ON MIO<sub>0</sub>

Figure 28. Memory Input-Output and Memory Buffer Register Stage (1 of 24)






Figure 29. MIO-MB Controls




Figure 30. Memory Input-Output Register Shift Control




Figure 31. Parity




Figure 32. Memory Controls




Figure 33. Program Interrupt Controls




Figure 34. Program Interrupt Register




Figure 35. Instruction Register

ALL FF's ARE DOUBLED

33 INSTRUCTIONS ARE DECODED




Figure 36. Decoder






Figure 37. F Counter






Figure 38. F Functions



T	A	B
1	0	1
2	0	0
3	1	0
4	1	1



DELAY TRIMMED SO THAT T LEVEL  
RISES 12.5 NS AFTER  $(F_{23})(t)$  PULSE

Figure 39. T Counter




Figure 40. Lambda Flip Flop





Figure 41. I/O Controls




Figure 42. I/O Controls




Figure 43. Word Buffer Register




Figure 44. Address Counter







Figure 45. Word Counter



$$CCF = (CC=0)(F_{0-7}) + (CC=1)(F_{8-16}) + (CC=2)(F_{16-23})$$

Figure 46. Character Counter

LINES TO / FROM DEVICE




Figure 47. Device Buffer

DOCUMENT CONTROL DATA - R&D		
<i>(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)</i>		
1. ORIGINATING ACTIVITY (Corporate author)		2a. REPORT SECURITY CLASSIFICATION
The MITRE Corporation Bedford, Mass.		Unclassified
		2b. GROUP
3. REPORT TITLE		
Logical Design for Fast Serial Computer		
4. DESCRIPTIVE NOTES (Type of report and inclusive dates)		
N/A		
5. AUTHOR(S) (Last name, first name, initial)		
Enderton, H. B.		
6. REPORT DATE	7a. TOTAL NO. OF PAGES	7b. NO. OF REFS
July 1965	78	0
8a. CONTRACT OR GRANT NO.	8a. ORIGINATOR'S REPORT NUMBER(S)	
AF19(628)-2390	ESD-TR-65-81	
b. PROJECT NO.		
508		
c.		
d.	8b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)	
	W-07189	
10. AVAILABILITY/LIMITATION NOTICES		
Qualified requestors may obtain from DDC. DDC release to OTS authorized.		
11. SUPPLEMENTARY NOTES	12. SPONSORING MILITARY ACTIVITY	
	Directorate of Computers. Electronic Systems Division L. G. Hanscom Field, Bedford, Mass.	
13. ABSTRACT		
The detailed logical design is given for a serial digital computer using a 0.5-micro-second magnetic memory, 100-mc logical circuits, and one-word delay lines. The computer performs most instructions in 1 microsecond. A list is given of the amount of hardware used.		

14. KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Digital Computers Design Logic						

**INSTRUCTIONS**

1. **ORIGINATING ACTIVITY:** Enter the name and address of the contractor, subcontractor, grantee, Department of Defense activity or other organization (*corporate author*) issuing the report.
- 2a. **REPORT SECURITY CLASSIFICATION:** Enter the overall security classification of the report. Indicate whether "Restricted Data" is included. Marking is to be in accordance with appropriate security regulations.
- 2b. **GROUP:** Automatic downgrading is specified in DoD Directive 5200.10 and Armed Forces Industrial Manual. Enter the group number. Also, when applicable, show that optional markings have been used for Group 3 and Group 4 as authorized.
3. **REPORT TITLE:** Enter the complete report title in all capital letters. Titles in all cases should be unclassified. If a meaningful title cannot be selected without classification, show title classification in all capitals in parenthesis immediately following the title.
4. **DESCRIPTIVE NOTES:** If appropriate, enter the type of report, e.g., interim, progress, summary, annual, or final. Give the inclusive dates when a specific reporting period is covered.
5. **AUTHOR(S):** Enter the name(s) of author(s) as shown on or in the report. Enter last name, first name, middle initial. If military, show rank and branch of service. The name of the principal author is an absolute minimum requirement.
6. **REPORT DATE:** Enter the date of the report as day, month, year; or month, year. If more than one date appears on the report, use date of publication.
- 7a. **TOTAL NUMBER OF PAGES:** The total page count should follow normal pagination procedures, i.e., enter the number of pages containing information.
- 7b. **NUMBER OF REFERENCES:** Enter the total number of references cited in the report.
- 8a. **CONTRACT OR GRANT NUMBER:** If appropriate, enter the applicable number of the contract or grant under which the report was written.
- 8b, 8c, & 8d. **PROJECT NUMBER:** Enter the appropriate military department identification, such as project number, subproject number, system numbers, task number, etc.
- 9a. **ORIGINATOR'S REPORT NUMBER(S):** Enter the official report number by which the document will be identified and controlled by the originating activity. This number must be unique to this report.
- 9b. **OTHER REPORT NUMBER(S):** If the report has been assigned any other report numbers (*either by the originator or by the sponsor*), also enter this number(s).
10. **AVAILABILITY/LIMITATION NOTICES:** Enter any limitations on further dissemination of the report, other than those

imposed by security classification, using standard statements such as:

- (1) "Qualified requesters may obtain copies of this report from DDC."
- (2) "Foreign announcement and dissemination of this report by DDC is not authorized."
- (3) "U. S. Government agencies may obtain copies of this report directly from DDC. Other qualified DDC users shall request through \_\_\_\_\_."
- (4) "U. S. military agencies may obtain copies of this report directly from DDC. Other qualified users shall request through \_\_\_\_\_."
- (5) "All distribution of this report is controlled. Qualified DDC users shall request through \_\_\_\_\_."

If the report has been furnished to the Office of Technical Services, Department of Commerce, for sale to the public, indicate this fact and enter the price, if known.

11. **SUPPLEMENTARY NOTES:** Use for additional explanatory notes.
12. **SPONSORING MILITARY ACTIVITY:** Enter the name of the departmental project office or laboratory sponsoring (*paying for*) the research and development. Include address.
13. **ABSTRACT:** Enter an abstract giving a brief and factual summary of the document indicative of the report, even though it may also appear elsewhere in the body of the technical report. If additional space is required, a continuation sheet shall be attached.  
It is highly desirable that the abstract of classified reports be unclassified. Each paragraph of the abstract shall end with an indication of the military security classification of the information in the paragraph, represented as (TS), (S), (C), or (U).  
There is no limitation on the length of the abstract. However, the suggested length is from 150 to 225 words.
14. **KEY WORDS:** Key words are technically meaningful terms or short phrases that characterize a report and may be used as index entries for cataloging the report. Key words must be selected so that no security classification is required. Identifiers, such as equipment model designation, trade name, military project code name, geographic location, may be used as key words but will be followed by an indication of technical context. The assignment of links, rules, and weights is optional.