A Fast Multiport Memory Based on Single-Port Memory Cells
Abstract:
We present a new design for dual-port memories that uses single-port memory cells but guarantees fast deterministic readwrite access. The basic unit of storage is the word, rather than the bit, and addressing conflicts result in bit errors that are removed by correction circuitry. The addressing scheme uses Galois field arithmetic to guarantee that the maximum number of bit errors in any word accessed is one. These errors can be corrected every time with a simple correction scheme. The scheme can be generalized to an arbitrary number of ports.
Security Markings
DOCUMENT & CONTEXTUAL SUMMARY
Distribution:
Approved For Public Release, Document Partially Illegible
Distribution Statement:
Approved For Public Release; Distribution Is Unlimited. Document Partially Illegible.
RECORD
Collection: TR