A High-Speed Parallel Analog-to-Digital Converter.
Abstract:
As the result of an application to a digital radar data processor, a high-speed AD converter technique has been developed. A parallel register and a decoder circuit, 4-bit AD conversion times within 100 ns have been obtained in an experimental model, using high-speed differential comparators. The technique described provides simplicity in design and expandability in resolution as well as flexibility in the choice of output code. Author
Security Markings
DOCUMENT & CONTEXTUAL SUMMARY
Distribution:
Approved For Public Release
RECORD
Collection: TR