DID YOU KNOW? DTIC has over 3.5 million final reports on DoD funded research, development, test, and evaluation activities available to our registered users. Click
HERE to register or log in.
Accession Number:
ADA278418
Title:
Investigation of Modularly Configured Attached Processors with Intelligent Memories
Corporate Author:
TEXAS UNIV AT EL PASO DEPT OF ELECTRICAL ENGINEERING
Report Date:
1994-03-31
Abstract:
A new architecture for high-performance parallel attached processors is described in this paper. Based on this architecture, an attached processor can be implemented as multiple memory-to-memory pipelines, each being constructed with a class of fundamental components. The unique features are that the attached processor can be configured to match a set of algorithms and its memory controllers can be programmed to fit the access patterns required by the algorithms. As a result, high utilization of the processing logic for given sets of algorithms can be obtained. An example based on matrix multiplication is used for illustration. Finally, design issues related to the implementation of the attached processor based on an MCM technology are discussed. Attached processor, Interconnected pipeline, Memory-to-memory pipeline, Sustained execution rate, Multichip module.
Descriptive Note:
Six-month rept. 1 Oct 1993-31 Mar 1994
Supplementary Note:
DOI: 10.21236/ADA278418
Pages:
0056
Distribution Statement:
Approved for public release; distribution is unlimited. Document partially illegible.
Contract Number:
N0014-93-1-1343
File Size:
2.34MB
