Accession Number:

ADA056190

Title:

Complexity Reduction in Galois Logic Design.

Personal Author(s):

Corporate Author:

SPERRY UNIVAC ST PAUL MINN DEFENSE SYSTEMS DIV

Report Date:

1977-12-01

Abstract:

Two methods of reducing the complexity of the hardware used in Galois logic design are presented reduced trees of Galois linear modules, and subfield multipliers. The first method lowers the number of modules in a full tree of Galois linear modules and the second method enables multiplication in a Galois field to be done with subfield multipliers. Author

Descriptive Note:

Final rept. Feb-Dec 77,

Pages:

0043

Subject Categories:

Modernization Areas:

Contract Number:

N00014-77-C-0192

File Size:

15.37MB