DID YOU KNOW? DTIC has over 3.5 million final reports on DoD funded research, development, test, and evaluation activities available to our registered users. Click
HERE to register or log in.
Accession Number:
ADD014587
Title:
Method of Making Self-Aligned GAAS/ALGAAS FET's.
Descriptive Note:
Patent, Filed 27 Jun 89, Patented 22 May 90,
Corporate Author:
DEPARTMENT OF THE NAVY WASHINGTON DC
Report Date:
1990-05-22
Pagination or Media Count:
8.0
Abstract:
A method of making a self-aligned Field Effect Transistors FET includes the following steps. First, a selectively doped heterostructure substrate having a predetermined crystalline structure is obtained having a heavily doped top GaAs layer, having a heavily doped AlGaAs layer under the top layer that is resistant to orientation-dependent etching, and having an undoped underlying AlGaAs layer and an undoped bottom GaAs layer. Then, an uppermost GaAs layer is deposited on the top layer. Then, an angular recess is etched through the uppermost GaAs layer and through the top heavily doped GaAs layer of heterostructure substrate with an orientation-dependent etchant down to the etch resistant AlGaAs layer, whereby the length of the angular recess is wider at the base of the recess than at the top of the recess because of the predetermined crystalline structure and the orientation-dependent etchant. Next, a refractory metal gate of tantalum silicide is deposited in the recess. The length of the refractory metal gate is then covered with an etch resistant polyimide material. By subsequent steps including etching, source and drain implantation, and deposition of metal contacts, the fabrication of the self-aligned FET is completed. Patents. rrh
Distribution Statement:
APPROVED FOR PUBLIC RELEASE