Multiple Channel Fast Orthogonalization Network.
Patent, Filed 2 Aug 85, patented 10 Jan 89,
DEPARTMENT OF THE NAVY WASHINGTON DC
Pagination or Media Count:
United States Patent. A method for orthogonalizing inputs with respect to each other. The method comprises the steps of generating a root structure of N inputs having input order 1 to N, where 2 to m-1 power 2 to the m power and m is an integer 1 inverting the order of the root structure to generate an inverted root structure having input order N to 1 partially orthogonalizing the root structure and the inverted root structure in associated respective decorrelation circuits to remove inputs common to the first 2 to m-I power inputs where I1 splitting off two substructure from the root structure, where the first structure has input order 1 to 2 to m-I power and the second substructure has input order 2 to m-I power to 1, where I1 splitting off two substructure from the inverted root structure where the first substructure has input order 2m to 2 to m-I power and the second substructure has input order 2 tom-I power to 2m, where I1 partially orthogonalizing each of the substructures in associated respective decorrelation circuits to remove inputs common to their first 2 to m-I power inputs, where I2 and repeating the splitting off steps and the subsequent partially orthogonalizing step until only one input remains, where for each repetition the substructures that are split-off are treated as new root structure and new inverted root structure, and the value identified for I in each step is increased by 1. Patents. RH
- Computer Hardware