Offset Reduction Apparatus for Analog Circuits.
DEPARTMENT OF THE AIR FORCE WASHINGTON D C
Pagination or Media Count:
The patent relates to an offset reduction apparatus for an analog circuit in which the analog signal input to the loop is forced to zero and the loop output is determined. The previously determined value of the offsets is subtracted from the total output, thus leaving only the desired signal.
- Computer Hardware