Dynamically Trading Frequency for Complexity in a GALS Microprocessor
ROCHESTER UNIV NY
Pagination or Media Count:
Microprocessors are traditionally designed to provide best overall performance across a wide range of applications and operating environments. Several groups have proposed hardware techniques that save energy by downsizing hardware resources that are underutilized by the current application phase. Others have proposed a different energy-saving approach dividing the processor into domains and dynamically changing the clock frequency and voltage within each domain during phases when the full domain frequency is not required. What has not been studied to date is how to exploit the adaptive nature of these approaches to improve performance rather than to save energy. In this paper, we describe an adaptive globally asynchronous locally synchronous GALS microprocessor with a fixed global voltage and four independently clocked domains. Each domain is streamlined with modest hardware structures for very high clock frequency. Key structures can then be upsized on demand to exploit more distant parallelism improve branch prediction, or increase cache capacity. Although doing so requires decreasing the associated domain frequency, other domain frequencies are unaffected. Our approach, therefore, is to maximize the throughput of each domain by finding the proper balance between the number of clock periods, and the clock frequency, for each application phase. To achieve this objective, we use novel hardware-based control techniques that accurately and efficiently capture the performance of all possible cache and queue configurations within a single interval, without having to resort to exhaustive online exploration or expensive offline profiling.
- Computer Hardware