The Chip-Scale Atomic Clock - Prototype Evaluation
SYMMETRICOM-TECHNOLOGY REALIZATION CENTER BEVERLY MA
Pagination or Media Count:
The authors have developed a chip-scale atomic clock CSAC for applications requiring atomic timing accuracy in portable battery-powered applications. At PTTIFCS 2005, we reported on the demonstration of a prototype CSAC, with an overall size of 10 cubic centimeters, power consumption H150 mW, and short-term stability. Since that report, we have completed the development of the CSAC, including provision for autonomous lock acquisition and a calibrated output at 10.0 MHz, in addition to modifications to the physics package and system architecture to improve performance and manufacturability. Ten pre-production CSACs have been constructed in order to test unit-to-unit performance variations and to gain statistical confidence in operating specifications, environmental sensitivity, and manufacturability. All of the units have been subjected to a standard set of performance tests. Several of the units have been distributed to DoD system integrators and external testing facilities. Others have been subjected to environmental testing, including shock and vibration, long-term aging, and temperature performance. This paper will review the CSAC architecture, with particular attention to those aspects which have evolved since our previous report, as well as the results of evaluation of the preproduction CSACs.
- Test Facilities, Equipment and Methods