Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System
AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOL OF ENGINEERING AND MANAGEMENT
Pagination or Media Count:
This research implements a circuit reconfiguration system CRS to reconfigure a field programmable gate array FPGA in response to a faulty configurable logic block CLB. It is assumed that the location of the fault is known and the CLB is moved according to one of four replacement methods column left, column right, row up, and row down. Partial reconfiguration of the FPGA is done through the Joint Test Action Group JTAG port to produce the desired logic block movement. The time required to accomplish the reconfiguration is measured for each method in both clear and congested areas of the FPGA. The measured data indicate that there is no consistently better replacement method, regardless of the circuit congestion or location within the FPGA. Thus, given a specific location in the FPGA, there is no preferred replacement method that will result in the lowest reconfiguration time.
- Electrical and Electronic Equipment
- Computer Programming and Software
- Electricity and Magnetism