Accession Number:

ADA220731

Title:

GeminiII: A Second Generation Layout Validation Program

Descriptive Note:

Technical rept.

Corporate Author:

WASHINGTON UNIV SEATTLE NORTHWEST LAB FOR INTEGRATED SYSTEMS

Personal Author(s):

Report Date:

1989-12-01

Pagination or Media Count:

8.0

Abstract:

Gemini is a circuit comparison program that is widely used to compare circuit layout against a specification. In this paper we describe recent extensions made to Gemini that make it faster, enable it to isolate errors better, and extend its domain of application. This has been done by changes to the labeling algorithm, extensions to the local matching algorithm, better handling of symmetrical circuits and the accommodation of series-connected transistors. GeminiIIs algorithm is separated into global labeling and local matching phases. GeminiII dynamically switches between the two depending on the amount of local structure contained in the circuit, taking advantage of the speed of the local matching algorithm when possible and relying on the power of the more general algorithm when the simple algorithm fails. This blending of algorithms also allows differences between two circuits to be better contained so that defects can be pinpointed.

Subject Categories:

  • Electrical and Electronic Equipment
  • Computer Programming and Software

Distribution Statement:

APPROVED FOR PUBLIC RELEASE