A Transparent Coprocessor for Interprocessor Communication in an MIMD Computer.
WASHINGTON UNIV SEATTLE DEPT OF COMPUTER SCIENCE
Pagination or Media Count:
This paper presents the design of a high performance interprocessor communication coprocessor for non-shared memory MIMD architectures. The design provides efficient interprocessor communication by relieving the computational processor of all communication related activities and by minimizing the overhead of packet assembly and disassembly. A multiprocessing scheme with zero process switch time allows this coprocessor to handle many communication ports with no additional overhead. Logical ports, which allow many computational processes to share the same physical port, are handled automatically by the coprocessor. Keywords Parallel processing, Communication, Coprocessor, Message passing, Communication delay.
- Computer Hardware