Accession Number:

ADA181619

Title:

MIPS-X Instruction Set and Programmer's Manual.

Descriptive Note:

Technical rept.,

Corporate Author:

STANFORD UNIV CA COMPUTER SYSTEMS LAB

Personal Author(s):

Report Date:

1986-05-01

Pagination or Media Count:

88.0

Abstract:

This manual describes the visible architecture of the MIPS-X processor and the timing information required to execute correct programs. MIPS-X is a pipelined processor that has no hardware interlocks. Therefore, the software system is responsible for keeping track of the timing of the instructions. The processor has a loadstore architecture and supports a very small number of instructions. The instruction set of the processor will be described. The processor supports two types of coprocessor interfaces. One interface is dedicated to the floating point unit and the other will support up to 7 other compressors. These instructions will also be described.

Subject Categories:

  • Computer Programming and Software
  • Computer Hardware

Distribution Statement:

APPROVED FOR PUBLIC RELEASE