A Simulation Program with Latency Exploitation for the Transient Analysis of Digital Circuits.
ILLINOIS UNIV AT URBANA COORDINATED SCIENCE LAB
Pagination or Media Count:
This report examines the efficiency that can be obtained in the simulation of large digital integrated circuits with the implementation of latency, that is, inactive gates in a given time interval are bypassed in the simulation. In particular the latency criterion in the program SLATE is studied, and a users guide to SLATE is included. Author
- Electrical and Electronic Equipment
- Test Facilities, Equipment and Methods