A Systolic Design Rule Checker.
MINNESOTA UNIV MINNEAPOLIS DEPT OF COMPUTER SCIENCE
Pagination or Media Count:
The authors develop a systolic design rule checker SDRC for rectilinear geometries. This SDRC reports all width and spacing violations. It is expected to result in a significant speed up of the design rule check phase of chip design. Author
- Electrical and Electronic Equipment
- Theoretical Mathematics
- Computer Hardware