Design of a Low Power Schottky TTL High-Speed Digital Phase-Locked Loop Integrated Circuit.
Final rept. 1 Apr 77-30 Jun 80,
TEXAS INSTRUMENTS INC DALLAS SEMICONDUCTOR GROUP
Pagination or Media Count:
A high speed digital phase-locked loop DPLL integrated circuit was successfully designed and implemented with Low Power Schottky technology. The Avionics Laboratory sponsored the development of the SN54LS297 DPLL IC, which was designed to become a standard Texas Instruments catalog part. This device uses strictly digital techniques to perform the first order phase-locked loop linear function and can be cascaded to form higher order phase filters. The center frequency and bandwidth are digitally programmable, and Qs of 8 to 130,000 can be obtained, making possible narrow-bandwidth phase tracking with higher resolution than conventional phase-locked loops. Author
- Electrical and Electronic Equipment