Accession Number:

ADA007552

Title:

Fault Detection through Parallel Processing in Boolean Algebra.

Descriptive Note:

Computer systems modeling and analysis group series rept.,

Corporate Author:

CALIFORNIA UNIV LOS ANGELES DEPT OF COMPUTER SCIENCE

Personal Author(s):

Report Date:

1975-03-01

Pagination or Media Count:

156.0

Abstract:

This presentation is an overview of the research in progress on fault detection methods for circuits, both combinational circuits and sequential circuits. A summary of some of the existing techniques for minimal test set generation is followed by an introduction to the concept and theory of a minimal test sequence as a new approach for fault detection in combinational circuits. A detailed explanation of Triadic Graph Theory is followed by a summary of the existing techniques for parallel processing in Boolean Algebra. The main contribution of this paper is the extension of the applications of the Boolean Analyzer to the generation of 1 Boolean Differences 2 stuck-at fault tests for a circuit similar to those generated by Roths D-Algorithm and 3 the Test Sequences of a circuit.

Subject Categories:

  • Electrical and Electronic Equipment

Distribution Statement:

APPROVED FOR PUBLIC RELEASE